#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Feb  6 09:17:22 2024
# Process ID: 2647733
# Current directory: /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src
# Command line: vivado
# Log file: /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/vivado.log
# Journal file: /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/vivado.jou
# Running On: teddy01.fnal.gov, OS: Linux, CPU Frequency: 3100.000 MHz, CPU Physical cores: 14, Host memory: 66799 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /home/tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /home/tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /home/tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /home/tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /home/tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /home/tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /home/tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /home/tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
create_project project_1 /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1 -part xczu49dr-ffvf1760-2-e
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/tools/Xilinx/Vivado/2022.1/data/ip'.
set_property board_part xilinx.com:zcu216:part0:2.0 [current_project]
add_files -norecurse {/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/firs.sv /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/axi_slv.vhd /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/pfb_mux.sv /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/ddsprod_v.sv /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/pfb.sv /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/pimod.vhd /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/pfb_dds_mux.sv /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/ddsprod.sv /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/axis_pfb_readout_v2.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
source fir/add.tcl
# add_files ./fir/fir_0/fir_0.xci
WARNING: [IP_Flow 19-2162] IP 'fir_0' is locked:
* IP definition 'FIR Compiler (7.2)' for IP 'fir_0' (customized with software release 2020.2) has a different revision in the IP Catalog.
WARNING: [Vivado 12-13651] The IP file '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_0/fir_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/lstefana/rfsoc-vivado-2022-1/ip/ipgen.gen/sources_1/ip/fir_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# add_files ./fir/fir_1/fir_1.xci
WARNING: [IP_Flow 19-2162] IP 'fir_1' is locked:
* IP definition 'FIR Compiler (7.2)' for IP 'fir_1' (customized with software release 2020.2) has a different revision in the IP Catalog.
WARNING: [Vivado 12-13651] The IP file '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_1/fir_1.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/lstefana/rfsoc-vivado-2022-1/ip/ipgen.gen/sources_1/ip/fir_1'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# add_files ./fir/fir_2/fir_2.xci
WARNING: [IP_Flow 19-2162] IP 'fir_2' is locked:
* IP definition 'FIR Compiler (7.2)' for IP 'fir_2' (customized with software release 2020.2) has a different revision in the IP Catalog.
WARNING: [Vivado 12-13651] The IP file '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_2/fir_2.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/lstefana/rfsoc-vivado-2022-1/ip/ipgen.gen/sources_1/ip/fir_2'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# add_files ./fir/fir_3/fir_3.xci
WARNING: [IP_Flow 19-2162] IP 'fir_3' is locked:
* IP definition 'FIR Compiler (7.2)' for IP 'fir_3' (customized with software release 2020.2) has a different revision in the IP Catalog.
WARNING: [Vivado 12-13651] The IP file '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_3/fir_3.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/lstefana/rfsoc-vivado-2022-1/ip/ipgen.gen/sources_1/ip/fir_3'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# add_files ./fir/fir_4/fir_4.xci
WARNING: [IP_Flow 19-2162] IP 'fir_4' is locked:
* IP definition 'FIR Compiler (7.2)' for IP 'fir_4' (customized with software release 2020.2) has a different revision in the IP Catalog.
WARNING: [Vivado 12-13651] The IP file '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_4/fir_4.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/lstefana/rfsoc-vivado-2022-1/ip/ipgen.gen/sources_1/ip/fir_4'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# add_files ./fir/fir_5/fir_5.xci
WARNING: [IP_Flow 19-2162] IP 'fir_5' is locked:
* IP definition 'FIR Compiler (7.2)' for IP 'fir_5' (customized with software release 2020.2) has a different revision in the IP Catalog.
WARNING: [Vivado 12-13651] The IP file '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_5/fir_5.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/lstefana/rfsoc-vivado-2022-1/ip/ipgen.gen/sources_1/ip/fir_5'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# add_files ./fir/fir_6/fir_6.xci
WARNING: [IP_Flow 19-2162] IP 'fir_6' is locked:
* IP definition 'FIR Compiler (7.2)' for IP 'fir_6' (customized with software release 2020.2) has a different revision in the IP Catalog.
WARNING: [Vivado 12-13651] The IP file '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_6/fir_6.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/lstefana/rfsoc-vivado-2022-1/ip/ipgen.gen/sources_1/ip/fir_6'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# add_files ./fir/fir_7/fir_7.xci
WARNING: [IP_Flow 19-2162] IP 'fir_7' is locked:
* IP definition 'FIR Compiler (7.2)' for IP 'fir_7' (customized with software release 2020.2) has a different revision in the IP Catalog.
WARNING: [Vivado 12-13651] The IP file '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_7/fir_7.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/lstefana/rfsoc-vivado-2022-1/ip/ipgen.gen/sources_1/ip/fir_7'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_7/fir_7.xci
update_compile_order -fileset sources_1
upgrade_ip [get_ips  {fir_0 fir_2 fir_4 fir_6 fir_1 fir_3 fir_5 fir_7}] -log ip_upgrade.log
Upgrading 'fir_0'
INFO: [IP_Flow 19-3422] Upgraded fir_0 (FIR Compiler 7.2) from revision 15 to revision 18
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fir_0'...
Upgrading 'fir_1'
INFO: [IP_Flow 19-3422] Upgraded fir_1 (FIR Compiler 7.2) from revision 15 to revision 18
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fir_1'...
Upgrading 'fir_2'
INFO: [IP_Flow 19-3422] Upgraded fir_2 (FIR Compiler 7.2) from revision 15 to revision 18
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fir_2'...
Upgrading 'fir_3'
INFO: [IP_Flow 19-3422] Upgraded fir_3 (FIR Compiler 7.2) from revision 15 to revision 18
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fir_3'...
Upgrading 'fir_4'
INFO: [IP_Flow 19-3422] Upgraded fir_4 (FIR Compiler 7.2) from revision 15 to revision 18
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fir_4'...
Upgrading 'fir_5'
INFO: [IP_Flow 19-3422] Upgraded fir_5 (FIR Compiler 7.2) from revision 15 to revision 18
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fir_5'...
Upgrading 'fir_6'
INFO: [IP_Flow 19-3422] Upgraded fir_6 (FIR Compiler 7.2) from revision 15 to revision 18
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fir_6'...
Upgrading 'fir_7'
INFO: [IP_Flow 19-3422] Upgraded fir_7 (FIR Compiler 7.2) from revision 15 to revision 18
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fir_7'...
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 8213.266 ; gain = 0.000 ; free physical = 17427 ; free virtual = 86733
export_ip_user_files -of_objects [get_ips {fir_0 fir_2 fir_4 fir_6 fir_1 fir_3 fir_5 fir_7}] -no_script -sync -force -quiet
convert_ips [get_files  {/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_0/fir_0.xci /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_2/fir_2.xci /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_4/fir_4.xci /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_6/fir_6.xci /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_1/fir_1.xci /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_3/fir_3.xci /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_5/fir_5.xci /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_7/fir_7.xci}]
INFO: [IP_Flow 19-7005] Skipping external file /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/coef/fir_0.coe
INFO: [filemgmt 56-106] Converting IP 'fir_0' into core container format.
INFO: [filemgmt 56-101] Creating core container '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_0.xcix' for IP 'fir_0'
INFO: [IP_Flow 19-7005] Skipping external file /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/coef/fir_2.coe
INFO: [filemgmt 56-106] Converting IP 'fir_2' into core container format.
INFO: [filemgmt 56-101] Creating core container '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_2.xcix' for IP 'fir_2'
INFO: [IP_Flow 19-7005] Skipping external file /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/coef/fir_4.coe
INFO: [filemgmt 56-106] Converting IP 'fir_4' into core container format.
INFO: [filemgmt 56-101] Creating core container '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_4.xcix' for IP 'fir_4'
INFO: [IP_Flow 19-7005] Skipping external file /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/coef/fir_6.coe
INFO: [filemgmt 56-106] Converting IP 'fir_6' into core container format.
INFO: [filemgmt 56-101] Creating core container '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_6.xcix' for IP 'fir_6'
INFO: [IP_Flow 19-7005] Skipping external file /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/coef/fir_1.coe
INFO: [filemgmt 56-106] Converting IP 'fir_1' into core container format.
INFO: [filemgmt 56-101] Creating core container '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_1.xcix' for IP 'fir_1'
INFO: [IP_Flow 19-7005] Skipping external file /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/coef/fir_3.coe
INFO: [filemgmt 56-106] Converting IP 'fir_3' into core container format.
INFO: [filemgmt 56-101] Creating core container '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_3.xcix' for IP 'fir_3'
INFO: [IP_Flow 19-7005] Skipping external file /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/coef/fir_5.coe
INFO: [filemgmt 56-106] Converting IP 'fir_5' into core container format.
INFO: [filemgmt 56-101] Creating core container '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_5.xcix' for IP 'fir_5'
INFO: [IP_Flow 19-7005] Skipping external file /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/coef/fir_7.coe
INFO: [filemgmt 56-106] Converting IP 'fir_7' into core container format.
INFO: [filemgmt 56-101] Creating core container '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_7.xcix' for IP 'fir_7'
export_ip_user_files -of_objects  [get_files  {/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_0/fir_0.xci /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_2/fir_2.xci /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_4/fir_4.xci /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_6/fir_6.xci /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_1/fir_1.xci /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_3/fir_3.xci /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_5/fir_5.xci /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_7/fir_7.xci}] -sync -lib_map_path [list {modelsim=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/questa} {xcelium=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/riviera}] -force -quiet
set_property coreContainer.enable 1 [current_project]
convert_ips [get_files  {/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_0/fir_0.xci /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_2/fir_2.xci /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_4/fir_4.xci /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_6/fir_6.xci /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_1/fir_1.xci /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_3/fir_3.xci /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_5/fir_5.xci /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_7/fir_7.xci}]
INFO: [filemgmt 56-105] Converting IP 'fir_0' into non-core container format.
INFO: [IP_Flow 19-7005] Skipping external file /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/coef/fir_0.coe
INFO: [filemgmt 56-105] Converting IP 'fir_2' into non-core container format.
INFO: [IP_Flow 19-7005] Skipping external file /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/coef/fir_2.coe
INFO: [filemgmt 56-105] Converting IP 'fir_4' into non-core container format.
INFO: [IP_Flow 19-7005] Skipping external file /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/coef/fir_4.coe
INFO: [filemgmt 56-105] Converting IP 'fir_6' into non-core container format.
INFO: [IP_Flow 19-7005] Skipping external file /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/coef/fir_6.coe
INFO: [filemgmt 56-105] Converting IP 'fir_1' into non-core container format.
INFO: [IP_Flow 19-7005] Skipping external file /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/coef/fir_1.coe
INFO: [filemgmt 56-105] Converting IP 'fir_3' into non-core container format.
INFO: [IP_Flow 19-7005] Skipping external file /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/coef/fir_3.coe
INFO: [filemgmt 56-105] Converting IP 'fir_5' into non-core container format.
INFO: [IP_Flow 19-7005] Skipping external file /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/coef/fir_5.coe
INFO: [filemgmt 56-105] Converting IP 'fir_7' into non-core container format.
INFO: [IP_Flow 19-7005] Skipping external file /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/coef/fir_7.coe
export_ip_user_files -of_objects  [get_files  {/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_0/fir_0.xci /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_2/fir_2.xci /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_4/fir_4.xci /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_6/fir_6.xci /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_1/fir_1.xci /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_3/fir_3.xci /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_5/fir_5.xci /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_7/fir_7.xci}] -sync -lib_map_path [list {modelsim=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/questa} {xcelium=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/riviera}] -force -quiet
add_files -norecurse {/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/ssrfft_8x8/ssr_fft_8x8/synth_reg_w_init.vhd /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/ssrfft_8x8/ssrfft_8x8.vhd /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/ssrfft_8x8/ssr_fft_8x8/conv_pkg.vhd /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/ssrfft_8x8/ssr_fft_8x8/xlclockdriver_rd.vhd /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/ssrfft_8x8/ssr_fft_8x8/single_reg_w_init.vhd /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/ssrfft_8x8/ssr_fft_8x8/synth_reg.vhd /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/ssrfft_8x8/ssr_fft_8x8/srl33e.vhd /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/ssrfft_8x8/ssr_fft_8x8/ssr_8x8_entity_declarations.vhd /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/ssrfft_8x8/ssr_fft_8x8/synth_reg_reg.vhd /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/ssrfft_8x8/ssr_fft_8x8/srl17e.vhd /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/ssrfft_8x8/ssr_fft_8x8/ssr_8x8.vhd}
update_compile_order -fileset sources_1
add_files -norecurse /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/dds_0/dds_0.xci
WARNING: [IP_Flow 19-2162] IP 'dds_0' is locked:
* IP definition 'DDS Compiler (6.0)' for IP 'dds_0' (customized with software release 2020.2) has a different revision in the IP Catalog.
WARNING: [Vivado 12-13651] The IP file '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/dds_0/dds_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/lstefana/rfsoc-vivado-2022-1/project_1.gen/sources_1/ip/dds_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
export_ip_user_files -of_objects  [get_files  /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/dds_0/dds_0.xci] -lib_map_path [list {modelsim=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/questa} {xcelium=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/riviera}] -force -quiet
update_compile_order -fileset sources_1
upgrade_ip -vlnv xilinx.com:ip:dds_compiler:6.0 [get_ips  dds_0] -log ip_upgrade.log
Upgrading 'dds_0'
INFO: [IP_Flow 19-3422] Upgraded dds_0 (DDS Compiler 6.0) from revision 20 to revision 22
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dds_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips dds_0] -no_script -sync -force -quiet
convert_ips [get_files  /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/dds_0/dds_0.xci]
INFO: [filemgmt 56-106] Converting IP 'dds_0' into core container format.
INFO: [filemgmt 56-101] Creating core container '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/dds_0.xcix' for IP 'dds_0'
export_ip_user_files -of_objects  [get_files  /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/dds_0/dds_0.xci] -sync -lib_map_path [list {modelsim=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/questa} {xcelium=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/riviera}] -force -quiet
convert_ips [get_files  /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/dds_0/dds_0.xci]
INFO: [filemgmt 56-105] Converting IP 'dds_0' into non-core container format.
export_ip_user_files -of_objects  [get_files  /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/dds_0/dds_0.xci] -sync -lib_map_path [list {modelsim=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/questa} {xcelium=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/riviera}] -force -quiet
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/tb/tb.sv
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
add_files -norecurse /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/axi_mst_0/axi_mst_0.xci
WARNING: [IP_Flow 19-3664] IP 'axi_mst_0' generated file not found '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/axi_mst_0/hdl/axi_infrastructure_v1_1_0.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_mst_0' generated file not found '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/axi_mst_0/hdl/axi_infrastructure_v1_1_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_mst_0' generated file not found '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/axi_mst_0/hdl/axi_vip_v1_1_vlsyn_rfs.sv'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_mst_0' generated file not found '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/axi_mst_0/axi_mst_0_ooc.xdc'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_mst_0' generated file not found '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/axi_mst_0/synth/axi_mst_0.sv'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_mst_0' generated file not found '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/axi_mst_0/doc/axi_vip_v1_1_changelog.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_mst_0' generated file not found '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/axi_mst_0/axi_mst_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_mst_0' generated file not found '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/axi_mst_0/axi_mst_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_mst_0' generated file not found '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/axi_mst_0/axi_mst_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_mst_0' generated file not found '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/axi_mst_0/axi_mst_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_mst_0' generated file not found '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/axi_mst_0/axi_mst_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_mst_0' generated file not found '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/axi_mst_0/hdl/axi_infrastructure_v1_1_0.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_mst_0' generated file not found '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/axi_mst_0/hdl/axi_infrastructure_v1_1_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_mst_0' generated file not found '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/axi_mst_0/sim/axi_mst_0_pkg.sv'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_mst_0' generated file not found '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/axi_mst_0/hdl/axi_vip_v1_1_vl_rfs.sv'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_mst_0' generated file not found '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/axi_mst_0/sysc/axi_vip.cpp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_mst_0' generated file not found '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/axi_mst_0/sysc/axi_vip.h'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_mst_0' generated file not found '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/axi_mst_0/sim/axi_mst_0.sv'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_mst_0' generated file not found '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/axi_mst_0/sim/axi_mst_0_sc.h'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_mst_0' generated file not found '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/axi_mst_0/sim/axi_mst_0_sc.cpp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_mst_0' generated file not found '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/axi_mst_0/sim/axi_mst_0.h'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_mst_0' generated file not found '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/axi_mst_0/sim/axi_mst_0.cpp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_mst_0' generated file not found '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/axi_mst_0/sim/axi_mst_0_stub.sv'. Please regenerate to continue.
WARNING: [IP_Flow 19-2162] IP 'axi_mst_0' is locked:
* IP definition 'AXI Verification IP (1.1)' for IP 'axi_mst_0' (customized with software release 2020.2) has a different revision in the IP Catalog.
WARNING: [Vivado 12-13651] The IP file '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/axi_mst_0/axi_mst_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/axi_mst_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
export_ip_user_files -of_objects  [get_files  /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/axi_mst_0/axi_mst_0.xci] -lib_map_path [list {modelsim=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/questa} {xcelium=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/riviera}] -force -quiet
update_compile_order -fileset sources_1
upgrade_ip -vlnv xilinx.com:ip:axi_vip:1.1 [get_ips  axi_mst_0] -log ip_upgrade.log
Upgrading 'axi_mst_0'
INFO: [IP_Flow 19-3422] Upgraded axi_mst_0 (AXI Verification IP 1.1) from revision 8 to revision 12
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_mst_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips axi_mst_0] -no_script -sync -force -quiet
convert_ips [get_files  /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/axi_mst_0/axi_mst_0.xci]
INFO: [filemgmt 56-106] Converting IP 'axi_mst_0' into core container format.
INFO: [filemgmt 56-101] Creating core container '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/axi_mst_0.xcix' for IP 'axi_mst_0'
export_ip_user_files -of_objects  [get_files  /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/axi_mst_0/axi_mst_0.xci] -sync -lib_map_path [list {modelsim=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/questa} {xcelium=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/riviera}] -force -quiet
convert_ips [get_files  /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/axi_mst_0/axi_mst_0.xci]
INFO: [filemgmt 56-105] Converting IP 'axi_mst_0' into non-core container format.
export_ip_user_files -of_objects  [get_files  /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/axi_mst_0/axi_mst_0.xci] -sync -lib_map_path [list {modelsim=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/questa} {xcelium=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/riviera}] -force -quiet
generate_target all [get_files /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/dds_0/dds_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dds_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dds_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'dds_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'dds_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dds_0'...
export_ip_user_files -of_objects [get_files /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/dds_0/dds_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/dds_0/dds_0.xci] -directory /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.ip_user_files -ipstatic_source_dir /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/questa} {xcelium=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset dds_0
set_property top dds_0 [get_fileset dds_0]
move_files -fileset [get_fileset dds_0] [get_files -of_objects [get_fileset sources_1] /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/dds_0/dds_0.xci]
generate_target all [get_files /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_7/fir_7.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fir_7'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fir_7'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'fir_7'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'fir_7'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'fir_7'...
INFO: [xilinx.com:ip:fir_compiler:7.2-1] fir_7: Coefficient Reload not selected, no files generated
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fir_7'...
export_ip_user_files -of_objects [get_files /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_7/fir_7.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_7/fir_7.xci] -directory /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.ip_user_files -ipstatic_source_dir /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/questa} {xcelium=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset fir_7
set_property top fir_7 [get_fileset fir_7]
move_files -fileset [get_fileset fir_7] [get_files -of_objects [get_fileset sources_1] /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_7/fir_7.xci]
generate_target all [get_files /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_5/fir_5.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fir_5'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fir_5'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'fir_5'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'fir_5'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'fir_5'...
INFO: [xilinx.com:ip:fir_compiler:7.2-1] fir_5: Coefficient Reload not selected, no files generated
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fir_5'...
export_ip_user_files -of_objects [get_files /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_5/fir_5.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_5/fir_5.xci] -directory /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.ip_user_files -ipstatic_source_dir /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/questa} {xcelium=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset fir_5
set_property top fir_5 [get_fileset fir_5]
move_files -fileset [get_fileset fir_5] [get_files -of_objects [get_fileset sources_1] /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_5/fir_5.xci]
generate_target all [get_files /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_3/fir_3.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fir_3'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fir_3'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'fir_3'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'fir_3'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'fir_3'...
INFO: [xilinx.com:ip:fir_compiler:7.2-1] fir_3: Coefficient Reload not selected, no files generated
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fir_3'...
export_ip_user_files -of_objects [get_files /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_3/fir_3.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_3/fir_3.xci] -directory /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.ip_user_files -ipstatic_source_dir /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/questa} {xcelium=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset fir_3
set_property top fir_3 [get_fileset fir_3]
move_files -fileset [get_fileset fir_3] [get_files -of_objects [get_fileset sources_1] /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_3/fir_3.xci]
generate_target all [get_files /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_1/fir_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fir_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fir_1'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'fir_1'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'fir_1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'fir_1'...
INFO: [xilinx.com:ip:fir_compiler:7.2-1] fir_1: Coefficient Reload not selected, no files generated
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fir_1'...
export_ip_user_files -of_objects [get_files /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_1/fir_1.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_1/fir_1.xci] -directory /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.ip_user_files -ipstatic_source_dir /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/questa} {xcelium=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset fir_1
set_property top fir_1 [get_fileset fir_1]
move_files -fileset [get_fileset fir_1] [get_files -of_objects [get_fileset sources_1] /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_1/fir_1.xci]
generate_target all [get_files /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_6/fir_6.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fir_6'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fir_6'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'fir_6'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'fir_6'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'fir_6'...
INFO: [xilinx.com:ip:fir_compiler:7.2-1] fir_6: Coefficient Reload not selected, no files generated
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fir_6'...
export_ip_user_files -of_objects [get_files /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_6/fir_6.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_6/fir_6.xci] -directory /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.ip_user_files -ipstatic_source_dir /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/questa} {xcelium=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset fir_6
set_property top fir_6 [get_fileset fir_6]
move_files -fileset [get_fileset fir_6] [get_files -of_objects [get_fileset sources_1] /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_6/fir_6.xci]
generate_target all [get_files /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_4/fir_4.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fir_4'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fir_4'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'fir_4'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'fir_4'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'fir_4'...
INFO: [xilinx.com:ip:fir_compiler:7.2-1] fir_4: Coefficient Reload not selected, no files generated
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fir_4'...
export_ip_user_files -of_objects [get_files /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_4/fir_4.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_4/fir_4.xci] -directory /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.ip_user_files -ipstatic_source_dir /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/questa} {xcelium=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset fir_4
set_property top fir_4 [get_fileset fir_4]
move_files -fileset [get_fileset fir_4] [get_files -of_objects [get_fileset sources_1] /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_4/fir_4.xci]
generate_target all [get_files /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_2/fir_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fir_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fir_2'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'fir_2'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'fir_2'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'fir_2'...
INFO: [xilinx.com:ip:fir_compiler:7.2-1] fir_2: Coefficient Reload not selected, no files generated
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fir_2'...
export_ip_user_files -of_objects [get_files /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_2/fir_2.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_2/fir_2.xci] -directory /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.ip_user_files -ipstatic_source_dir /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/questa} {xcelium=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset fir_2
set_property top fir_2 [get_fileset fir_2]
move_files -fileset [get_fileset fir_2] [get_files -of_objects [get_fileset sources_1] /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_2/fir_2.xci]
generate_target all [get_files /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_0/fir_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fir_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fir_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'fir_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'fir_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'fir_0'...
INFO: [xilinx.com:ip:fir_compiler:7.2-1] fir_0: Coefficient Reload not selected, no files generated
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fir_0'...
export_ip_user_files -of_objects [get_files /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_0/fir_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_0/fir_0.xci] -directory /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.ip_user_files -ipstatic_source_dir /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/questa} {xcelium=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset fir_0
set_property top fir_0 [get_fileset fir_0]
move_files -fileset [get_fileset fir_0] [get_files -of_objects [get_fileset sources_1] /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/fir/fir_0/fir_0.xci]
generate_target all [get_files /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/axi_mst_0/axi_mst_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_mst_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi_mst_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_mst_0'...
export_ip_user_files -of_objects [get_files /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/axi_mst_0/axi_mst_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/axi_mst_0/axi_mst_0.xci] -directory /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.ip_user_files -ipstatic_source_dir /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/questa} {xcelium=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset axi_mst_0
set_property top axi_mst_0 [get_fileset axi_mst_0]
move_files -fileset [get_fileset axi_mst_0] [get_files -of_objects [get_fileset sources_1] /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/axi_mst_0/axi_mst_0.xci]
launch_run {dds_0_synth_1 fir_7_synth_1 fir_5_synth_1 fir_3_synth_1 fir_1_synth_1 fir_6_synth_1 fir_4_synth_1 fir_2_synth_1 fir_0_synth_1 axi_mst_0_synth_1}
[Tue Feb  6 09:24:35 2024] Launched dds_0_synth_1, fir_7_synth_1, fir_5_synth_1, fir_3_synth_1, fir_1_synth_1, fir_6_synth_1, fir_4_synth_1, fir_2_synth_1, fir_0_synth_1, axi_mst_0_synth_1...
Run output will be captured here:
dds_0_synth_1: /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/dds_0_synth_1/runme.log
fir_7_synth_1: /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_7_synth_1/runme.log
fir_5_synth_1: /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_5_synth_1/runme.log
fir_3_synth_1: /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_3_synth_1/runme.log
fir_1_synth_1: /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_1_synth_1/runme.log
fir_6_synth_1: /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_6_synth_1/runme.log
fir_4_synth_1: /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_4_synth_1/runme.log
fir_2_synth_1: /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_2_synth_1/runme.log
fir_0_synth_1: /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_0_synth_1/runme.log
axi_mst_0_synth_1: /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/axi_mst_0_synth_1/runme.log
wait_on_run dds_0_synth_1

[Tue Feb  6 09:24:36 2024] Waiting for dds_0_synth_1 to finish...
[Tue Feb  6 09:24:41 2024] Waiting for dds_0_synth_1 to finish...
[Tue Feb  6 09:24:46 2024] Waiting for dds_0_synth_1 to finish...
[Tue Feb  6 09:24:51 2024] Waiting for dds_0_synth_1 to finish...
[Tue Feb  6 09:25:01 2024] Waiting for dds_0_synth_1 to finish...
[Tue Feb  6 09:25:11 2024] Waiting for dds_0_synth_1 to finish...
[Tue Feb  6 09:25:21 2024] Waiting for dds_0_synth_1 to finish...
[Tue Feb  6 09:25:31 2024] Waiting for dds_0_synth_1 to finish...

*** Running vivado
    with args -log dds_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dds_0.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source dds_0.tcl -notrace
Command: synth_design -top dds_0 -part xczu49dr-ffvf1760-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Device 21-403] Loading part xczu49dr-ffvf1760-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2650837
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3383.367 ; gain = 239.656 ; free physical = 13386 ; free virtual = 82831
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'dds_0' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:69]
WARNING: [Synth 8-5640] Port 'debug_axi_pinc_in' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_axi_poff_in' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_axi_resync_in' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_axi_chan_in' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_core_nd' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_phase' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_phase_nd' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_MODE_OF_OPERATION bound to: 0 - type: integer 
	Parameter C_MODULUS bound to: 9 - type: integer 
	Parameter C_ACCUMULATOR_WIDTH bound to: 32 - type: integer 
	Parameter C_CHANNELS bound to: 1 - type: integer 
	Parameter C_HAS_PHASE_OUT bound to: 0 - type: integer 
	Parameter C_HAS_PHASEGEN bound to: 1 - type: integer 
	Parameter C_HAS_SINCOS bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_NEGATIVE_COSINE bound to: 0 - type: integer 
	Parameter C_NEGATIVE_SINE bound to: 1 - type: integer 
	Parameter C_NOISE_SHAPING bound to: 1 - type: integer 
	Parameter C_OUTPUTS_REQUIRED bound to: 2 - type: integer 
	Parameter C_OUTPUT_FORM bound to: 0 - type: integer 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_PHASE_ANGLE_WIDTH bound to: 14 - type: integer 
	Parameter C_PHASE_INCREMENT bound to: 3 - type: integer 
	Parameter C_PHASE_INCREMENT_VALUE bound to: 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0 - type: string 
	Parameter C_RESYNC bound to: 0 - type: integer 
	Parameter C_PHASE_OFFSET bound to: 0 - type: integer 
	Parameter C_PHASE_OFFSET_VALUE bound to: 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0 - type: string 
	Parameter C_OPTIMISE_GOAL bound to: 0 - type: integer 
	Parameter C_USE_DSP48 bound to: 0 - type: integer 
	Parameter C_POR_MODE bound to: 0 - type: integer 
	Parameter C_AMPLITUDE bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_HAS_S_PHASE bound to: 1 - type: integer 
	Parameter C_S_PHASE_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_PHASE_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_PHASE_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_S_CONFIG bound to: 0 - type: integer 
	Parameter C_S_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_S_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_M_DATA bound to: 1 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_M_PHASE bound to: 0 - type: integer 
	Parameter C_M_PHASE_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_M_PHASE_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_PHASE_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_CHAN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dds_compiler_v6_0_22' declared at '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/hdl/dds_compiler_v6_0_vh_rfs.vhd:47308' bound to instance 'U0' of component 'dds_compiler_v6_0_22' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:174]
INFO: [Synth 8-256] done synthesizing module 'dds_0' (0#1) [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:69]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module sin_cos is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module dither_wrap is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port chan_addr[0] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port chan_addr_del2[0] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port chan_addr_del3[0] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[3] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[2] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[1] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[0] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port phase_inc_we in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port phase_adj_we in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[31] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[30] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[29] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[28] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[27] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[26] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[25] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[24] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[23] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[22] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[21] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[20] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[19] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[18] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[17] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[16] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[15] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[14] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[13] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[12] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[11] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[10] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[9] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[8] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[7] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[6] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[5] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[4] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[3] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[2] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[1] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[0] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[31] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[30] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[29] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[28] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[27] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[26] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[25] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[24] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[23] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[22] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[21] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[20] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[19] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[18] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[17] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[16] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[15] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[14] in module accum is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3461.336 ; gain = 317.625 ; free physical = 14427 ; free virtual = 83875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3481.148 ; gain = 337.438 ; free physical = 14429 ; free virtual = 83877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3481.148 ; gain = 337.438 ; free physical = 14429 ; free virtual = 83877
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3481.148 ; gain = 0.000 ; free physical = 14422 ; free virtual = 83870
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/dds_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/dds_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/dds_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/dds_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3654.805 ; gain = 0.000 ; free physical = 14245 ; free virtual = 83697
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3654.805 ; gain = 0.000 ; free physical = 14244 ; free virtual = 83696
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3654.805 ; gain = 511.094 ; free physical = 14396 ; free virtual = 83848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu49dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3654.805 ; gain = 511.094 ; free physical = 14396 ; free virtual = 83848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/dds_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3654.805 ; gain = 511.094 ; free physical = 14396 ; free virtual = 83848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3654.805 ; gain = 511.094 ; free physical = 14388 ; free virtual = 83843
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3654.805 ; gain = 511.094 ; free physical = 14375 ; free virtual = 83835
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3889.156 ; gain = 745.445 ; free physical = 13868 ; free virtual = 83331
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3899.172 ; gain = 755.461 ; free physical = 13859 ; free virtual = 83322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3915.188 ; gain = 771.477 ; free physical = 13858 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    13|
|2     |LUT1     |     5|
|3     |LUT2     |    77|
|4     |LUT3     |    16|
|5     |LUT4     |    32|
|6     |RAMB36E2 |     2|
|8     |SRL16E   |     1|
|9     |FDRE     |   164|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 3919.156 ; gain = 601.789 ; free physical = 13899 ; free virtual = 83362
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.164 ; gain = 775.445 ; free physical = 13899 ; free virtual = 83362
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3933.094 ; gain = 0.000 ; free physical = 14007 ; free virtual = 83470
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3992.859 ; gain = 0.000 ; free physical = 13924 ; free virtual = 83387
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 787dc320
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 108 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 3992.859 ; gain = 886.965 ; free physical = 14073 ; free virtual = 83536
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/dds_0_synth_1/dds_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP dds_0, cache-ID = 5da7a6972b6cb84f
INFO: [Coretcl 2-1174] Renamed 18 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/dds_0_synth_1/dds_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dds_0_utilization_synth.rpt -pb dds_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  6 09:25:19 2024...
[Tue Feb  6 09:25:31 2024] dds_0_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 8270.438 ; gain = 0.000 ; free physical = 16477 ; free virtual = 85842
wait_on_run dds_0_synth_1
wait_on_run fir_7_synth_1

[Tue Feb  6 09:25:32 2024] Waiting for dds_0_synth_1 to finish...

*** Running vivado
    with args -log dds_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dds_0.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source dds_0.tcl -notrace
Command: synth_design -top dds_0 -part xczu49dr-ffvf1760-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Device 21-403] Loading part xczu49dr-ffvf1760-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2650837
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3383.367 ; gain = 239.656 ; free physical = 13386 ; free virtual = 82831
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'dds_0' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:69]
WARNING: [Synth 8-5640] Port 'debug_axi_pinc_in' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_axi_poff_in' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_axi_resync_in' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_axi_chan_in' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_core_nd' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_phase' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_phase_nd' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_MODE_OF_OPERATION bound to: 0 - type: integer 
	Parameter C_MODULUS bound to: 9 - type: integer 
	Parameter C_ACCUMULATOR_WIDTH bound to: 32 - type: integer 
	Parameter C_CHANNELS bound to: 1 - type: integer 
	Parameter C_HAS_PHASE_OUT bound to: 0 - type: integer 
	Parameter C_HAS_PHASEGEN bound to: 1 - type: integer 
	Parameter C_HAS_SINCOS bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_NEGATIVE_COSINE bound to: 0 - type: integer 
	Parameter C_NEGATIVE_SINE bound to: 1 - type: integer 
	Parameter C_NOISE_SHAPING bound to: 1 - type: integer 
	Parameter C_OUTPUTS_REQUIRED bound to: 2 - type: integer 
	Parameter C_OUTPUT_FORM bound to: 0 - type: integer 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_PHASE_ANGLE_WIDTH bound to: 14 - type: integer 
	Parameter C_PHASE_INCREMENT bound to: 3 - type: integer 
	Parameter C_PHASE_INCREMENT_VALUE bound to: 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0 - type: string 
	Parameter C_RESYNC bound to: 0 - type: integer 
	Parameter C_PHASE_OFFSET bound to: 0 - type: integer 
	Parameter C_PHASE_OFFSET_VALUE bound to: 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0 - type: string 
	Parameter C_OPTIMISE_GOAL bound to: 0 - type: integer 
	Parameter C_USE_DSP48 bound to: 0 - type: integer 
	Parameter C_POR_MODE bound to: 0 - type: integer 
	Parameter C_AMPLITUDE bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_HAS_S_PHASE bound to: 1 - type: integer 
	Parameter C_S_PHASE_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_PHASE_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_PHASE_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_S_CONFIG bound to: 0 - type: integer 
	Parameter C_S_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_S_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_M_DATA bound to: 1 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_M_PHASE bound to: 0 - type: integer 
	Parameter C_M_PHASE_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_M_PHASE_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_PHASE_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_CHAN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dds_compiler_v6_0_22' declared at '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/hdl/dds_compiler_v6_0_vh_rfs.vhd:47308' bound to instance 'U0' of component 'dds_compiler_v6_0_22' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:174]
INFO: [Synth 8-256] done synthesizing module 'dds_0' (0#1) [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:69]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module sin_cos is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module dither_wrap is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port chan_addr[0] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port chan_addr_del2[0] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port chan_addr_del3[0] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[3] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[2] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[1] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[0] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port phase_inc_we in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port phase_adj_we in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[31] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[30] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[29] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[28] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[27] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[26] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[25] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[24] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[23] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[22] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[21] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[20] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[19] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[18] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[17] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[16] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[15] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[14] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[13] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[12] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[11] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[10] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[9] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[8] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[7] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[6] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[5] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[4] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[3] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[2] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[1] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[0] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[31] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[30] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[29] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[28] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[27] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[26] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[25] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[24] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[23] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[22] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[21] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[20] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[19] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[18] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[17] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[16] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[15] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[14] in module accum is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3461.336 ; gain = 317.625 ; free physical = 14427 ; free virtual = 83875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3481.148 ; gain = 337.438 ; free physical = 14429 ; free virtual = 83877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3481.148 ; gain = 337.438 ; free physical = 14429 ; free virtual = 83877
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3481.148 ; gain = 0.000 ; free physical = 14422 ; free virtual = 83870
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/dds_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/dds_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/dds_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/dds_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3654.805 ; gain = 0.000 ; free physical = 14245 ; free virtual = 83697
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3654.805 ; gain = 0.000 ; free physical = 14244 ; free virtual = 83696
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3654.805 ; gain = 511.094 ; free physical = 14396 ; free virtual = 83848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu49dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3654.805 ; gain = 511.094 ; free physical = 14396 ; free virtual = 83848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/dds_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3654.805 ; gain = 511.094 ; free physical = 14396 ; free virtual = 83848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3654.805 ; gain = 511.094 ; free physical = 14388 ; free virtual = 83843
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3654.805 ; gain = 511.094 ; free physical = 14375 ; free virtual = 83835
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3889.156 ; gain = 745.445 ; free physical = 13868 ; free virtual = 83331
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3899.172 ; gain = 755.461 ; free physical = 13859 ; free virtual = 83322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3915.188 ; gain = 771.477 ; free physical = 13858 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    13|
|2     |LUT1     |     5|
|3     |LUT2     |    77|
|4     |LUT3     |    16|
|5     |LUT4     |    32|
|6     |RAMB36E2 |     2|
|8     |SRL16E   |     1|
|9     |FDRE     |   164|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 3919.156 ; gain = 601.789 ; free physical = 13899 ; free virtual = 83362
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.164 ; gain = 775.445 ; free physical = 13899 ; free virtual = 83362
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3933.094 ; gain = 0.000 ; free physical = 14007 ; free virtual = 83470
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3992.859 ; gain = 0.000 ; free physical = 13924 ; free virtual = 83387
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 787dc320
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 108 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 3992.859 ; gain = 886.965 ; free physical = 14073 ; free virtual = 83536
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/dds_0_synth_1/dds_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP dds_0, cache-ID = 5da7a6972b6cb84f
INFO: [Coretcl 2-1174] Renamed 18 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/dds_0_synth_1/dds_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dds_0_utilization_synth.rpt -pb dds_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  6 09:25:19 2024...
[Tue Feb  6 09:25:32 2024] dds_0_synth_1 finished
[Tue Feb  6 09:25:32 2024] Waiting for fir_7_synth_1 to finish...
[Tue Feb  6 09:25:37 2024] Waiting for fir_7_synth_1 to finish...
[Tue Feb  6 09:25:42 2024] Waiting for fir_7_synth_1 to finish...
[Tue Feb  6 09:25:47 2024] Waiting for fir_7_synth_1 to finish...
[Tue Feb  6 09:25:57 2024] Waiting for fir_7_synth_1 to finish...
[Tue Feb  6 09:26:07 2024] Waiting for fir_7_synth_1 to finish...
[Tue Feb  6 09:26:17 2024] Waiting for fir_7_synth_1 to finish...
[Tue Feb  6 09:26:27 2024] Waiting for fir_7_synth_1 to finish...

*** Running vivado
    with args -log fir_7.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir_7.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source fir_7.tcl -notrace
Command: synth_design -top fir_7 -part xczu49dr-ffvf1760-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Device 21-403] Loading part xczu49dr-ffvf1760-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2651858
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3383.363 ; gain = 238.688 ; free physical = 13461 ; free virtual = 82827
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_7' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/synth/fir_7.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: fir_7 - type: string 
	Parameter C_COEF_FILE bound to: fir_7.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 7 - type: integer 
	Parameter C_FILTER_TYPE bound to: 5 - type: integer 
	Parameter C_INTERP_RATE bound to: 1 - type: integer 
	Parameter C_DECIM_RATE bound to: 1 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 2 - type: integer 
	Parameter C_SYMMETRY bound to: 0 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 7 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 7 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0,0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 7 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 1 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 1 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 0 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 2 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 13 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_18' declared at '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/hdl/fir_compiler_v7_2_vh_rfs.vhd:67113' bound to instance 'U0' of component 'fir_compiler_v7_2_18' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/synth/fir_7.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'fir_7' (0#1) [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/synth/fir_7.vhd:70]
WARNING: [Synth 8-5858] RAM p_casc_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_casc_reg 
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_path_out_reg 
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADDSUB in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADD_BYPASS in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CED in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][61] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][60] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][59] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][58] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][47] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][46] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][45] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][44] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][43] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][42] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][41] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][40] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][39] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][38] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][37] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][36] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][35] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][34] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][33] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][32] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][31] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][30] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][29] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][28] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][27] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][26] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][25] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][24] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][23] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][22] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][21] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][20] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][19] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][18] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][17] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][16] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][15] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][14] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][13] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][12] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][11] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][10] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][9] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][8] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][7] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][6] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][5] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][4] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][3] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][2] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][1] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][0] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][61] in module rounder is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3491.301 ; gain = 346.625 ; free physical = 14500 ; free virtual = 83867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3509.113 ; gain = 364.438 ; free physical = 14500 ; free virtual = 83867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3509.113 ; gain = 364.438 ; free physical = 14500 ; free virtual = 83867
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3520.020 ; gain = 0.000 ; free physical = 14494 ; free virtual = 83860
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/fir_7_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/fir_7_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_7_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_7_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3691.738 ; gain = 0.000 ; free physical = 14379 ; free virtual = 83745
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3691.738 ; gain = 0.000 ; free physical = 14377 ; free virtual = 83744
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3691.738 ; gain = 547.062 ; free physical = 14490 ; free virtual = 83857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu49dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3691.738 ; gain = 547.062 ; free physical = 14488 ; free virtual = 83855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_7_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3691.738 ; gain = 547.062 ; free physical = 14490 ; free virtual = 83857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3691.738 ; gain = 547.062 ; free physical = 14485 ; free virtual = 83853
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_buff_sclr' (delay__parameterized1) to 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_sym_buff_sclr'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3691.738 ; gain = 547.062 ; free physical = 14472 ; free virtual = 83844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3889.246 ; gain = 744.570 ; free physical = 13966 ; free virtual = 83338
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3908.262 ; gain = 763.586 ; free physical = 13954 ; free virtual = 83326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.285 ; gain = 774.609 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.223 ; gain = 780.547 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.223 ; gain = 780.547 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.223 ; gain = 780.547 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.223 ; gain = 780.547 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.223 ; gain = 780.547 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.223 ; gain = 780.547 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calc_42                 | (C'+(A'*B')')'      | 30     | 5      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_41                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_40                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_39                 | (PCIN+(A'*B')')'    | 30     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_38                 | (PCIN+(A'*B')')'    | 30     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_37                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_36                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0_35 | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
|calc_29                 | (C'+(A'*B')')'      | 30     | 5      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_28                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_27                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_26                 | (PCIN+(A'*B')')'    | 30     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_25                 | (PCIN+(A'*B')')'    | 30     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_24                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc                    | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0    | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |DSP_ALU         |    16|
|3     |DSP_A_B_DATA    |    16|
|4     |DSP_C_DATA      |    16|
|5     |DSP_MULTIPLIER  |    16|
|6     |DSP_M_DATA      |    16|
|7     |DSP_OUTPUT      |    16|
|8     |DSP_PREADD      |    16|
|9     |DSP_PREADD_DATA |    16|
|11    |LUT2            |     1|
|12    |LUT3            |     1|
|13    |LUT4            |     4|
|14    |LUT5            |     1|
|15    |LUT6            |     3|
|16    |SRL16E          |   225|
|17    |FDRE            |   338|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.223 ; gain = 780.547 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 152 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3925.223 ; gain = 597.922 ; free physical = 13990 ; free virtual = 83362
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.230 ; gain = 780.547 ; free physical = 13990 ; free virtual = 83362
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3925.230 ; gain = 0.000 ; free physical = 14095 ; free virtual = 83467
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4006.863 ; gain = 0.000 ; free physical = 14006 ; free virtual = 83378
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Synth Design complete, checksum: b0291819
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 4006.863 ; gain = 900.973 ; free physical = 14163 ; free virtual = 83535
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_7_synth_1/fir_7.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fir_7, cache-ID = 1aaa23a2ae6f48bf
INFO: [Coretcl 2-1174] Renamed 64 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_7_synth_1/fir_7.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_7_utilization_synth.rpt -pb fir_7_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  6 09:26:14 2024...
[Tue Feb  6 09:26:27 2024] fir_7_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:55 . Memory (MB): peak = 8270.438 ; gain = 0.000 ; free physical = 16466 ; free virtual = 85838
wait_on_run dds_0_synth_1
wait_on_run fir_7_synth_1
wait_on_run fir_5_synth_1

[Tue Feb  6 09:26:27 2024] Waiting for dds_0_synth_1 to finish...

*** Running vivado
    with args -log dds_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dds_0.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source dds_0.tcl -notrace
Command: synth_design -top dds_0 -part xczu49dr-ffvf1760-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Device 21-403] Loading part xczu49dr-ffvf1760-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2650837
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3383.367 ; gain = 239.656 ; free physical = 13386 ; free virtual = 82831
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'dds_0' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:69]
WARNING: [Synth 8-5640] Port 'debug_axi_pinc_in' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_axi_poff_in' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_axi_resync_in' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_axi_chan_in' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_core_nd' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_phase' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_phase_nd' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_MODE_OF_OPERATION bound to: 0 - type: integer 
	Parameter C_MODULUS bound to: 9 - type: integer 
	Parameter C_ACCUMULATOR_WIDTH bound to: 32 - type: integer 
	Parameter C_CHANNELS bound to: 1 - type: integer 
	Parameter C_HAS_PHASE_OUT bound to: 0 - type: integer 
	Parameter C_HAS_PHASEGEN bound to: 1 - type: integer 
	Parameter C_HAS_SINCOS bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_NEGATIVE_COSINE bound to: 0 - type: integer 
	Parameter C_NEGATIVE_SINE bound to: 1 - type: integer 
	Parameter C_NOISE_SHAPING bound to: 1 - type: integer 
	Parameter C_OUTPUTS_REQUIRED bound to: 2 - type: integer 
	Parameter C_OUTPUT_FORM bound to: 0 - type: integer 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_PHASE_ANGLE_WIDTH bound to: 14 - type: integer 
	Parameter C_PHASE_INCREMENT bound to: 3 - type: integer 
	Parameter C_PHASE_INCREMENT_VALUE bound to: 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0 - type: string 
	Parameter C_RESYNC bound to: 0 - type: integer 
	Parameter C_PHASE_OFFSET bound to: 0 - type: integer 
	Parameter C_PHASE_OFFSET_VALUE bound to: 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0 - type: string 
	Parameter C_OPTIMISE_GOAL bound to: 0 - type: integer 
	Parameter C_USE_DSP48 bound to: 0 - type: integer 
	Parameter C_POR_MODE bound to: 0 - type: integer 
	Parameter C_AMPLITUDE bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_HAS_S_PHASE bound to: 1 - type: integer 
	Parameter C_S_PHASE_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_PHASE_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_PHASE_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_S_CONFIG bound to: 0 - type: integer 
	Parameter C_S_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_S_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_M_DATA bound to: 1 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_M_PHASE bound to: 0 - type: integer 
	Parameter C_M_PHASE_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_M_PHASE_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_PHASE_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_CHAN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dds_compiler_v6_0_22' declared at '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/hdl/dds_compiler_v6_0_vh_rfs.vhd:47308' bound to instance 'U0' of component 'dds_compiler_v6_0_22' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:174]
INFO: [Synth 8-256] done synthesizing module 'dds_0' (0#1) [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:69]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module sin_cos is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module dither_wrap is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port chan_addr[0] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port chan_addr_del2[0] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port chan_addr_del3[0] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[3] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[2] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[1] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[0] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port phase_inc_we in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port phase_adj_we in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[31] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[30] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[29] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[28] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[27] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[26] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[25] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[24] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[23] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[22] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[21] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[20] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[19] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[18] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[17] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[16] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[15] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[14] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[13] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[12] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[11] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[10] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[9] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[8] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[7] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[6] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[5] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[4] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[3] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[2] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[1] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[0] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[31] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[30] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[29] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[28] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[27] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[26] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[25] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[24] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[23] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[22] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[21] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[20] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[19] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[18] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[17] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[16] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[15] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[14] in module accum is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3461.336 ; gain = 317.625 ; free physical = 14427 ; free virtual = 83875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3481.148 ; gain = 337.438 ; free physical = 14429 ; free virtual = 83877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3481.148 ; gain = 337.438 ; free physical = 14429 ; free virtual = 83877
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3481.148 ; gain = 0.000 ; free physical = 14422 ; free virtual = 83870
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/dds_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/dds_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/dds_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/dds_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3654.805 ; gain = 0.000 ; free physical = 14245 ; free virtual = 83697
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3654.805 ; gain = 0.000 ; free physical = 14244 ; free virtual = 83696
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3654.805 ; gain = 511.094 ; free physical = 14396 ; free virtual = 83848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu49dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3654.805 ; gain = 511.094 ; free physical = 14396 ; free virtual = 83848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/dds_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3654.805 ; gain = 511.094 ; free physical = 14396 ; free virtual = 83848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3654.805 ; gain = 511.094 ; free physical = 14388 ; free virtual = 83843
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3654.805 ; gain = 511.094 ; free physical = 14375 ; free virtual = 83835
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3889.156 ; gain = 745.445 ; free physical = 13868 ; free virtual = 83331
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3899.172 ; gain = 755.461 ; free physical = 13859 ; free virtual = 83322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3915.188 ; gain = 771.477 ; free physical = 13858 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    13|
|2     |LUT1     |     5|
|3     |LUT2     |    77|
|4     |LUT3     |    16|
|5     |LUT4     |    32|
|6     |RAMB36E2 |     2|
|8     |SRL16E   |     1|
|9     |FDRE     |   164|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 3919.156 ; gain = 601.789 ; free physical = 13899 ; free virtual = 83362
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.164 ; gain = 775.445 ; free physical = 13899 ; free virtual = 83362
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3933.094 ; gain = 0.000 ; free physical = 14007 ; free virtual = 83470
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3992.859 ; gain = 0.000 ; free physical = 13924 ; free virtual = 83387
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 787dc320
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 108 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 3992.859 ; gain = 886.965 ; free physical = 14073 ; free virtual = 83536
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/dds_0_synth_1/dds_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP dds_0, cache-ID = 5da7a6972b6cb84f
INFO: [Coretcl 2-1174] Renamed 18 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/dds_0_synth_1/dds_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dds_0_utilization_synth.rpt -pb dds_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  6 09:25:19 2024...
[Tue Feb  6 09:26:27 2024] dds_0_synth_1 finished
[Tue Feb  6 09:26:27 2024] Waiting for fir_7_synth_1 to finish...

*** Running vivado
    with args -log fir_7.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir_7.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source fir_7.tcl -notrace
Command: synth_design -top fir_7 -part xczu49dr-ffvf1760-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Device 21-403] Loading part xczu49dr-ffvf1760-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2651858
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3383.363 ; gain = 238.688 ; free physical = 13461 ; free virtual = 82827
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_7' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/synth/fir_7.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: fir_7 - type: string 
	Parameter C_COEF_FILE bound to: fir_7.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 7 - type: integer 
	Parameter C_FILTER_TYPE bound to: 5 - type: integer 
	Parameter C_INTERP_RATE bound to: 1 - type: integer 
	Parameter C_DECIM_RATE bound to: 1 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 2 - type: integer 
	Parameter C_SYMMETRY bound to: 0 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 7 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 7 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0,0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 7 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 1 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 1 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 0 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 2 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 13 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_18' declared at '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/hdl/fir_compiler_v7_2_vh_rfs.vhd:67113' bound to instance 'U0' of component 'fir_compiler_v7_2_18' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/synth/fir_7.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'fir_7' (0#1) [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/synth/fir_7.vhd:70]
WARNING: [Synth 8-5858] RAM p_casc_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_casc_reg 
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_path_out_reg 
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADDSUB in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADD_BYPASS in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CED in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][61] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][60] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][59] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][58] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][47] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][46] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][45] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][44] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][43] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][42] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][41] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][40] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][39] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][38] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][37] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][36] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][35] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][34] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][33] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][32] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][31] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][30] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][29] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][28] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][27] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][26] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][25] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][24] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][23] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][22] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][21] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][20] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][19] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][18] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][17] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][16] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][15] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][14] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][13] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][12] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][11] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][10] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][9] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][8] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][7] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][6] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][5] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][4] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][3] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][2] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][1] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][0] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][61] in module rounder is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3491.301 ; gain = 346.625 ; free physical = 14500 ; free virtual = 83867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3509.113 ; gain = 364.438 ; free physical = 14500 ; free virtual = 83867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3509.113 ; gain = 364.438 ; free physical = 14500 ; free virtual = 83867
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3520.020 ; gain = 0.000 ; free physical = 14494 ; free virtual = 83860
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/fir_7_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/fir_7_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_7_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_7_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3691.738 ; gain = 0.000 ; free physical = 14379 ; free virtual = 83745
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3691.738 ; gain = 0.000 ; free physical = 14377 ; free virtual = 83744
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3691.738 ; gain = 547.062 ; free physical = 14490 ; free virtual = 83857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu49dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3691.738 ; gain = 547.062 ; free physical = 14488 ; free virtual = 83855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_7_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3691.738 ; gain = 547.062 ; free physical = 14490 ; free virtual = 83857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3691.738 ; gain = 547.062 ; free physical = 14485 ; free virtual = 83853
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_buff_sclr' (delay__parameterized1) to 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_sym_buff_sclr'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3691.738 ; gain = 547.062 ; free physical = 14472 ; free virtual = 83844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3889.246 ; gain = 744.570 ; free physical = 13966 ; free virtual = 83338
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3908.262 ; gain = 763.586 ; free physical = 13954 ; free virtual = 83326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.285 ; gain = 774.609 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.223 ; gain = 780.547 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.223 ; gain = 780.547 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.223 ; gain = 780.547 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.223 ; gain = 780.547 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.223 ; gain = 780.547 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.223 ; gain = 780.547 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calc_42                 | (C'+(A'*B')')'      | 30     | 5      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_41                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_40                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_39                 | (PCIN+(A'*B')')'    | 30     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_38                 | (PCIN+(A'*B')')'    | 30     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_37                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_36                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0_35 | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
|calc_29                 | (C'+(A'*B')')'      | 30     | 5      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_28                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_27                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_26                 | (PCIN+(A'*B')')'    | 30     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_25                 | (PCIN+(A'*B')')'    | 30     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_24                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc                    | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0    | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |DSP_ALU         |    16|
|3     |DSP_A_B_DATA    |    16|
|4     |DSP_C_DATA      |    16|
|5     |DSP_MULTIPLIER  |    16|
|6     |DSP_M_DATA      |    16|
|7     |DSP_OUTPUT      |    16|
|8     |DSP_PREADD      |    16|
|9     |DSP_PREADD_DATA |    16|
|11    |LUT2            |     1|
|12    |LUT3            |     1|
|13    |LUT4            |     4|
|14    |LUT5            |     1|
|15    |LUT6            |     3|
|16    |SRL16E          |   225|
|17    |FDRE            |   338|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.223 ; gain = 780.547 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 152 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3925.223 ; gain = 597.922 ; free physical = 13990 ; free virtual = 83362
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.230 ; gain = 780.547 ; free physical = 13990 ; free virtual = 83362
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3925.230 ; gain = 0.000 ; free physical = 14095 ; free virtual = 83467
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4006.863 ; gain = 0.000 ; free physical = 14006 ; free virtual = 83378
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Synth Design complete, checksum: b0291819
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 4006.863 ; gain = 900.973 ; free physical = 14163 ; free virtual = 83535
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_7_synth_1/fir_7.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fir_7, cache-ID = 1aaa23a2ae6f48bf
INFO: [Coretcl 2-1174] Renamed 64 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_7_synth_1/fir_7.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_7_utilization_synth.rpt -pb fir_7_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  6 09:26:14 2024...
[Tue Feb  6 09:26:27 2024] fir_7_synth_1 finished
[Tue Feb  6 09:26:27 2024] Waiting for fir_5_synth_1 to finish...
[Tue Feb  6 09:26:32 2024] Waiting for fir_5_synth_1 to finish...
[Tue Feb  6 09:26:37 2024] Waiting for fir_5_synth_1 to finish...
[Tue Feb  6 09:26:42 2024] Waiting for fir_5_synth_1 to finish...
[Tue Feb  6 09:26:52 2024] Waiting for fir_5_synth_1 to finish...
[Tue Feb  6 09:27:02 2024] Waiting for fir_5_synth_1 to finish...
[Tue Feb  6 09:27:12 2024] Waiting for fir_5_synth_1 to finish...
[Tue Feb  6 09:27:22 2024] Waiting for fir_5_synth_1 to finish...

*** Running vivado
    with args -log fir_5.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir_5.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source fir_5.tcl -notrace
Command: synth_design -top fir_5 -part xczu49dr-ffvf1760-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Device 21-403] Loading part xczu49dr-ffvf1760-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2652186
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3383.363 ; gain = 238.688 ; free physical = 13458 ; free virtual = 82829
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_5' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_5/synth/fir_5.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: fir_5 - type: string 
	Parameter C_COEF_FILE bound to: fir_5.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 7 - type: integer 
	Parameter C_FILTER_TYPE bound to: 5 - type: integer 
	Parameter C_INTERP_RATE bound to: 1 - type: integer 
	Parameter C_DECIM_RATE bound to: 1 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 2 - type: integer 
	Parameter C_SYMMETRY bound to: 0 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 7 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 7 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0,0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 7 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 1 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 1 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 0 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 2 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 13 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_18' declared at '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:67113' bound to instance 'U0' of component 'fir_compiler_v7_2_18' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_5/synth/fir_5.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'fir_5' (0#1) [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_5/synth/fir_5.vhd:70]
WARNING: [Synth 8-5858] RAM p_casc_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_casc_reg 
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_path_out_reg 
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADDSUB in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADD_BYPASS in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CED in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][61] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][60] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][59] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][58] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][47] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][46] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][45] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][44] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][43] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][42] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][41] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][40] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][39] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][38] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][37] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][36] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][35] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][34] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][33] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][32] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][31] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][30] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][29] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][28] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][27] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][26] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][25] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][24] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][23] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][22] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][21] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][20] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][19] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][18] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][17] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][16] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][15] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][14] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][13] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][12] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][11] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][10] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][9] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][8] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][7] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][6] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][5] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][4] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][3] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][2] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][1] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][0] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][61] in module rounder is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3491.332 ; gain = 346.656 ; free physical = 14497 ; free virtual = 83869
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3510.145 ; gain = 365.469 ; free physical = 14497 ; free virtual = 83869
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3510.145 ; gain = 365.469 ; free physical = 14497 ; free virtual = 83869
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3522.051 ; gain = 0.000 ; free physical = 14490 ; free virtual = 83863
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_5/fir_5_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_5/fir_5_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_5/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_5/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_5_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_5_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3692.770 ; gain = 0.000 ; free physical = 14359 ; free virtual = 83731
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3692.770 ; gain = 0.000 ; free physical = 14358 ; free virtual = 83730
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14479 ; free virtual = 83851
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu49dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14479 ; free virtual = 83851
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_5_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14479 ; free virtual = 83851
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14475 ; free virtual = 83849
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_buff_sclr' (delay__parameterized1) to 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_sym_buff_sclr'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14462 ; free virtual = 83839
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3889.277 ; gain = 744.602 ; free physical = 13953 ; free virtual = 83330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3908.293 ; gain = 763.617 ; free physical = 13942 ; free virtual = 83319
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.316 ; gain = 774.641 ; free physical = 13941 ; free virtual = 83318
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13939 ; free virtual = 83316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13939 ; free virtual = 83316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13939 ; free virtual = 83316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13939 ; free virtual = 83316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13939 ; free virtual = 83316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13939 ; free virtual = 83316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calc_42                 | (C'+(A'*B')')'      | 30     | 3      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_41                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_40                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_39                 | (PCIN+(A'*B')')'    | 30     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_38                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_37                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_36                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0_35 | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
|calc_29                 | (C'+(A'*B')')'      | 30     | 3      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_28                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_27                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_26                 | (PCIN+(A'*B')')'    | 30     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_25                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_24                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc                    | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0    | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |DSP_ALU         |    16|
|3     |DSP_A_B_DATA    |    16|
|4     |DSP_C_DATA      |    16|
|5     |DSP_MULTIPLIER  |    16|
|6     |DSP_M_DATA      |    16|
|7     |DSP_OUTPUT      |    16|
|8     |DSP_PREADD      |    16|
|9     |DSP_PREADD_DATA |    16|
|11    |LUT2            |     1|
|12    |LUT3            |     1|
|13    |LUT4            |     4|
|14    |LUT5            |     1|
|15    |LUT6            |     3|
|16    |SRL16E          |   225|
|17    |FDRE            |   338|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13939 ; free virtual = 83316
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 152 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3925.254 ; gain = 597.953 ; free physical = 13978 ; free virtual = 83355
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.262 ; gain = 780.578 ; free physical = 13978 ; free virtual = 83355
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3925.262 ; gain = 0.000 ; free physical = 14081 ; free virtual = 83458
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4006.895 ; gain = 0.000 ; free physical = 13993 ; free virtual = 83369
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Synth Design complete, checksum: 9320b9ae
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 4006.895 ; gain = 901.004 ; free physical = 14151 ; free virtual = 83527
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_5_synth_1/fir_5.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fir_5, cache-ID = 025adf68a5becbad
INFO: [Coretcl 2-1174] Renamed 64 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_5_synth_1/fir_5.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_5_utilization_synth.rpt -pb fir_5_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  6 09:27:09 2024...
[Tue Feb  6 09:27:22 2024] fir_5_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:55 . Memory (MB): peak = 8270.438 ; gain = 0.000 ; free physical = 16439 ; free virtual = 85815
wait_on_run dds_0_synth_1
wait_on_run fir_7_synth_1
wait_on_run fir_5_synth_1
wait_on_run fir_3_synth_1

[Tue Feb  6 09:27:22 2024] Waiting for dds_0_synth_1 to finish...

*** Running vivado
    with args -log dds_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dds_0.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source dds_0.tcl -notrace
Command: synth_design -top dds_0 -part xczu49dr-ffvf1760-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Device 21-403] Loading part xczu49dr-ffvf1760-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2650837
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3383.367 ; gain = 239.656 ; free physical = 13386 ; free virtual = 82831
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'dds_0' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:69]
WARNING: [Synth 8-5640] Port 'debug_axi_pinc_in' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_axi_poff_in' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_axi_resync_in' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_axi_chan_in' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_core_nd' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_phase' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_phase_nd' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_MODE_OF_OPERATION bound to: 0 - type: integer 
	Parameter C_MODULUS bound to: 9 - type: integer 
	Parameter C_ACCUMULATOR_WIDTH bound to: 32 - type: integer 
	Parameter C_CHANNELS bound to: 1 - type: integer 
	Parameter C_HAS_PHASE_OUT bound to: 0 - type: integer 
	Parameter C_HAS_PHASEGEN bound to: 1 - type: integer 
	Parameter C_HAS_SINCOS bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_NEGATIVE_COSINE bound to: 0 - type: integer 
	Parameter C_NEGATIVE_SINE bound to: 1 - type: integer 
	Parameter C_NOISE_SHAPING bound to: 1 - type: integer 
	Parameter C_OUTPUTS_REQUIRED bound to: 2 - type: integer 
	Parameter C_OUTPUT_FORM bound to: 0 - type: integer 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_PHASE_ANGLE_WIDTH bound to: 14 - type: integer 
	Parameter C_PHASE_INCREMENT bound to: 3 - type: integer 
	Parameter C_PHASE_INCREMENT_VALUE bound to: 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0 - type: string 
	Parameter C_RESYNC bound to: 0 - type: integer 
	Parameter C_PHASE_OFFSET bound to: 0 - type: integer 
	Parameter C_PHASE_OFFSET_VALUE bound to: 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0 - type: string 
	Parameter C_OPTIMISE_GOAL bound to: 0 - type: integer 
	Parameter C_USE_DSP48 bound to: 0 - type: integer 
	Parameter C_POR_MODE bound to: 0 - type: integer 
	Parameter C_AMPLITUDE bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_HAS_S_PHASE bound to: 1 - type: integer 
	Parameter C_S_PHASE_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_PHASE_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_PHASE_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_S_CONFIG bound to: 0 - type: integer 
	Parameter C_S_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_S_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_M_DATA bound to: 1 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_M_PHASE bound to: 0 - type: integer 
	Parameter C_M_PHASE_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_M_PHASE_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_PHASE_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_CHAN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dds_compiler_v6_0_22' declared at '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/hdl/dds_compiler_v6_0_vh_rfs.vhd:47308' bound to instance 'U0' of component 'dds_compiler_v6_0_22' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:174]
INFO: [Synth 8-256] done synthesizing module 'dds_0' (0#1) [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:69]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module sin_cos is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module dither_wrap is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port chan_addr[0] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port chan_addr_del2[0] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port chan_addr_del3[0] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[3] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[2] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[1] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[0] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port phase_inc_we in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port phase_adj_we in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[31] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[30] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[29] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[28] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[27] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[26] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[25] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[24] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[23] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[22] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[21] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[20] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[19] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[18] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[17] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[16] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[15] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[14] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[13] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[12] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[11] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[10] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[9] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[8] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[7] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[6] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[5] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[4] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[3] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[2] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[1] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[0] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[31] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[30] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[29] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[28] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[27] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[26] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[25] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[24] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[23] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[22] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[21] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[20] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[19] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[18] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[17] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[16] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[15] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[14] in module accum is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3461.336 ; gain = 317.625 ; free physical = 14427 ; free virtual = 83875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3481.148 ; gain = 337.438 ; free physical = 14429 ; free virtual = 83877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3481.148 ; gain = 337.438 ; free physical = 14429 ; free virtual = 83877
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3481.148 ; gain = 0.000 ; free physical = 14422 ; free virtual = 83870
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/dds_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/dds_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/dds_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/dds_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3654.805 ; gain = 0.000 ; free physical = 14245 ; free virtual = 83697
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3654.805 ; gain = 0.000 ; free physical = 14244 ; free virtual = 83696
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3654.805 ; gain = 511.094 ; free physical = 14396 ; free virtual = 83848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu49dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3654.805 ; gain = 511.094 ; free physical = 14396 ; free virtual = 83848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/dds_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3654.805 ; gain = 511.094 ; free physical = 14396 ; free virtual = 83848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3654.805 ; gain = 511.094 ; free physical = 14388 ; free virtual = 83843
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3654.805 ; gain = 511.094 ; free physical = 14375 ; free virtual = 83835
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3889.156 ; gain = 745.445 ; free physical = 13868 ; free virtual = 83331
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3899.172 ; gain = 755.461 ; free physical = 13859 ; free virtual = 83322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3915.188 ; gain = 771.477 ; free physical = 13858 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    13|
|2     |LUT1     |     5|
|3     |LUT2     |    77|
|4     |LUT3     |    16|
|5     |LUT4     |    32|
|6     |RAMB36E2 |     2|
|8     |SRL16E   |     1|
|9     |FDRE     |   164|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 3919.156 ; gain = 601.789 ; free physical = 13899 ; free virtual = 83362
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.164 ; gain = 775.445 ; free physical = 13899 ; free virtual = 83362
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3933.094 ; gain = 0.000 ; free physical = 14007 ; free virtual = 83470
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3992.859 ; gain = 0.000 ; free physical = 13924 ; free virtual = 83387
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 787dc320
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 108 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 3992.859 ; gain = 886.965 ; free physical = 14073 ; free virtual = 83536
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/dds_0_synth_1/dds_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP dds_0, cache-ID = 5da7a6972b6cb84f
INFO: [Coretcl 2-1174] Renamed 18 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/dds_0_synth_1/dds_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dds_0_utilization_synth.rpt -pb dds_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  6 09:25:19 2024...
[Tue Feb  6 09:27:22 2024] dds_0_synth_1 finished
[Tue Feb  6 09:27:22 2024] Waiting for fir_7_synth_1 to finish...

*** Running vivado
    with args -log fir_7.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir_7.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source fir_7.tcl -notrace
Command: synth_design -top fir_7 -part xczu49dr-ffvf1760-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Device 21-403] Loading part xczu49dr-ffvf1760-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2651858
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3383.363 ; gain = 238.688 ; free physical = 13461 ; free virtual = 82827
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_7' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/synth/fir_7.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: fir_7 - type: string 
	Parameter C_COEF_FILE bound to: fir_7.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 7 - type: integer 
	Parameter C_FILTER_TYPE bound to: 5 - type: integer 
	Parameter C_INTERP_RATE bound to: 1 - type: integer 
	Parameter C_DECIM_RATE bound to: 1 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 2 - type: integer 
	Parameter C_SYMMETRY bound to: 0 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 7 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 7 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0,0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 7 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 1 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 1 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 0 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 2 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 13 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_18' declared at '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/hdl/fir_compiler_v7_2_vh_rfs.vhd:67113' bound to instance 'U0' of component 'fir_compiler_v7_2_18' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/synth/fir_7.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'fir_7' (0#1) [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/synth/fir_7.vhd:70]
WARNING: [Synth 8-5858] RAM p_casc_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_casc_reg 
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_path_out_reg 
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADDSUB in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADD_BYPASS in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CED in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][61] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][60] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][59] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][58] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][47] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][46] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][45] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][44] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][43] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][42] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][41] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][40] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][39] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][38] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][37] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][36] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][35] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][34] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][33] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][32] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][31] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][30] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][29] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][28] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][27] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][26] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][25] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][24] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][23] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][22] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][21] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][20] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][19] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][18] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][17] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][16] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][15] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][14] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][13] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][12] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][11] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][10] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][9] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][8] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][7] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][6] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][5] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][4] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][3] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][2] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][1] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][0] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][61] in module rounder is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3491.301 ; gain = 346.625 ; free physical = 14500 ; free virtual = 83867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3509.113 ; gain = 364.438 ; free physical = 14500 ; free virtual = 83867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3509.113 ; gain = 364.438 ; free physical = 14500 ; free virtual = 83867
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3520.020 ; gain = 0.000 ; free physical = 14494 ; free virtual = 83860
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/fir_7_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/fir_7_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_7_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_7_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3691.738 ; gain = 0.000 ; free physical = 14379 ; free virtual = 83745
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3691.738 ; gain = 0.000 ; free physical = 14377 ; free virtual = 83744
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3691.738 ; gain = 547.062 ; free physical = 14490 ; free virtual = 83857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu49dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3691.738 ; gain = 547.062 ; free physical = 14488 ; free virtual = 83855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_7_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3691.738 ; gain = 547.062 ; free physical = 14490 ; free virtual = 83857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3691.738 ; gain = 547.062 ; free physical = 14485 ; free virtual = 83853
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_buff_sclr' (delay__parameterized1) to 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_sym_buff_sclr'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3691.738 ; gain = 547.062 ; free physical = 14472 ; free virtual = 83844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3889.246 ; gain = 744.570 ; free physical = 13966 ; free virtual = 83338
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3908.262 ; gain = 763.586 ; free physical = 13954 ; free virtual = 83326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.285 ; gain = 774.609 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.223 ; gain = 780.547 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.223 ; gain = 780.547 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.223 ; gain = 780.547 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.223 ; gain = 780.547 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.223 ; gain = 780.547 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.223 ; gain = 780.547 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calc_42                 | (C'+(A'*B')')'      | 30     | 5      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_41                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_40                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_39                 | (PCIN+(A'*B')')'    | 30     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_38                 | (PCIN+(A'*B')')'    | 30     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_37                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_36                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0_35 | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
|calc_29                 | (C'+(A'*B')')'      | 30     | 5      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_28                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_27                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_26                 | (PCIN+(A'*B')')'    | 30     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_25                 | (PCIN+(A'*B')')'    | 30     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_24                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc                    | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0    | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |DSP_ALU         |    16|
|3     |DSP_A_B_DATA    |    16|
|4     |DSP_C_DATA      |    16|
|5     |DSP_MULTIPLIER  |    16|
|6     |DSP_M_DATA      |    16|
|7     |DSP_OUTPUT      |    16|
|8     |DSP_PREADD      |    16|
|9     |DSP_PREADD_DATA |    16|
|11    |LUT2            |     1|
|12    |LUT3            |     1|
|13    |LUT4            |     4|
|14    |LUT5            |     1|
|15    |LUT6            |     3|
|16    |SRL16E          |   225|
|17    |FDRE            |   338|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.223 ; gain = 780.547 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 152 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3925.223 ; gain = 597.922 ; free physical = 13990 ; free virtual = 83362
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.230 ; gain = 780.547 ; free physical = 13990 ; free virtual = 83362
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3925.230 ; gain = 0.000 ; free physical = 14095 ; free virtual = 83467
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4006.863 ; gain = 0.000 ; free physical = 14006 ; free virtual = 83378
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Synth Design complete, checksum: b0291819
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 4006.863 ; gain = 900.973 ; free physical = 14163 ; free virtual = 83535
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_7_synth_1/fir_7.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fir_7, cache-ID = 1aaa23a2ae6f48bf
INFO: [Coretcl 2-1174] Renamed 64 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_7_synth_1/fir_7.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_7_utilization_synth.rpt -pb fir_7_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  6 09:26:14 2024...
[Tue Feb  6 09:27:22 2024] fir_7_synth_1 finished
[Tue Feb  6 09:27:22 2024] Waiting for fir_5_synth_1 to finish...

*** Running vivado
    with args -log fir_5.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir_5.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source fir_5.tcl -notrace
Command: synth_design -top fir_5 -part xczu49dr-ffvf1760-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Device 21-403] Loading part xczu49dr-ffvf1760-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2652186
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3383.363 ; gain = 238.688 ; free physical = 13458 ; free virtual = 82829
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_5' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_5/synth/fir_5.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: fir_5 - type: string 
	Parameter C_COEF_FILE bound to: fir_5.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 7 - type: integer 
	Parameter C_FILTER_TYPE bound to: 5 - type: integer 
	Parameter C_INTERP_RATE bound to: 1 - type: integer 
	Parameter C_DECIM_RATE bound to: 1 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 2 - type: integer 
	Parameter C_SYMMETRY bound to: 0 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 7 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 7 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0,0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 7 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 1 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 1 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 0 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 2 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 13 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_18' declared at '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:67113' bound to instance 'U0' of component 'fir_compiler_v7_2_18' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_5/synth/fir_5.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'fir_5' (0#1) [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_5/synth/fir_5.vhd:70]
WARNING: [Synth 8-5858] RAM p_casc_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_casc_reg 
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_path_out_reg 
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADDSUB in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADD_BYPASS in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CED in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][61] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][60] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][59] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][58] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][47] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][46] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][45] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][44] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][43] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][42] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][41] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][40] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][39] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][38] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][37] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][36] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][35] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][34] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][33] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][32] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][31] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][30] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][29] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][28] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][27] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][26] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][25] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][24] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][23] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][22] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][21] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][20] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][19] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][18] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][17] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][16] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][15] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][14] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][13] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][12] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][11] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][10] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][9] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][8] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][7] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][6] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][5] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][4] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][3] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][2] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][1] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][0] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][61] in module rounder is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3491.332 ; gain = 346.656 ; free physical = 14497 ; free virtual = 83869
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3510.145 ; gain = 365.469 ; free physical = 14497 ; free virtual = 83869
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3510.145 ; gain = 365.469 ; free physical = 14497 ; free virtual = 83869
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3522.051 ; gain = 0.000 ; free physical = 14490 ; free virtual = 83863
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_5/fir_5_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_5/fir_5_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_5/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_5/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_5_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_5_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3692.770 ; gain = 0.000 ; free physical = 14359 ; free virtual = 83731
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3692.770 ; gain = 0.000 ; free physical = 14358 ; free virtual = 83730
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14479 ; free virtual = 83851
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu49dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14479 ; free virtual = 83851
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_5_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14479 ; free virtual = 83851
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14475 ; free virtual = 83849
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_buff_sclr' (delay__parameterized1) to 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_sym_buff_sclr'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14462 ; free virtual = 83839
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3889.277 ; gain = 744.602 ; free physical = 13953 ; free virtual = 83330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3908.293 ; gain = 763.617 ; free physical = 13942 ; free virtual = 83319
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.316 ; gain = 774.641 ; free physical = 13941 ; free virtual = 83318
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13939 ; free virtual = 83316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13939 ; free virtual = 83316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13939 ; free virtual = 83316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13939 ; free virtual = 83316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13939 ; free virtual = 83316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13939 ; free virtual = 83316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calc_42                 | (C'+(A'*B')')'      | 30     | 3      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_41                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_40                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_39                 | (PCIN+(A'*B')')'    | 30     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_38                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_37                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_36                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0_35 | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
|calc_29                 | (C'+(A'*B')')'      | 30     | 3      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_28                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_27                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_26                 | (PCIN+(A'*B')')'    | 30     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_25                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_24                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc                    | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0    | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |DSP_ALU         |    16|
|3     |DSP_A_B_DATA    |    16|
|4     |DSP_C_DATA      |    16|
|5     |DSP_MULTIPLIER  |    16|
|6     |DSP_M_DATA      |    16|
|7     |DSP_OUTPUT      |    16|
|8     |DSP_PREADD      |    16|
|9     |DSP_PREADD_DATA |    16|
|11    |LUT2            |     1|
|12    |LUT3            |     1|
|13    |LUT4            |     4|
|14    |LUT5            |     1|
|15    |LUT6            |     3|
|16    |SRL16E          |   225|
|17    |FDRE            |   338|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13939 ; free virtual = 83316
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 152 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3925.254 ; gain = 597.953 ; free physical = 13978 ; free virtual = 83355
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.262 ; gain = 780.578 ; free physical = 13978 ; free virtual = 83355
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3925.262 ; gain = 0.000 ; free physical = 14081 ; free virtual = 83458
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4006.895 ; gain = 0.000 ; free physical = 13993 ; free virtual = 83369
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Synth Design complete, checksum: 9320b9ae
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 4006.895 ; gain = 901.004 ; free physical = 14151 ; free virtual = 83527
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_5_synth_1/fir_5.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fir_5, cache-ID = 025adf68a5becbad
INFO: [Coretcl 2-1174] Renamed 64 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_5_synth_1/fir_5.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_5_utilization_synth.rpt -pb fir_5_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  6 09:27:09 2024...
[Tue Feb  6 09:27:22 2024] fir_5_synth_1 finished
[Tue Feb  6 09:27:22 2024] Waiting for fir_3_synth_1 to finish...
[Tue Feb  6 09:27:27 2024] Waiting for fir_3_synth_1 to finish...
[Tue Feb  6 09:27:32 2024] Waiting for fir_3_synth_1 to finish...
[Tue Feb  6 09:27:37 2024] Waiting for fir_3_synth_1 to finish...
[Tue Feb  6 09:27:47 2024] Waiting for fir_3_synth_1 to finish...
[Tue Feb  6 09:27:57 2024] Waiting for fir_3_synth_1 to finish...
[Tue Feb  6 09:28:07 2024] Waiting for fir_3_synth_1 to finish...
[Tue Feb  6 09:28:17 2024] Waiting for fir_3_synth_1 to finish...

*** Running vivado
    with args -log fir_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir_3.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source fir_3.tcl -notrace
Command: synth_design -top fir_3 -part xczu49dr-ffvf1760-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Device 21-403] Loading part xczu49dr-ffvf1760-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2652600
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3383.363 ; gain = 238.688 ; free physical = 13432 ; free virtual = 82808
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_3' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_3/synth/fir_3.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: fir_3 - type: string 
	Parameter C_COEF_FILE bound to: fir_3.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 7 - type: integer 
	Parameter C_FILTER_TYPE bound to: 5 - type: integer 
	Parameter C_INTERP_RATE bound to: 1 - type: integer 
	Parameter C_DECIM_RATE bound to: 1 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 2 - type: integer 
	Parameter C_SYMMETRY bound to: 0 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 7 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 7 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0,0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 7 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 1 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 1 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 0 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 2 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 13 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_18' declared at '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_3/hdl/fir_compiler_v7_2_vh_rfs.vhd:67113' bound to instance 'U0' of component 'fir_compiler_v7_2_18' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_3/synth/fir_3.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'fir_3' (0#1) [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_3/synth/fir_3.vhd:70]
WARNING: [Synth 8-5858] RAM p_casc_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_casc_reg 
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_path_out_reg 
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADDSUB in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADD_BYPASS in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CED in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][61] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][60] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][59] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][58] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][47] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][46] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][45] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][44] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][43] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][42] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][41] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][40] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][39] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][38] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][37] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][36] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][35] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][34] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][33] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][32] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][31] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][30] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][29] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][28] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][27] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][26] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][25] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][24] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][23] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][22] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][21] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][20] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][19] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][18] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][17] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][16] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][15] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][14] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][13] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][12] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][11] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][10] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][9] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][8] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][7] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][6] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][5] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][4] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][3] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][2] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][1] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][0] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][61] in module rounder is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3491.332 ; gain = 346.656 ; free physical = 14479 ; free virtual = 83857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3510.145 ; gain = 365.469 ; free physical = 14480 ; free virtual = 83857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3510.145 ; gain = 365.469 ; free physical = 14480 ; free virtual = 83857
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3522.051 ; gain = 0.000 ; free physical = 14473 ; free virtual = 83850
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_3/fir_3_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_3/fir_3_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_3/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_3/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_3_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_3_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3692.770 ; gain = 0.000 ; free physical = 14349 ; free virtual = 83727
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3692.770 ; gain = 0.000 ; free physical = 14348 ; free virtual = 83726
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14476 ; free virtual = 83853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu49dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14476 ; free virtual = 83853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_3_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14476 ; free virtual = 83853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14471 ; free virtual = 83850
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_buff_sclr' (delay__parameterized1) to 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_sym_buff_sclr'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14454 ; free virtual = 83836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3889.277 ; gain = 744.602 ; free physical = 13952 ; free virtual = 83334
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3908.293 ; gain = 763.617 ; free physical = 13940 ; free virtual = 83322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.316 ; gain = 774.641 ; free physical = 13940 ; free virtual = 83322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13942 ; free virtual = 83324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13942 ; free virtual = 83324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13942 ; free virtual = 83324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13942 ; free virtual = 83324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13942 ; free virtual = 83324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13942 ; free virtual = 83324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calc_42                 | (C'+(A'*B')')'      | 30     | 18     | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_41                 | (PCIN+(A'*B')')'    | 30     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_40                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_39                 | (PCIN+(A'*B')')'    | 30     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_38                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_37                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_36                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0_35 | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
|calc_29                 | (C'+(A'*B')')'      | 30     | 18     | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_28                 | (PCIN+(A'*B')')'    | 30     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_27                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_26                 | (PCIN+(A'*B')')'    | 30     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_25                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_24                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc                    | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0    | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |DSP_ALU         |    16|
|3     |DSP_A_B_DATA    |    16|
|4     |DSP_C_DATA      |    16|
|5     |DSP_MULTIPLIER  |    16|
|6     |DSP_M_DATA      |    16|
|7     |DSP_OUTPUT      |    16|
|8     |DSP_PREADD      |    16|
|9     |DSP_PREADD_DATA |    16|
|11    |LUT2            |     1|
|12    |LUT3            |     1|
|13    |LUT4            |     4|
|14    |LUT5            |     1|
|15    |LUT6            |     3|
|16    |SRL16E          |   225|
|17    |FDRE            |   338|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13942 ; free virtual = 83324
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 152 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3925.254 ; gain = 597.953 ; free physical = 13979 ; free virtual = 83361
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.262 ; gain = 780.578 ; free physical = 13979 ; free virtual = 83361
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3925.262 ; gain = 0.000 ; free physical = 14080 ; free virtual = 83462
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4006.895 ; gain = 0.000 ; free physical = 13990 ; free virtual = 83372
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Synth Design complete, checksum: 338dbd63
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 4006.895 ; gain = 901.004 ; free physical = 14146 ; free virtual = 83528
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_3_synth_1/fir_3.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fir_3, cache-ID = 446e3a0567618083
INFO: [Coretcl 2-1174] Renamed 64 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_3_synth_1/fir_3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_3_utilization_synth.rpt -pb fir_3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  6 09:28:04 2024...
[Tue Feb  6 09:28:17 2024] fir_3_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:55 . Memory (MB): peak = 8270.438 ; gain = 0.000 ; free physical = 16430 ; free virtual = 85811
wait_on_run dds_0_synth_1
wait_on_run fir_7_synth_1
wait_on_run fir_5_synth_1
wait_on_run fir_3_synth_1
wait_on_run fir_1_synth_1

[Tue Feb  6 09:28:17 2024] Waiting for dds_0_synth_1 to finish...

*** Running vivado
    with args -log dds_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dds_0.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source dds_0.tcl -notrace
Command: synth_design -top dds_0 -part xczu49dr-ffvf1760-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Device 21-403] Loading part xczu49dr-ffvf1760-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2650837
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3383.367 ; gain = 239.656 ; free physical = 13386 ; free virtual = 82831
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'dds_0' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:69]
WARNING: [Synth 8-5640] Port 'debug_axi_pinc_in' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_axi_poff_in' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_axi_resync_in' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_axi_chan_in' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_core_nd' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_phase' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_phase_nd' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_MODE_OF_OPERATION bound to: 0 - type: integer 
	Parameter C_MODULUS bound to: 9 - type: integer 
	Parameter C_ACCUMULATOR_WIDTH bound to: 32 - type: integer 
	Parameter C_CHANNELS bound to: 1 - type: integer 
	Parameter C_HAS_PHASE_OUT bound to: 0 - type: integer 
	Parameter C_HAS_PHASEGEN bound to: 1 - type: integer 
	Parameter C_HAS_SINCOS bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_NEGATIVE_COSINE bound to: 0 - type: integer 
	Parameter C_NEGATIVE_SINE bound to: 1 - type: integer 
	Parameter C_NOISE_SHAPING bound to: 1 - type: integer 
	Parameter C_OUTPUTS_REQUIRED bound to: 2 - type: integer 
	Parameter C_OUTPUT_FORM bound to: 0 - type: integer 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_PHASE_ANGLE_WIDTH bound to: 14 - type: integer 
	Parameter C_PHASE_INCREMENT bound to: 3 - type: integer 
	Parameter C_PHASE_INCREMENT_VALUE bound to: 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0 - type: string 
	Parameter C_RESYNC bound to: 0 - type: integer 
	Parameter C_PHASE_OFFSET bound to: 0 - type: integer 
	Parameter C_PHASE_OFFSET_VALUE bound to: 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0 - type: string 
	Parameter C_OPTIMISE_GOAL bound to: 0 - type: integer 
	Parameter C_USE_DSP48 bound to: 0 - type: integer 
	Parameter C_POR_MODE bound to: 0 - type: integer 
	Parameter C_AMPLITUDE bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_HAS_S_PHASE bound to: 1 - type: integer 
	Parameter C_S_PHASE_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_PHASE_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_PHASE_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_S_CONFIG bound to: 0 - type: integer 
	Parameter C_S_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_S_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_M_DATA bound to: 1 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_M_PHASE bound to: 0 - type: integer 
	Parameter C_M_PHASE_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_M_PHASE_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_PHASE_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_CHAN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dds_compiler_v6_0_22' declared at '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/hdl/dds_compiler_v6_0_vh_rfs.vhd:47308' bound to instance 'U0' of component 'dds_compiler_v6_0_22' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:174]
INFO: [Synth 8-256] done synthesizing module 'dds_0' (0#1) [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:69]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module sin_cos is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module dither_wrap is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port chan_addr[0] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port chan_addr_del2[0] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port chan_addr_del3[0] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[3] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[2] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[1] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[0] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port phase_inc_we in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port phase_adj_we in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[31] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[30] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[29] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[28] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[27] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[26] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[25] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[24] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[23] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[22] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[21] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[20] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[19] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[18] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[17] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[16] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[15] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[14] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[13] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[12] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[11] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[10] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[9] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[8] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[7] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[6] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[5] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[4] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[3] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[2] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[1] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[0] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[31] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[30] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[29] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[28] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[27] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[26] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[25] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[24] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[23] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[22] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[21] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[20] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[19] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[18] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[17] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[16] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[15] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[14] in module accum is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3461.336 ; gain = 317.625 ; free physical = 14427 ; free virtual = 83875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3481.148 ; gain = 337.438 ; free physical = 14429 ; free virtual = 83877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3481.148 ; gain = 337.438 ; free physical = 14429 ; free virtual = 83877
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3481.148 ; gain = 0.000 ; free physical = 14422 ; free virtual = 83870
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/dds_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/dds_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/dds_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/dds_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3654.805 ; gain = 0.000 ; free physical = 14245 ; free virtual = 83697
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3654.805 ; gain = 0.000 ; free physical = 14244 ; free virtual = 83696
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3654.805 ; gain = 511.094 ; free physical = 14396 ; free virtual = 83848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu49dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3654.805 ; gain = 511.094 ; free physical = 14396 ; free virtual = 83848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/dds_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3654.805 ; gain = 511.094 ; free physical = 14396 ; free virtual = 83848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3654.805 ; gain = 511.094 ; free physical = 14388 ; free virtual = 83843
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3654.805 ; gain = 511.094 ; free physical = 14375 ; free virtual = 83835
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3889.156 ; gain = 745.445 ; free physical = 13868 ; free virtual = 83331
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3899.172 ; gain = 755.461 ; free physical = 13859 ; free virtual = 83322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3915.188 ; gain = 771.477 ; free physical = 13858 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    13|
|2     |LUT1     |     5|
|3     |LUT2     |    77|
|4     |LUT3     |    16|
|5     |LUT4     |    32|
|6     |RAMB36E2 |     2|
|8     |SRL16E   |     1|
|9     |FDRE     |   164|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 3919.156 ; gain = 601.789 ; free physical = 13899 ; free virtual = 83362
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.164 ; gain = 775.445 ; free physical = 13899 ; free virtual = 83362
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3933.094 ; gain = 0.000 ; free physical = 14007 ; free virtual = 83470
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3992.859 ; gain = 0.000 ; free physical = 13924 ; free virtual = 83387
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 787dc320
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 108 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 3992.859 ; gain = 886.965 ; free physical = 14073 ; free virtual = 83536
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/dds_0_synth_1/dds_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP dds_0, cache-ID = 5da7a6972b6cb84f
INFO: [Coretcl 2-1174] Renamed 18 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/dds_0_synth_1/dds_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dds_0_utilization_synth.rpt -pb dds_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  6 09:25:19 2024...
[Tue Feb  6 09:28:17 2024] dds_0_synth_1 finished
[Tue Feb  6 09:28:17 2024] Waiting for fir_7_synth_1 to finish...

*** Running vivado
    with args -log fir_7.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir_7.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source fir_7.tcl -notrace
Command: synth_design -top fir_7 -part xczu49dr-ffvf1760-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Device 21-403] Loading part xczu49dr-ffvf1760-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2651858
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3383.363 ; gain = 238.688 ; free physical = 13461 ; free virtual = 82827
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_7' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/synth/fir_7.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: fir_7 - type: string 
	Parameter C_COEF_FILE bound to: fir_7.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 7 - type: integer 
	Parameter C_FILTER_TYPE bound to: 5 - type: integer 
	Parameter C_INTERP_RATE bound to: 1 - type: integer 
	Parameter C_DECIM_RATE bound to: 1 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 2 - type: integer 
	Parameter C_SYMMETRY bound to: 0 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 7 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 7 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0,0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 7 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 1 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 1 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 0 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 2 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 13 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_18' declared at '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/hdl/fir_compiler_v7_2_vh_rfs.vhd:67113' bound to instance 'U0' of component 'fir_compiler_v7_2_18' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/synth/fir_7.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'fir_7' (0#1) [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/synth/fir_7.vhd:70]
WARNING: [Synth 8-5858] RAM p_casc_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_casc_reg 
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_path_out_reg 
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADDSUB in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADD_BYPASS in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CED in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][61] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][60] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][59] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][58] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][47] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][46] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][45] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][44] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][43] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][42] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][41] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][40] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][39] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][38] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][37] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][36] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][35] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][34] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][33] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][32] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][31] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][30] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][29] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][28] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][27] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][26] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][25] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][24] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][23] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][22] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][21] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][20] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][19] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][18] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][17] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][16] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][15] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][14] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][13] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][12] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][11] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][10] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][9] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][8] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][7] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][6] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][5] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][4] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][3] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][2] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][1] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][0] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][61] in module rounder is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3491.301 ; gain = 346.625 ; free physical = 14500 ; free virtual = 83867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3509.113 ; gain = 364.438 ; free physical = 14500 ; free virtual = 83867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3509.113 ; gain = 364.438 ; free physical = 14500 ; free virtual = 83867
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3520.020 ; gain = 0.000 ; free physical = 14494 ; free virtual = 83860
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/fir_7_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/fir_7_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_7_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_7_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3691.738 ; gain = 0.000 ; free physical = 14379 ; free virtual = 83745
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3691.738 ; gain = 0.000 ; free physical = 14377 ; free virtual = 83744
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3691.738 ; gain = 547.062 ; free physical = 14490 ; free virtual = 83857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu49dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3691.738 ; gain = 547.062 ; free physical = 14488 ; free virtual = 83855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_7_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3691.738 ; gain = 547.062 ; free physical = 14490 ; free virtual = 83857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3691.738 ; gain = 547.062 ; free physical = 14485 ; free virtual = 83853
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_buff_sclr' (delay__parameterized1) to 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_sym_buff_sclr'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3691.738 ; gain = 547.062 ; free physical = 14472 ; free virtual = 83844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3889.246 ; gain = 744.570 ; free physical = 13966 ; free virtual = 83338
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3908.262 ; gain = 763.586 ; free physical = 13954 ; free virtual = 83326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.285 ; gain = 774.609 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.223 ; gain = 780.547 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.223 ; gain = 780.547 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.223 ; gain = 780.547 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.223 ; gain = 780.547 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.223 ; gain = 780.547 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.223 ; gain = 780.547 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calc_42                 | (C'+(A'*B')')'      | 30     | 5      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_41                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_40                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_39                 | (PCIN+(A'*B')')'    | 30     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_38                 | (PCIN+(A'*B')')'    | 30     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_37                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_36                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0_35 | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
|calc_29                 | (C'+(A'*B')')'      | 30     | 5      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_28                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_27                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_26                 | (PCIN+(A'*B')')'    | 30     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_25                 | (PCIN+(A'*B')')'    | 30     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_24                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc                    | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0    | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |DSP_ALU         |    16|
|3     |DSP_A_B_DATA    |    16|
|4     |DSP_C_DATA      |    16|
|5     |DSP_MULTIPLIER  |    16|
|6     |DSP_M_DATA      |    16|
|7     |DSP_OUTPUT      |    16|
|8     |DSP_PREADD      |    16|
|9     |DSP_PREADD_DATA |    16|
|11    |LUT2            |     1|
|12    |LUT3            |     1|
|13    |LUT4            |     4|
|14    |LUT5            |     1|
|15    |LUT6            |     3|
|16    |SRL16E          |   225|
|17    |FDRE            |   338|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.223 ; gain = 780.547 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 152 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3925.223 ; gain = 597.922 ; free physical = 13990 ; free virtual = 83362
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.230 ; gain = 780.547 ; free physical = 13990 ; free virtual = 83362
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3925.230 ; gain = 0.000 ; free physical = 14095 ; free virtual = 83467
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4006.863 ; gain = 0.000 ; free physical = 14006 ; free virtual = 83378
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Synth Design complete, checksum: b0291819
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 4006.863 ; gain = 900.973 ; free physical = 14163 ; free virtual = 83535
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_7_synth_1/fir_7.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fir_7, cache-ID = 1aaa23a2ae6f48bf
INFO: [Coretcl 2-1174] Renamed 64 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_7_synth_1/fir_7.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_7_utilization_synth.rpt -pb fir_7_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  6 09:26:14 2024...
[Tue Feb  6 09:28:17 2024] fir_7_synth_1 finished
[Tue Feb  6 09:28:17 2024] Waiting for fir_5_synth_1 to finish...

*** Running vivado
    with args -log fir_5.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir_5.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source fir_5.tcl -notrace
Command: synth_design -top fir_5 -part xczu49dr-ffvf1760-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Device 21-403] Loading part xczu49dr-ffvf1760-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2652186
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3383.363 ; gain = 238.688 ; free physical = 13458 ; free virtual = 82829
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_5' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_5/synth/fir_5.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: fir_5 - type: string 
	Parameter C_COEF_FILE bound to: fir_5.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 7 - type: integer 
	Parameter C_FILTER_TYPE bound to: 5 - type: integer 
	Parameter C_INTERP_RATE bound to: 1 - type: integer 
	Parameter C_DECIM_RATE bound to: 1 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 2 - type: integer 
	Parameter C_SYMMETRY bound to: 0 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 7 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 7 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0,0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 7 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 1 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 1 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 0 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 2 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 13 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_18' declared at '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:67113' bound to instance 'U0' of component 'fir_compiler_v7_2_18' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_5/synth/fir_5.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'fir_5' (0#1) [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_5/synth/fir_5.vhd:70]
WARNING: [Synth 8-5858] RAM p_casc_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_casc_reg 
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_path_out_reg 
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADDSUB in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADD_BYPASS in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CED in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][61] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][60] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][59] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][58] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][47] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][46] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][45] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][44] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][43] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][42] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][41] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][40] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][39] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][38] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][37] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][36] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][35] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][34] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][33] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][32] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][31] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][30] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][29] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][28] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][27] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][26] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][25] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][24] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][23] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][22] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][21] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][20] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][19] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][18] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][17] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][16] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][15] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][14] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][13] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][12] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][11] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][10] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][9] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][8] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][7] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][6] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][5] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][4] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][3] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][2] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][1] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][0] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][61] in module rounder is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3491.332 ; gain = 346.656 ; free physical = 14497 ; free virtual = 83869
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3510.145 ; gain = 365.469 ; free physical = 14497 ; free virtual = 83869
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3510.145 ; gain = 365.469 ; free physical = 14497 ; free virtual = 83869
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3522.051 ; gain = 0.000 ; free physical = 14490 ; free virtual = 83863
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_5/fir_5_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_5/fir_5_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_5/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_5/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_5_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_5_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3692.770 ; gain = 0.000 ; free physical = 14359 ; free virtual = 83731
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3692.770 ; gain = 0.000 ; free physical = 14358 ; free virtual = 83730
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14479 ; free virtual = 83851
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu49dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14479 ; free virtual = 83851
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_5_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14479 ; free virtual = 83851
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14475 ; free virtual = 83849
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_buff_sclr' (delay__parameterized1) to 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_sym_buff_sclr'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14462 ; free virtual = 83839
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3889.277 ; gain = 744.602 ; free physical = 13953 ; free virtual = 83330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3908.293 ; gain = 763.617 ; free physical = 13942 ; free virtual = 83319
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.316 ; gain = 774.641 ; free physical = 13941 ; free virtual = 83318
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13939 ; free virtual = 83316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13939 ; free virtual = 83316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13939 ; free virtual = 83316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13939 ; free virtual = 83316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13939 ; free virtual = 83316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13939 ; free virtual = 83316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calc_42                 | (C'+(A'*B')')'      | 30     | 3      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_41                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_40                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_39                 | (PCIN+(A'*B')')'    | 30     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_38                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_37                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_36                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0_35 | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
|calc_29                 | (C'+(A'*B')')'      | 30     | 3      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_28                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_27                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_26                 | (PCIN+(A'*B')')'    | 30     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_25                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_24                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc                    | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0    | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |DSP_ALU         |    16|
|3     |DSP_A_B_DATA    |    16|
|4     |DSP_C_DATA      |    16|
|5     |DSP_MULTIPLIER  |    16|
|6     |DSP_M_DATA      |    16|
|7     |DSP_OUTPUT      |    16|
|8     |DSP_PREADD      |    16|
|9     |DSP_PREADD_DATA |    16|
|11    |LUT2            |     1|
|12    |LUT3            |     1|
|13    |LUT4            |     4|
|14    |LUT5            |     1|
|15    |LUT6            |     3|
|16    |SRL16E          |   225|
|17    |FDRE            |   338|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13939 ; free virtual = 83316
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 152 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3925.254 ; gain = 597.953 ; free physical = 13978 ; free virtual = 83355
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.262 ; gain = 780.578 ; free physical = 13978 ; free virtual = 83355
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3925.262 ; gain = 0.000 ; free physical = 14081 ; free virtual = 83458
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4006.895 ; gain = 0.000 ; free physical = 13993 ; free virtual = 83369
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Synth Design complete, checksum: 9320b9ae
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 4006.895 ; gain = 901.004 ; free physical = 14151 ; free virtual = 83527
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_5_synth_1/fir_5.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fir_5, cache-ID = 025adf68a5becbad
INFO: [Coretcl 2-1174] Renamed 64 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_5_synth_1/fir_5.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_5_utilization_synth.rpt -pb fir_5_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  6 09:27:09 2024...
[Tue Feb  6 09:28:18 2024] fir_5_synth_1 finished
[Tue Feb  6 09:28:18 2024] Waiting for fir_3_synth_1 to finish...

*** Running vivado
    with args -log fir_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir_3.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source fir_3.tcl -notrace
Command: synth_design -top fir_3 -part xczu49dr-ffvf1760-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Device 21-403] Loading part xczu49dr-ffvf1760-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2652600
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3383.363 ; gain = 238.688 ; free physical = 13432 ; free virtual = 82808
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_3' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_3/synth/fir_3.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: fir_3 - type: string 
	Parameter C_COEF_FILE bound to: fir_3.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 7 - type: integer 
	Parameter C_FILTER_TYPE bound to: 5 - type: integer 
	Parameter C_INTERP_RATE bound to: 1 - type: integer 
	Parameter C_DECIM_RATE bound to: 1 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 2 - type: integer 
	Parameter C_SYMMETRY bound to: 0 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 7 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 7 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0,0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 7 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 1 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 1 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 0 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 2 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 13 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_18' declared at '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_3/hdl/fir_compiler_v7_2_vh_rfs.vhd:67113' bound to instance 'U0' of component 'fir_compiler_v7_2_18' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_3/synth/fir_3.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'fir_3' (0#1) [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_3/synth/fir_3.vhd:70]
WARNING: [Synth 8-5858] RAM p_casc_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_casc_reg 
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_path_out_reg 
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADDSUB in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADD_BYPASS in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CED in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][61] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][60] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][59] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][58] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][47] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][46] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][45] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][44] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][43] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][42] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][41] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][40] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][39] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][38] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][37] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][36] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][35] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][34] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][33] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][32] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][31] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][30] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][29] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][28] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][27] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][26] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][25] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][24] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][23] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][22] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][21] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][20] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][19] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][18] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][17] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][16] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][15] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][14] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][13] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][12] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][11] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][10] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][9] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][8] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][7] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][6] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][5] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][4] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][3] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][2] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][1] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][0] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][61] in module rounder is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3491.332 ; gain = 346.656 ; free physical = 14479 ; free virtual = 83857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3510.145 ; gain = 365.469 ; free physical = 14480 ; free virtual = 83857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3510.145 ; gain = 365.469 ; free physical = 14480 ; free virtual = 83857
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3522.051 ; gain = 0.000 ; free physical = 14473 ; free virtual = 83850
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_3/fir_3_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_3/fir_3_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_3/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_3/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_3_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_3_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3692.770 ; gain = 0.000 ; free physical = 14349 ; free virtual = 83727
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3692.770 ; gain = 0.000 ; free physical = 14348 ; free virtual = 83726
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14476 ; free virtual = 83853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu49dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14476 ; free virtual = 83853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_3_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14476 ; free virtual = 83853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14471 ; free virtual = 83850
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_buff_sclr' (delay__parameterized1) to 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_sym_buff_sclr'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14454 ; free virtual = 83836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3889.277 ; gain = 744.602 ; free physical = 13952 ; free virtual = 83334
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3908.293 ; gain = 763.617 ; free physical = 13940 ; free virtual = 83322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.316 ; gain = 774.641 ; free physical = 13940 ; free virtual = 83322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13942 ; free virtual = 83324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13942 ; free virtual = 83324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13942 ; free virtual = 83324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13942 ; free virtual = 83324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13942 ; free virtual = 83324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13942 ; free virtual = 83324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calc_42                 | (C'+(A'*B')')'      | 30     | 18     | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_41                 | (PCIN+(A'*B')')'    | 30     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_40                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_39                 | (PCIN+(A'*B')')'    | 30     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_38                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_37                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_36                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0_35 | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
|calc_29                 | (C'+(A'*B')')'      | 30     | 18     | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_28                 | (PCIN+(A'*B')')'    | 30     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_27                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_26                 | (PCIN+(A'*B')')'    | 30     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_25                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_24                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc                    | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0    | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |DSP_ALU         |    16|
|3     |DSP_A_B_DATA    |    16|
|4     |DSP_C_DATA      |    16|
|5     |DSP_MULTIPLIER  |    16|
|6     |DSP_M_DATA      |    16|
|7     |DSP_OUTPUT      |    16|
|8     |DSP_PREADD      |    16|
|9     |DSP_PREADD_DATA |    16|
|11    |LUT2            |     1|
|12    |LUT3            |     1|
|13    |LUT4            |     4|
|14    |LUT5            |     1|
|15    |LUT6            |     3|
|16    |SRL16E          |   225|
|17    |FDRE            |   338|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13942 ; free virtual = 83324
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 152 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3925.254 ; gain = 597.953 ; free physical = 13979 ; free virtual = 83361
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.262 ; gain = 780.578 ; free physical = 13979 ; free virtual = 83361
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3925.262 ; gain = 0.000 ; free physical = 14080 ; free virtual = 83462
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4006.895 ; gain = 0.000 ; free physical = 13990 ; free virtual = 83372
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Synth Design complete, checksum: 338dbd63
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 4006.895 ; gain = 901.004 ; free physical = 14146 ; free virtual = 83528
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_3_synth_1/fir_3.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fir_3, cache-ID = 446e3a0567618083
INFO: [Coretcl 2-1174] Renamed 64 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_3_synth_1/fir_3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_3_utilization_synth.rpt -pb fir_3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  6 09:28:04 2024...
[Tue Feb  6 09:28:18 2024] fir_3_synth_1 finished
[Tue Feb  6 09:28:18 2024] Waiting for fir_1_synth_1 to finish...
[Tue Feb  6 09:28:23 2024] Waiting for fir_1_synth_1 to finish...
[Tue Feb  6 09:28:28 2024] Waiting for fir_1_synth_1 to finish...
[Tue Feb  6 09:28:33 2024] Waiting for fir_1_synth_1 to finish...
[Tue Feb  6 09:28:43 2024] Waiting for fir_1_synth_1 to finish...
[Tue Feb  6 09:28:53 2024] Waiting for fir_1_synth_1 to finish...
[Tue Feb  6 09:29:03 2024] Waiting for fir_1_synth_1 to finish...
[Tue Feb  6 09:29:13 2024] Waiting for fir_1_synth_1 to finish...

*** Running vivado
    with args -log fir_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir_1.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source fir_1.tcl -notrace
Command: synth_design -top fir_1 -part xczu49dr-ffvf1760-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Device 21-403] Loading part xczu49dr-ffvf1760-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2653211
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3383.363 ; gain = 238.688 ; free physical = 13415 ; free virtual = 82797
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_1' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_1/synth/fir_1.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: fir_1 - type: string 
	Parameter C_COEF_FILE bound to: fir_1.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 7 - type: integer 
	Parameter C_FILTER_TYPE bound to: 5 - type: integer 
	Parameter C_INTERP_RATE bound to: 1 - type: integer 
	Parameter C_DECIM_RATE bound to: 1 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 2 - type: integer 
	Parameter C_SYMMETRY bound to: 0 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 7 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 7 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0,0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 7 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 1 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 1 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 0 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 2 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 13 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_18' declared at '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_1/hdl/fir_compiler_v7_2_vh_rfs.vhd:67113' bound to instance 'U0' of component 'fir_compiler_v7_2_18' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_1/synth/fir_1.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'fir_1' (0#1) [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_1/synth/fir_1.vhd:70]
WARNING: [Synth 8-5858] RAM p_casc_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_casc_reg 
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_path_out_reg 
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADDSUB in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADD_BYPASS in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CED in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][61] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][60] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][59] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][58] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][47] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][46] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][45] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][44] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][43] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][42] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][41] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][40] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][39] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][38] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][37] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][36] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][35] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][34] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][33] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][32] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][31] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][30] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][29] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][28] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][27] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][26] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][25] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][24] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][23] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][22] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][21] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][20] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][19] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][18] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][17] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][16] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][15] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][14] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][13] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][12] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][11] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][10] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][9] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][8] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][7] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][6] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][5] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][4] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][3] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][2] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][1] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][0] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][61] in module rounder is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3491.332 ; gain = 346.656 ; free physical = 14455 ; free virtual = 83837
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3510.145 ; gain = 365.469 ; free physical = 14455 ; free virtual = 83838
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3510.145 ; gain = 365.469 ; free physical = 14455 ; free virtual = 83838
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3522.051 ; gain = 0.000 ; free physical = 14454 ; free virtual = 83836
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_1/fir_1_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_1/fir_1_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_1/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_1/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3692.770 ; gain = 0.000 ; free physical = 14332 ; free virtual = 83715
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3692.770 ; gain = 0.000 ; free physical = 14331 ; free virtual = 83714
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14438 ; free virtual = 83820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu49dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14438 ; free virtual = 83821
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14438 ; free virtual = 83821
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14431 ; free virtual = 83814
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_buff_sclr' (delay__parameterized1) to 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_sym_buff_sclr'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14417 ; free virtual = 83804
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3889.309 ; gain = 744.633 ; free physical = 13906 ; free virtual = 83293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3908.324 ; gain = 763.648 ; free physical = 13892 ; free virtual = 83279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.348 ; gain = 774.672 ; free physical = 13892 ; free virtual = 83279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.285 ; gain = 780.609 ; free physical = 13892 ; free virtual = 83279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.285 ; gain = 780.609 ; free physical = 13892 ; free virtual = 83279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.285 ; gain = 780.609 ; free physical = 13891 ; free virtual = 83278
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.285 ; gain = 780.609 ; free physical = 13891 ; free virtual = 83278
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.285 ; gain = 780.609 ; free physical = 13891 ; free virtual = 83278
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.285 ; gain = 780.609 ; free physical = 13891 ; free virtual = 83278
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calc_42                 | (C'+(A'*B')')'      | 30     | 18     | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_41                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_40                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_39                 | (PCIN+(A'*B')')'    | 30     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_38                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_37                 | (PCIN+(A'*B')')'    | 30     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_36                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0_35 | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
|calc_29                 | (C'+(A'*B')')'      | 30     | 18     | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_28                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_27                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_26                 | (PCIN+(A'*B')')'    | 30     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_25                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_24                 | (PCIN+(A'*B')')'    | 30     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc                    | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0    | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |DSP_ALU         |    16|
|3     |DSP_A_B_DATA    |    16|
|4     |DSP_C_DATA      |    16|
|5     |DSP_MULTIPLIER  |    16|
|6     |DSP_M_DATA      |    16|
|7     |DSP_OUTPUT      |    16|
|8     |DSP_PREADD      |    16|
|9     |DSP_PREADD_DATA |    16|
|11    |LUT2            |     1|
|12    |LUT3            |     1|
|13    |LUT4            |     4|
|14    |LUT5            |     1|
|15    |LUT6            |     3|
|16    |SRL16E          |   225|
|17    |FDRE            |   338|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.285 ; gain = 780.609 ; free physical = 13891 ; free virtual = 83278
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 152 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3925.285 ; gain = 597.984 ; free physical = 13933 ; free virtual = 83320
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.293 ; gain = 780.609 ; free physical = 13933 ; free virtual = 83320
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3925.293 ; gain = 0.000 ; free physical = 14041 ; free virtual = 83428
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4006.926 ; gain = 0.000 ; free physical = 13952 ; free virtual = 83339
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Synth Design complete, checksum: 14a00181
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 4006.926 ; gain = 901.035 ; free physical = 14108 ; free virtual = 83495
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_1_synth_1/fir_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fir_1, cache-ID = 25cbe61ab0129639
INFO: [Coretcl 2-1174] Renamed 64 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_1_synth_1/fir_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_1_utilization_synth.rpt -pb fir_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  6 09:28:59 2024...
[Tue Feb  6 09:29:13 2024] fir_1_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:55 . Memory (MB): peak = 8270.438 ; gain = 0.000 ; free physical = 16422 ; free virtual = 85808
wait_on_run dds_0_synth_1
wait_on_run fir_7_synth_1
wait_on_run fir_5_synth_1
wait_on_run fir_3_synth_1
wait_on_run fir_1_synth_1
wait_on_run fir_6_synth_1

[Tue Feb  6 09:29:13 2024] Waiting for dds_0_synth_1 to finish...

*** Running vivado
    with args -log dds_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dds_0.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source dds_0.tcl -notrace
Command: synth_design -top dds_0 -part xczu49dr-ffvf1760-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Device 21-403] Loading part xczu49dr-ffvf1760-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2650837
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3383.367 ; gain = 239.656 ; free physical = 13386 ; free virtual = 82831
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'dds_0' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:69]
WARNING: [Synth 8-5640] Port 'debug_axi_pinc_in' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_axi_poff_in' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_axi_resync_in' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_axi_chan_in' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_core_nd' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_phase' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_phase_nd' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_MODE_OF_OPERATION bound to: 0 - type: integer 
	Parameter C_MODULUS bound to: 9 - type: integer 
	Parameter C_ACCUMULATOR_WIDTH bound to: 32 - type: integer 
	Parameter C_CHANNELS bound to: 1 - type: integer 
	Parameter C_HAS_PHASE_OUT bound to: 0 - type: integer 
	Parameter C_HAS_PHASEGEN bound to: 1 - type: integer 
	Parameter C_HAS_SINCOS bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_NEGATIVE_COSINE bound to: 0 - type: integer 
	Parameter C_NEGATIVE_SINE bound to: 1 - type: integer 
	Parameter C_NOISE_SHAPING bound to: 1 - type: integer 
	Parameter C_OUTPUTS_REQUIRED bound to: 2 - type: integer 
	Parameter C_OUTPUT_FORM bound to: 0 - type: integer 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_PHASE_ANGLE_WIDTH bound to: 14 - type: integer 
	Parameter C_PHASE_INCREMENT bound to: 3 - type: integer 
	Parameter C_PHASE_INCREMENT_VALUE bound to: 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0 - type: string 
	Parameter C_RESYNC bound to: 0 - type: integer 
	Parameter C_PHASE_OFFSET bound to: 0 - type: integer 
	Parameter C_PHASE_OFFSET_VALUE bound to: 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0 - type: string 
	Parameter C_OPTIMISE_GOAL bound to: 0 - type: integer 
	Parameter C_USE_DSP48 bound to: 0 - type: integer 
	Parameter C_POR_MODE bound to: 0 - type: integer 
	Parameter C_AMPLITUDE bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_HAS_S_PHASE bound to: 1 - type: integer 
	Parameter C_S_PHASE_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_PHASE_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_PHASE_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_S_CONFIG bound to: 0 - type: integer 
	Parameter C_S_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_S_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_M_DATA bound to: 1 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_M_PHASE bound to: 0 - type: integer 
	Parameter C_M_PHASE_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_M_PHASE_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_PHASE_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_CHAN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dds_compiler_v6_0_22' declared at '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/hdl/dds_compiler_v6_0_vh_rfs.vhd:47308' bound to instance 'U0' of component 'dds_compiler_v6_0_22' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:174]
INFO: [Synth 8-256] done synthesizing module 'dds_0' (0#1) [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:69]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module sin_cos is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module dither_wrap is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port chan_addr[0] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port chan_addr_del2[0] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port chan_addr_del3[0] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[3] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[2] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[1] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[0] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port phase_inc_we in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port phase_adj_we in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[31] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[30] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[29] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[28] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[27] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[26] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[25] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[24] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[23] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[22] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[21] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[20] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[19] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[18] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[17] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[16] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[15] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[14] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[13] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[12] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[11] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[10] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[9] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[8] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[7] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[6] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[5] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[4] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[3] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[2] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[1] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[0] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[31] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[30] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[29] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[28] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[27] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[26] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[25] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[24] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[23] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[22] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[21] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[20] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[19] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[18] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[17] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[16] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[15] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[14] in module accum is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3461.336 ; gain = 317.625 ; free physical = 14427 ; free virtual = 83875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3481.148 ; gain = 337.438 ; free physical = 14429 ; free virtual = 83877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3481.148 ; gain = 337.438 ; free physical = 14429 ; free virtual = 83877
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3481.148 ; gain = 0.000 ; free physical = 14422 ; free virtual = 83870
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/dds_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/dds_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/dds_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/dds_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3654.805 ; gain = 0.000 ; free physical = 14245 ; free virtual = 83697
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3654.805 ; gain = 0.000 ; free physical = 14244 ; free virtual = 83696
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3654.805 ; gain = 511.094 ; free physical = 14396 ; free virtual = 83848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu49dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3654.805 ; gain = 511.094 ; free physical = 14396 ; free virtual = 83848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/dds_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3654.805 ; gain = 511.094 ; free physical = 14396 ; free virtual = 83848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3654.805 ; gain = 511.094 ; free physical = 14388 ; free virtual = 83843
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3654.805 ; gain = 511.094 ; free physical = 14375 ; free virtual = 83835
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3889.156 ; gain = 745.445 ; free physical = 13868 ; free virtual = 83331
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3899.172 ; gain = 755.461 ; free physical = 13859 ; free virtual = 83322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3915.188 ; gain = 771.477 ; free physical = 13858 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    13|
|2     |LUT1     |     5|
|3     |LUT2     |    77|
|4     |LUT3     |    16|
|5     |LUT4     |    32|
|6     |RAMB36E2 |     2|
|8     |SRL16E   |     1|
|9     |FDRE     |   164|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 3919.156 ; gain = 601.789 ; free physical = 13899 ; free virtual = 83362
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.164 ; gain = 775.445 ; free physical = 13899 ; free virtual = 83362
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3933.094 ; gain = 0.000 ; free physical = 14007 ; free virtual = 83470
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3992.859 ; gain = 0.000 ; free physical = 13924 ; free virtual = 83387
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 787dc320
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 108 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 3992.859 ; gain = 886.965 ; free physical = 14073 ; free virtual = 83536
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/dds_0_synth_1/dds_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP dds_0, cache-ID = 5da7a6972b6cb84f
INFO: [Coretcl 2-1174] Renamed 18 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/dds_0_synth_1/dds_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dds_0_utilization_synth.rpt -pb dds_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  6 09:25:19 2024...
[Tue Feb  6 09:29:13 2024] dds_0_synth_1 finished
[Tue Feb  6 09:29:13 2024] Waiting for fir_7_synth_1 to finish...

*** Running vivado
    with args -log fir_7.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir_7.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source fir_7.tcl -notrace
Command: synth_design -top fir_7 -part xczu49dr-ffvf1760-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Device 21-403] Loading part xczu49dr-ffvf1760-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2651858
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3383.363 ; gain = 238.688 ; free physical = 13461 ; free virtual = 82827
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_7' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/synth/fir_7.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: fir_7 - type: string 
	Parameter C_COEF_FILE bound to: fir_7.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 7 - type: integer 
	Parameter C_FILTER_TYPE bound to: 5 - type: integer 
	Parameter C_INTERP_RATE bound to: 1 - type: integer 
	Parameter C_DECIM_RATE bound to: 1 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 2 - type: integer 
	Parameter C_SYMMETRY bound to: 0 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 7 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 7 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0,0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 7 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 1 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 1 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 0 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 2 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 13 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_18' declared at '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/hdl/fir_compiler_v7_2_vh_rfs.vhd:67113' bound to instance 'U0' of component 'fir_compiler_v7_2_18' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/synth/fir_7.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'fir_7' (0#1) [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/synth/fir_7.vhd:70]
WARNING: [Synth 8-5858] RAM p_casc_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_casc_reg 
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_path_out_reg 
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADDSUB in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADD_BYPASS in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CED in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][61] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][60] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][59] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][58] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][47] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][46] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][45] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][44] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][43] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][42] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][41] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][40] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][39] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][38] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][37] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][36] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][35] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][34] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][33] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][32] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][31] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][30] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][29] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][28] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][27] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][26] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][25] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][24] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][23] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][22] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][21] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][20] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][19] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][18] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][17] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][16] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][15] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][14] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][13] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][12] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][11] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][10] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][9] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][8] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][7] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][6] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][5] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][4] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][3] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][2] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][1] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][0] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][61] in module rounder is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3491.301 ; gain = 346.625 ; free physical = 14500 ; free virtual = 83867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3509.113 ; gain = 364.438 ; free physical = 14500 ; free virtual = 83867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3509.113 ; gain = 364.438 ; free physical = 14500 ; free virtual = 83867
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3520.020 ; gain = 0.000 ; free physical = 14494 ; free virtual = 83860
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/fir_7_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/fir_7_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_7_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_7_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3691.738 ; gain = 0.000 ; free physical = 14379 ; free virtual = 83745
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3691.738 ; gain = 0.000 ; free physical = 14377 ; free virtual = 83744
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3691.738 ; gain = 547.062 ; free physical = 14490 ; free virtual = 83857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu49dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3691.738 ; gain = 547.062 ; free physical = 14488 ; free virtual = 83855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_7_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3691.738 ; gain = 547.062 ; free physical = 14490 ; free virtual = 83857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3691.738 ; gain = 547.062 ; free physical = 14485 ; free virtual = 83853
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_buff_sclr' (delay__parameterized1) to 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_sym_buff_sclr'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3691.738 ; gain = 547.062 ; free physical = 14472 ; free virtual = 83844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3889.246 ; gain = 744.570 ; free physical = 13966 ; free virtual = 83338
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3908.262 ; gain = 763.586 ; free physical = 13954 ; free virtual = 83326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.285 ; gain = 774.609 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.223 ; gain = 780.547 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.223 ; gain = 780.547 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.223 ; gain = 780.547 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.223 ; gain = 780.547 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.223 ; gain = 780.547 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.223 ; gain = 780.547 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calc_42                 | (C'+(A'*B')')'      | 30     | 5      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_41                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_40                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_39                 | (PCIN+(A'*B')')'    | 30     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_38                 | (PCIN+(A'*B')')'    | 30     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_37                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_36                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0_35 | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
|calc_29                 | (C'+(A'*B')')'      | 30     | 5      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_28                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_27                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_26                 | (PCIN+(A'*B')')'    | 30     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_25                 | (PCIN+(A'*B')')'    | 30     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_24                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc                    | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0    | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |DSP_ALU         |    16|
|3     |DSP_A_B_DATA    |    16|
|4     |DSP_C_DATA      |    16|
|5     |DSP_MULTIPLIER  |    16|
|6     |DSP_M_DATA      |    16|
|7     |DSP_OUTPUT      |    16|
|8     |DSP_PREADD      |    16|
|9     |DSP_PREADD_DATA |    16|
|11    |LUT2            |     1|
|12    |LUT3            |     1|
|13    |LUT4            |     4|
|14    |LUT5            |     1|
|15    |LUT6            |     3|
|16    |SRL16E          |   225|
|17    |FDRE            |   338|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.223 ; gain = 780.547 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 152 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3925.223 ; gain = 597.922 ; free physical = 13990 ; free virtual = 83362
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.230 ; gain = 780.547 ; free physical = 13990 ; free virtual = 83362
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3925.230 ; gain = 0.000 ; free physical = 14095 ; free virtual = 83467
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4006.863 ; gain = 0.000 ; free physical = 14006 ; free virtual = 83378
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Synth Design complete, checksum: b0291819
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 4006.863 ; gain = 900.973 ; free physical = 14163 ; free virtual = 83535
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_7_synth_1/fir_7.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fir_7, cache-ID = 1aaa23a2ae6f48bf
INFO: [Coretcl 2-1174] Renamed 64 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_7_synth_1/fir_7.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_7_utilization_synth.rpt -pb fir_7_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  6 09:26:14 2024...
[Tue Feb  6 09:29:13 2024] fir_7_synth_1 finished
[Tue Feb  6 09:29:13 2024] Waiting for fir_5_synth_1 to finish...

*** Running vivado
    with args -log fir_5.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir_5.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source fir_5.tcl -notrace
Command: synth_design -top fir_5 -part xczu49dr-ffvf1760-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Device 21-403] Loading part xczu49dr-ffvf1760-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2652186
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3383.363 ; gain = 238.688 ; free physical = 13458 ; free virtual = 82829
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_5' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_5/synth/fir_5.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: fir_5 - type: string 
	Parameter C_COEF_FILE bound to: fir_5.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 7 - type: integer 
	Parameter C_FILTER_TYPE bound to: 5 - type: integer 
	Parameter C_INTERP_RATE bound to: 1 - type: integer 
	Parameter C_DECIM_RATE bound to: 1 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 2 - type: integer 
	Parameter C_SYMMETRY bound to: 0 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 7 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 7 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0,0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 7 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 1 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 1 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 0 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 2 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 13 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_18' declared at '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:67113' bound to instance 'U0' of component 'fir_compiler_v7_2_18' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_5/synth/fir_5.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'fir_5' (0#1) [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_5/synth/fir_5.vhd:70]
WARNING: [Synth 8-5858] RAM p_casc_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_casc_reg 
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_path_out_reg 
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADDSUB in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADD_BYPASS in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CED in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][61] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][60] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][59] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][58] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][47] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][46] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][45] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][44] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][43] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][42] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][41] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][40] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][39] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][38] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][37] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][36] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][35] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][34] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][33] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][32] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][31] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][30] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][29] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][28] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][27] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][26] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][25] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][24] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][23] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][22] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][21] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][20] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][19] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][18] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][17] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][16] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][15] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][14] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][13] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][12] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][11] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][10] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][9] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][8] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][7] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][6] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][5] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][4] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][3] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][2] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][1] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][0] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][61] in module rounder is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3491.332 ; gain = 346.656 ; free physical = 14497 ; free virtual = 83869
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3510.145 ; gain = 365.469 ; free physical = 14497 ; free virtual = 83869
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3510.145 ; gain = 365.469 ; free physical = 14497 ; free virtual = 83869
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3522.051 ; gain = 0.000 ; free physical = 14490 ; free virtual = 83863
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_5/fir_5_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_5/fir_5_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_5/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_5/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_5_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_5_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3692.770 ; gain = 0.000 ; free physical = 14359 ; free virtual = 83731
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3692.770 ; gain = 0.000 ; free physical = 14358 ; free virtual = 83730
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14479 ; free virtual = 83851
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu49dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14479 ; free virtual = 83851
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_5_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14479 ; free virtual = 83851
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14475 ; free virtual = 83849
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_buff_sclr' (delay__parameterized1) to 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_sym_buff_sclr'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14462 ; free virtual = 83839
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3889.277 ; gain = 744.602 ; free physical = 13953 ; free virtual = 83330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3908.293 ; gain = 763.617 ; free physical = 13942 ; free virtual = 83319
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.316 ; gain = 774.641 ; free physical = 13941 ; free virtual = 83318
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13939 ; free virtual = 83316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13939 ; free virtual = 83316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13939 ; free virtual = 83316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13939 ; free virtual = 83316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13939 ; free virtual = 83316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13939 ; free virtual = 83316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calc_42                 | (C'+(A'*B')')'      | 30     | 3      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_41                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_40                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_39                 | (PCIN+(A'*B')')'    | 30     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_38                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_37                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_36                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0_35 | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
|calc_29                 | (C'+(A'*B')')'      | 30     | 3      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_28                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_27                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_26                 | (PCIN+(A'*B')')'    | 30     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_25                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_24                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc                    | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0    | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |DSP_ALU         |    16|
|3     |DSP_A_B_DATA    |    16|
|4     |DSP_C_DATA      |    16|
|5     |DSP_MULTIPLIER  |    16|
|6     |DSP_M_DATA      |    16|
|7     |DSP_OUTPUT      |    16|
|8     |DSP_PREADD      |    16|
|9     |DSP_PREADD_DATA |    16|
|11    |LUT2            |     1|
|12    |LUT3            |     1|
|13    |LUT4            |     4|
|14    |LUT5            |     1|
|15    |LUT6            |     3|
|16    |SRL16E          |   225|
|17    |FDRE            |   338|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13939 ; free virtual = 83316
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 152 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3925.254 ; gain = 597.953 ; free physical = 13978 ; free virtual = 83355
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.262 ; gain = 780.578 ; free physical = 13978 ; free virtual = 83355
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3925.262 ; gain = 0.000 ; free physical = 14081 ; free virtual = 83458
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4006.895 ; gain = 0.000 ; free physical = 13993 ; free virtual = 83369
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Synth Design complete, checksum: 9320b9ae
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 4006.895 ; gain = 901.004 ; free physical = 14151 ; free virtual = 83527
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_5_synth_1/fir_5.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fir_5, cache-ID = 025adf68a5becbad
INFO: [Coretcl 2-1174] Renamed 64 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_5_synth_1/fir_5.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_5_utilization_synth.rpt -pb fir_5_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  6 09:27:09 2024...
[Tue Feb  6 09:29:13 2024] fir_5_synth_1 finished
[Tue Feb  6 09:29:13 2024] Waiting for fir_3_synth_1 to finish...

*** Running vivado
    with args -log fir_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir_3.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source fir_3.tcl -notrace
Command: synth_design -top fir_3 -part xczu49dr-ffvf1760-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Device 21-403] Loading part xczu49dr-ffvf1760-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2652600
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3383.363 ; gain = 238.688 ; free physical = 13432 ; free virtual = 82808
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_3' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_3/synth/fir_3.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: fir_3 - type: string 
	Parameter C_COEF_FILE bound to: fir_3.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 7 - type: integer 
	Parameter C_FILTER_TYPE bound to: 5 - type: integer 
	Parameter C_INTERP_RATE bound to: 1 - type: integer 
	Parameter C_DECIM_RATE bound to: 1 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 2 - type: integer 
	Parameter C_SYMMETRY bound to: 0 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 7 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 7 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0,0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 7 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 1 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 1 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 0 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 2 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 13 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_18' declared at '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_3/hdl/fir_compiler_v7_2_vh_rfs.vhd:67113' bound to instance 'U0' of component 'fir_compiler_v7_2_18' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_3/synth/fir_3.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'fir_3' (0#1) [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_3/synth/fir_3.vhd:70]
WARNING: [Synth 8-5858] RAM p_casc_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_casc_reg 
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_path_out_reg 
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADDSUB in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADD_BYPASS in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CED in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][61] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][60] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][59] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][58] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][47] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][46] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][45] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][44] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][43] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][42] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][41] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][40] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][39] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][38] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][37] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][36] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][35] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][34] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][33] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][32] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][31] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][30] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][29] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][28] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][27] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][26] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][25] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][24] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][23] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][22] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][21] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][20] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][19] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][18] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][17] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][16] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][15] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][14] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][13] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][12] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][11] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][10] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][9] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][8] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][7] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][6] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][5] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][4] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][3] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][2] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][1] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][0] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][61] in module rounder is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3491.332 ; gain = 346.656 ; free physical = 14479 ; free virtual = 83857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3510.145 ; gain = 365.469 ; free physical = 14480 ; free virtual = 83857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3510.145 ; gain = 365.469 ; free physical = 14480 ; free virtual = 83857
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3522.051 ; gain = 0.000 ; free physical = 14473 ; free virtual = 83850
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_3/fir_3_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_3/fir_3_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_3/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_3/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_3_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_3_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3692.770 ; gain = 0.000 ; free physical = 14349 ; free virtual = 83727
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3692.770 ; gain = 0.000 ; free physical = 14348 ; free virtual = 83726
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14476 ; free virtual = 83853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu49dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14476 ; free virtual = 83853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_3_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14476 ; free virtual = 83853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14471 ; free virtual = 83850
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_buff_sclr' (delay__parameterized1) to 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_sym_buff_sclr'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14454 ; free virtual = 83836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3889.277 ; gain = 744.602 ; free physical = 13952 ; free virtual = 83334
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3908.293 ; gain = 763.617 ; free physical = 13940 ; free virtual = 83322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.316 ; gain = 774.641 ; free physical = 13940 ; free virtual = 83322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13942 ; free virtual = 83324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13942 ; free virtual = 83324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13942 ; free virtual = 83324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13942 ; free virtual = 83324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13942 ; free virtual = 83324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13942 ; free virtual = 83324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calc_42                 | (C'+(A'*B')')'      | 30     | 18     | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_41                 | (PCIN+(A'*B')')'    | 30     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_40                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_39                 | (PCIN+(A'*B')')'    | 30     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_38                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_37                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_36                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0_35 | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
|calc_29                 | (C'+(A'*B')')'      | 30     | 18     | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_28                 | (PCIN+(A'*B')')'    | 30     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_27                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_26                 | (PCIN+(A'*B')')'    | 30     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_25                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_24                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc                    | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0    | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |DSP_ALU         |    16|
|3     |DSP_A_B_DATA    |    16|
|4     |DSP_C_DATA      |    16|
|5     |DSP_MULTIPLIER  |    16|
|6     |DSP_M_DATA      |    16|
|7     |DSP_OUTPUT      |    16|
|8     |DSP_PREADD      |    16|
|9     |DSP_PREADD_DATA |    16|
|11    |LUT2            |     1|
|12    |LUT3            |     1|
|13    |LUT4            |     4|
|14    |LUT5            |     1|
|15    |LUT6            |     3|
|16    |SRL16E          |   225|
|17    |FDRE            |   338|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13942 ; free virtual = 83324
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 152 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3925.254 ; gain = 597.953 ; free physical = 13979 ; free virtual = 83361
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.262 ; gain = 780.578 ; free physical = 13979 ; free virtual = 83361
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3925.262 ; gain = 0.000 ; free physical = 14080 ; free virtual = 83462
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4006.895 ; gain = 0.000 ; free physical = 13990 ; free virtual = 83372
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Synth Design complete, checksum: 338dbd63
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 4006.895 ; gain = 901.004 ; free physical = 14146 ; free virtual = 83528
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_3_synth_1/fir_3.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fir_3, cache-ID = 446e3a0567618083
INFO: [Coretcl 2-1174] Renamed 64 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_3_synth_1/fir_3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_3_utilization_synth.rpt -pb fir_3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  6 09:28:04 2024...
[Tue Feb  6 09:29:13 2024] fir_3_synth_1 finished
[Tue Feb  6 09:29:13 2024] Waiting for fir_1_synth_1 to finish...

*** Running vivado
    with args -log fir_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir_1.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source fir_1.tcl -notrace
Command: synth_design -top fir_1 -part xczu49dr-ffvf1760-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Device 21-403] Loading part xczu49dr-ffvf1760-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2653211
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3383.363 ; gain = 238.688 ; free physical = 13415 ; free virtual = 82797
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_1' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_1/synth/fir_1.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: fir_1 - type: string 
	Parameter C_COEF_FILE bound to: fir_1.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 7 - type: integer 
	Parameter C_FILTER_TYPE bound to: 5 - type: integer 
	Parameter C_INTERP_RATE bound to: 1 - type: integer 
	Parameter C_DECIM_RATE bound to: 1 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 2 - type: integer 
	Parameter C_SYMMETRY bound to: 0 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 7 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 7 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0,0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 7 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 1 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 1 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 0 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 2 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 13 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_18' declared at '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_1/hdl/fir_compiler_v7_2_vh_rfs.vhd:67113' bound to instance 'U0' of component 'fir_compiler_v7_2_18' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_1/synth/fir_1.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'fir_1' (0#1) [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_1/synth/fir_1.vhd:70]
WARNING: [Synth 8-5858] RAM p_casc_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_casc_reg 
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_path_out_reg 
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADDSUB in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADD_BYPASS in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CED in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][61] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][60] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][59] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][58] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][47] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][46] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][45] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][44] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][43] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][42] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][41] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][40] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][39] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][38] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][37] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][36] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][35] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][34] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][33] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][32] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][31] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][30] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][29] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][28] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][27] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][26] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][25] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][24] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][23] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][22] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][21] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][20] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][19] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][18] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][17] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][16] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][15] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][14] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][13] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][12] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][11] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][10] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][9] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][8] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][7] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][6] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][5] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][4] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][3] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][2] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][1] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][0] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][61] in module rounder is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3491.332 ; gain = 346.656 ; free physical = 14455 ; free virtual = 83837
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3510.145 ; gain = 365.469 ; free physical = 14455 ; free virtual = 83838
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3510.145 ; gain = 365.469 ; free physical = 14455 ; free virtual = 83838
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3522.051 ; gain = 0.000 ; free physical = 14454 ; free virtual = 83836
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_1/fir_1_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_1/fir_1_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_1/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_1/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3692.770 ; gain = 0.000 ; free physical = 14332 ; free virtual = 83715
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3692.770 ; gain = 0.000 ; free physical = 14331 ; free virtual = 83714
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14438 ; free virtual = 83820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu49dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14438 ; free virtual = 83821
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14438 ; free virtual = 83821
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14431 ; free virtual = 83814
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_buff_sclr' (delay__parameterized1) to 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_sym_buff_sclr'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14417 ; free virtual = 83804
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3889.309 ; gain = 744.633 ; free physical = 13906 ; free virtual = 83293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3908.324 ; gain = 763.648 ; free physical = 13892 ; free virtual = 83279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.348 ; gain = 774.672 ; free physical = 13892 ; free virtual = 83279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.285 ; gain = 780.609 ; free physical = 13892 ; free virtual = 83279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.285 ; gain = 780.609 ; free physical = 13892 ; free virtual = 83279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.285 ; gain = 780.609 ; free physical = 13891 ; free virtual = 83278
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.285 ; gain = 780.609 ; free physical = 13891 ; free virtual = 83278
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.285 ; gain = 780.609 ; free physical = 13891 ; free virtual = 83278
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.285 ; gain = 780.609 ; free physical = 13891 ; free virtual = 83278
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calc_42                 | (C'+(A'*B')')'      | 30     | 18     | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_41                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_40                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_39                 | (PCIN+(A'*B')')'    | 30     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_38                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_37                 | (PCIN+(A'*B')')'    | 30     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_36                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0_35 | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
|calc_29                 | (C'+(A'*B')')'      | 30     | 18     | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_28                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_27                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_26                 | (PCIN+(A'*B')')'    | 30     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_25                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_24                 | (PCIN+(A'*B')')'    | 30     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc                    | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0    | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |DSP_ALU         |    16|
|3     |DSP_A_B_DATA    |    16|
|4     |DSP_C_DATA      |    16|
|5     |DSP_MULTIPLIER  |    16|
|6     |DSP_M_DATA      |    16|
|7     |DSP_OUTPUT      |    16|
|8     |DSP_PREADD      |    16|
|9     |DSP_PREADD_DATA |    16|
|11    |LUT2            |     1|
|12    |LUT3            |     1|
|13    |LUT4            |     4|
|14    |LUT5            |     1|
|15    |LUT6            |     3|
|16    |SRL16E          |   225|
|17    |FDRE            |   338|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.285 ; gain = 780.609 ; free physical = 13891 ; free virtual = 83278
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 152 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3925.285 ; gain = 597.984 ; free physical = 13933 ; free virtual = 83320
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.293 ; gain = 780.609 ; free physical = 13933 ; free virtual = 83320
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3925.293 ; gain = 0.000 ; free physical = 14041 ; free virtual = 83428
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4006.926 ; gain = 0.000 ; free physical = 13952 ; free virtual = 83339
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Synth Design complete, checksum: 14a00181
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 4006.926 ; gain = 901.035 ; free physical = 14108 ; free virtual = 83495
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_1_synth_1/fir_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fir_1, cache-ID = 25cbe61ab0129639
INFO: [Coretcl 2-1174] Renamed 64 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_1_synth_1/fir_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_1_utilization_synth.rpt -pb fir_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  6 09:28:59 2024...
[Tue Feb  6 09:29:13 2024] fir_1_synth_1 finished
[Tue Feb  6 09:29:13 2024] Waiting for fir_6_synth_1 to finish...
[Tue Feb  6 09:29:18 2024] Waiting for fir_6_synth_1 to finish...
[Tue Feb  6 09:29:23 2024] Waiting for fir_6_synth_1 to finish...
[Tue Feb  6 09:29:28 2024] Waiting for fir_6_synth_1 to finish...
[Tue Feb  6 09:29:38 2024] Waiting for fir_6_synth_1 to finish...
[Tue Feb  6 09:29:48 2024] Waiting for fir_6_synth_1 to finish...
[Tue Feb  6 09:29:58 2024] Waiting for fir_6_synth_1 to finish...
[Tue Feb  6 09:30:08 2024] Waiting for fir_6_synth_1 to finish...

*** Running vivado
    with args -log fir_6.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir_6.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source fir_6.tcl -notrace
Command: synth_design -top fir_6 -part xczu49dr-ffvf1760-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Device 21-403] Loading part xczu49dr-ffvf1760-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2653573
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3383.367 ; gain = 238.688 ; free physical = 13408 ; free virtual = 82794
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_6' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_6/synth/fir_6.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: fir_6 - type: string 
	Parameter C_COEF_FILE bound to: fir_6.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 7 - type: integer 
	Parameter C_FILTER_TYPE bound to: 5 - type: integer 
	Parameter C_INTERP_RATE bound to: 1 - type: integer 
	Parameter C_DECIM_RATE bound to: 1 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 2 - type: integer 
	Parameter C_SYMMETRY bound to: 0 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 7 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 7 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0,0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 7 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 1 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 1 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 0 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 2 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 13 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_18' declared at '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_6/hdl/fir_compiler_v7_2_vh_rfs.vhd:67113' bound to instance 'U0' of component 'fir_compiler_v7_2_18' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_6/synth/fir_6.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'fir_6' (0#1) [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_6/synth/fir_6.vhd:70]
WARNING: [Synth 8-5858] RAM p_casc_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_casc_reg 
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_path_out_reg 
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADDSUB in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADD_BYPASS in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CED in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][61] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][60] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][59] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][58] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][47] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][46] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][45] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][44] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][43] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][42] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][41] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][40] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][39] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][38] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][37] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][36] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][35] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][34] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][33] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][32] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][31] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][30] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][29] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][28] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][27] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][26] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][25] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][24] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][23] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][22] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][21] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][20] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][19] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][18] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][17] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][16] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][15] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][14] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][13] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][12] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][11] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][10] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][9] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][8] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][7] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][6] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][5] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][4] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][3] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][2] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][1] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][0] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][61] in module rounder is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3491.336 ; gain = 346.656 ; free physical = 14448 ; free virtual = 83836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3510.148 ; gain = 365.469 ; free physical = 14448 ; free virtual = 83836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3510.148 ; gain = 365.469 ; free physical = 14448 ; free virtual = 83836
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3522.055 ; gain = 0.000 ; free physical = 14441 ; free virtual = 83828
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_6/fir_6_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_6/fir_6_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_6/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_6/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_6_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_6_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3693.773 ; gain = 0.000 ; free physical = 14258 ; free virtual = 83646
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3693.773 ; gain = 0.000 ; free physical = 14258 ; free virtual = 83645
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3693.773 ; gain = 549.094 ; free physical = 14431 ; free virtual = 83818
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu49dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3693.773 ; gain = 549.094 ; free physical = 14431 ; free virtual = 83818
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_6_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3693.773 ; gain = 549.094 ; free physical = 14431 ; free virtual = 83818
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3693.773 ; gain = 549.094 ; free physical = 14424 ; free virtual = 83813
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_buff_sclr' (delay__parameterized1) to 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_sym_buff_sclr'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3693.773 ; gain = 549.094 ; free physical = 14411 ; free virtual = 83803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3889.281 ; gain = 744.602 ; free physical = 13901 ; free virtual = 83293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3908.297 ; gain = 763.617 ; free physical = 13892 ; free virtual = 83285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.320 ; gain = 774.641 ; free physical = 13891 ; free virtual = 83283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13891 ; free virtual = 83283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13891 ; free virtual = 83283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13891 ; free virtual = 83283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13891 ; free virtual = 83283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13891 ; free virtual = 83283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13891 ; free virtual = 83283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calc_42                 | (C'+(A'*B')')'      | 30     | 18     | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_41                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_40                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_39                 | (PCIN+(A'*B')')'    | 30     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_38                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_37                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_36                 | (PCIN+(A'*B')')'    | 30     | 3      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0_35 | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
|calc_29                 | (C'+(A'*B')')'      | 30     | 18     | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_28                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_27                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_26                 | (PCIN+(A'*B')')'    | 30     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_25                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_24                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc                    | (PCIN+(A'*B')')'    | 30     | 3      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0    | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |DSP_ALU         |    16|
|3     |DSP_A_B_DATA    |    16|
|4     |DSP_C_DATA      |    16|
|5     |DSP_MULTIPLIER  |    16|
|6     |DSP_M_DATA      |    16|
|7     |DSP_OUTPUT      |    16|
|8     |DSP_PREADD      |    16|
|9     |DSP_PREADD_DATA |    16|
|11    |LUT2            |     1|
|12    |LUT3            |     1|
|13    |LUT4            |     4|
|14    |LUT5            |     1|
|15    |LUT6            |     3|
|16    |SRL16E          |   225|
|17    |FDRE            |   338|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13891 ; free virtual = 83283
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 152 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3925.258 ; gain = 596.953 ; free physical = 13932 ; free virtual = 83324
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.266 ; gain = 780.578 ; free physical = 13932 ; free virtual = 83324
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3925.266 ; gain = 0.000 ; free physical = 14038 ; free virtual = 83430
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4006.898 ; gain = 0.000 ; free physical = 13946 ; free virtual = 83338
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Synth Design complete, checksum: 839a6a2d
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 4006.898 ; gain = 901.004 ; free physical = 14101 ; free virtual = 83493
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_6_synth_1/fir_6.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fir_6, cache-ID = 7b0a19b8fe118c74
INFO: [Coretcl 2-1174] Renamed 64 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_6_synth_1/fir_6.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_6_utilization_synth.rpt -pb fir_6_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  6 09:29:54 2024...
[Tue Feb  6 09:30:08 2024] fir_6_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:55 . Memory (MB): peak = 8270.438 ; gain = 0.000 ; free physical = 16411 ; free virtual = 85802
wait_on_run dds_0_synth_1
wait_on_run fir_7_synth_1
wait_on_run fir_5_synth_1
wait_on_run fir_3_synth_1
wait_on_run fir_1_synth_1
wait_on_run fir_6_synth_1
wait_on_run fir_4_synth_1

[Tue Feb  6 09:30:08 2024] Waiting for dds_0_synth_1 to finish...

*** Running vivado
    with args -log dds_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dds_0.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source dds_0.tcl -notrace
Command: synth_design -top dds_0 -part xczu49dr-ffvf1760-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Device 21-403] Loading part xczu49dr-ffvf1760-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2650837
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3383.367 ; gain = 239.656 ; free physical = 13386 ; free virtual = 82831
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'dds_0' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:69]
WARNING: [Synth 8-5640] Port 'debug_axi_pinc_in' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_axi_poff_in' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_axi_resync_in' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_axi_chan_in' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_core_nd' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_phase' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_phase_nd' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_MODE_OF_OPERATION bound to: 0 - type: integer 
	Parameter C_MODULUS bound to: 9 - type: integer 
	Parameter C_ACCUMULATOR_WIDTH bound to: 32 - type: integer 
	Parameter C_CHANNELS bound to: 1 - type: integer 
	Parameter C_HAS_PHASE_OUT bound to: 0 - type: integer 
	Parameter C_HAS_PHASEGEN bound to: 1 - type: integer 
	Parameter C_HAS_SINCOS bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_NEGATIVE_COSINE bound to: 0 - type: integer 
	Parameter C_NEGATIVE_SINE bound to: 1 - type: integer 
	Parameter C_NOISE_SHAPING bound to: 1 - type: integer 
	Parameter C_OUTPUTS_REQUIRED bound to: 2 - type: integer 
	Parameter C_OUTPUT_FORM bound to: 0 - type: integer 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_PHASE_ANGLE_WIDTH bound to: 14 - type: integer 
	Parameter C_PHASE_INCREMENT bound to: 3 - type: integer 
	Parameter C_PHASE_INCREMENT_VALUE bound to: 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0 - type: string 
	Parameter C_RESYNC bound to: 0 - type: integer 
	Parameter C_PHASE_OFFSET bound to: 0 - type: integer 
	Parameter C_PHASE_OFFSET_VALUE bound to: 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0 - type: string 
	Parameter C_OPTIMISE_GOAL bound to: 0 - type: integer 
	Parameter C_USE_DSP48 bound to: 0 - type: integer 
	Parameter C_POR_MODE bound to: 0 - type: integer 
	Parameter C_AMPLITUDE bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_HAS_S_PHASE bound to: 1 - type: integer 
	Parameter C_S_PHASE_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_PHASE_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_PHASE_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_S_CONFIG bound to: 0 - type: integer 
	Parameter C_S_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_S_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_M_DATA bound to: 1 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_M_PHASE bound to: 0 - type: integer 
	Parameter C_M_PHASE_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_M_PHASE_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_PHASE_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_CHAN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dds_compiler_v6_0_22' declared at '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/hdl/dds_compiler_v6_0_vh_rfs.vhd:47308' bound to instance 'U0' of component 'dds_compiler_v6_0_22' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:174]
INFO: [Synth 8-256] done synthesizing module 'dds_0' (0#1) [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:69]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module sin_cos is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module dither_wrap is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port chan_addr[0] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port chan_addr_del2[0] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port chan_addr_del3[0] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[3] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[2] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[1] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[0] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port phase_inc_we in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port phase_adj_we in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[31] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[30] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[29] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[28] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[27] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[26] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[25] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[24] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[23] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[22] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[21] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[20] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[19] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[18] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[17] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[16] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[15] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[14] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[13] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[12] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[11] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[10] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[9] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[8] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[7] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[6] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[5] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[4] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[3] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[2] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[1] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[0] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[31] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[30] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[29] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[28] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[27] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[26] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[25] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[24] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[23] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[22] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[21] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[20] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[19] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[18] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[17] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[16] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[15] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[14] in module accum is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3461.336 ; gain = 317.625 ; free physical = 14427 ; free virtual = 83875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3481.148 ; gain = 337.438 ; free physical = 14429 ; free virtual = 83877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3481.148 ; gain = 337.438 ; free physical = 14429 ; free virtual = 83877
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3481.148 ; gain = 0.000 ; free physical = 14422 ; free virtual = 83870
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/dds_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/dds_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/dds_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/dds_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3654.805 ; gain = 0.000 ; free physical = 14245 ; free virtual = 83697
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3654.805 ; gain = 0.000 ; free physical = 14244 ; free virtual = 83696
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3654.805 ; gain = 511.094 ; free physical = 14396 ; free virtual = 83848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu49dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3654.805 ; gain = 511.094 ; free physical = 14396 ; free virtual = 83848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/dds_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3654.805 ; gain = 511.094 ; free physical = 14396 ; free virtual = 83848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3654.805 ; gain = 511.094 ; free physical = 14388 ; free virtual = 83843
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3654.805 ; gain = 511.094 ; free physical = 14375 ; free virtual = 83835
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3889.156 ; gain = 745.445 ; free physical = 13868 ; free virtual = 83331
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3899.172 ; gain = 755.461 ; free physical = 13859 ; free virtual = 83322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3915.188 ; gain = 771.477 ; free physical = 13858 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    13|
|2     |LUT1     |     5|
|3     |LUT2     |    77|
|4     |LUT3     |    16|
|5     |LUT4     |    32|
|6     |RAMB36E2 |     2|
|8     |SRL16E   |     1|
|9     |FDRE     |   164|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 3919.156 ; gain = 601.789 ; free physical = 13899 ; free virtual = 83362
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.164 ; gain = 775.445 ; free physical = 13899 ; free virtual = 83362
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3933.094 ; gain = 0.000 ; free physical = 14007 ; free virtual = 83470
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3992.859 ; gain = 0.000 ; free physical = 13924 ; free virtual = 83387
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 787dc320
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 108 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 3992.859 ; gain = 886.965 ; free physical = 14073 ; free virtual = 83536
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/dds_0_synth_1/dds_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP dds_0, cache-ID = 5da7a6972b6cb84f
INFO: [Coretcl 2-1174] Renamed 18 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/dds_0_synth_1/dds_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dds_0_utilization_synth.rpt -pb dds_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  6 09:25:19 2024...
[Tue Feb  6 09:30:08 2024] dds_0_synth_1 finished
[Tue Feb  6 09:30:08 2024] Waiting for fir_7_synth_1 to finish...

*** Running vivado
    with args -log fir_7.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir_7.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source fir_7.tcl -notrace
Command: synth_design -top fir_7 -part xczu49dr-ffvf1760-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Device 21-403] Loading part xczu49dr-ffvf1760-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2651858
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3383.363 ; gain = 238.688 ; free physical = 13461 ; free virtual = 82827
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_7' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/synth/fir_7.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: fir_7 - type: string 
	Parameter C_COEF_FILE bound to: fir_7.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 7 - type: integer 
	Parameter C_FILTER_TYPE bound to: 5 - type: integer 
	Parameter C_INTERP_RATE bound to: 1 - type: integer 
	Parameter C_DECIM_RATE bound to: 1 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 2 - type: integer 
	Parameter C_SYMMETRY bound to: 0 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 7 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 7 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0,0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 7 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 1 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 1 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 0 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 2 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 13 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_18' declared at '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/hdl/fir_compiler_v7_2_vh_rfs.vhd:67113' bound to instance 'U0' of component 'fir_compiler_v7_2_18' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/synth/fir_7.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'fir_7' (0#1) [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/synth/fir_7.vhd:70]
WARNING: [Synth 8-5858] RAM p_casc_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_casc_reg 
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_path_out_reg 
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADDSUB in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADD_BYPASS in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CED in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][61] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][60] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][59] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][58] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][47] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][46] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][45] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][44] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][43] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][42] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][41] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][40] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][39] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][38] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][37] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][36] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][35] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][34] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][33] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][32] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][31] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][30] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][29] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][28] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][27] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][26] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][25] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][24] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][23] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][22] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][21] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][20] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][19] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][18] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][17] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][16] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][15] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][14] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][13] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][12] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][11] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][10] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][9] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][8] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][7] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][6] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][5] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][4] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][3] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][2] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][1] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][0] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][61] in module rounder is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3491.301 ; gain = 346.625 ; free physical = 14500 ; free virtual = 83867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3509.113 ; gain = 364.438 ; free physical = 14500 ; free virtual = 83867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3509.113 ; gain = 364.438 ; free physical = 14500 ; free virtual = 83867
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3520.020 ; gain = 0.000 ; free physical = 14494 ; free virtual = 83860
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/fir_7_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/fir_7_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_7_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_7_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3691.738 ; gain = 0.000 ; free physical = 14379 ; free virtual = 83745
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3691.738 ; gain = 0.000 ; free physical = 14377 ; free virtual = 83744
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3691.738 ; gain = 547.062 ; free physical = 14490 ; free virtual = 83857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu49dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3691.738 ; gain = 547.062 ; free physical = 14488 ; free virtual = 83855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_7_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3691.738 ; gain = 547.062 ; free physical = 14490 ; free virtual = 83857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3691.738 ; gain = 547.062 ; free physical = 14485 ; free virtual = 83853
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_buff_sclr' (delay__parameterized1) to 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_sym_buff_sclr'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3691.738 ; gain = 547.062 ; free physical = 14472 ; free virtual = 83844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3889.246 ; gain = 744.570 ; free physical = 13966 ; free virtual = 83338
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3908.262 ; gain = 763.586 ; free physical = 13954 ; free virtual = 83326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.285 ; gain = 774.609 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.223 ; gain = 780.547 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.223 ; gain = 780.547 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.223 ; gain = 780.547 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.223 ; gain = 780.547 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.223 ; gain = 780.547 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.223 ; gain = 780.547 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calc_42                 | (C'+(A'*B')')'      | 30     | 5      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_41                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_40                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_39                 | (PCIN+(A'*B')')'    | 30     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_38                 | (PCIN+(A'*B')')'    | 30     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_37                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_36                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0_35 | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
|calc_29                 | (C'+(A'*B')')'      | 30     | 5      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_28                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_27                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_26                 | (PCIN+(A'*B')')'    | 30     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_25                 | (PCIN+(A'*B')')'    | 30     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_24                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc                    | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0    | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |DSP_ALU         |    16|
|3     |DSP_A_B_DATA    |    16|
|4     |DSP_C_DATA      |    16|
|5     |DSP_MULTIPLIER  |    16|
|6     |DSP_M_DATA      |    16|
|7     |DSP_OUTPUT      |    16|
|8     |DSP_PREADD      |    16|
|9     |DSP_PREADD_DATA |    16|
|11    |LUT2            |     1|
|12    |LUT3            |     1|
|13    |LUT4            |     4|
|14    |LUT5            |     1|
|15    |LUT6            |     3|
|16    |SRL16E          |   225|
|17    |FDRE            |   338|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.223 ; gain = 780.547 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 152 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3925.223 ; gain = 597.922 ; free physical = 13990 ; free virtual = 83362
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.230 ; gain = 780.547 ; free physical = 13990 ; free virtual = 83362
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3925.230 ; gain = 0.000 ; free physical = 14095 ; free virtual = 83467
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4006.863 ; gain = 0.000 ; free physical = 14006 ; free virtual = 83378
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Synth Design complete, checksum: b0291819
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 4006.863 ; gain = 900.973 ; free physical = 14163 ; free virtual = 83535
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_7_synth_1/fir_7.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fir_7, cache-ID = 1aaa23a2ae6f48bf
INFO: [Coretcl 2-1174] Renamed 64 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_7_synth_1/fir_7.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_7_utilization_synth.rpt -pb fir_7_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  6 09:26:14 2024...
[Tue Feb  6 09:30:08 2024] fir_7_synth_1 finished
[Tue Feb  6 09:30:08 2024] Waiting for fir_5_synth_1 to finish...

*** Running vivado
    with args -log fir_5.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir_5.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source fir_5.tcl -notrace
Command: synth_design -top fir_5 -part xczu49dr-ffvf1760-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Device 21-403] Loading part xczu49dr-ffvf1760-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2652186
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3383.363 ; gain = 238.688 ; free physical = 13458 ; free virtual = 82829
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_5' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_5/synth/fir_5.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: fir_5 - type: string 
	Parameter C_COEF_FILE bound to: fir_5.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 7 - type: integer 
	Parameter C_FILTER_TYPE bound to: 5 - type: integer 
	Parameter C_INTERP_RATE bound to: 1 - type: integer 
	Parameter C_DECIM_RATE bound to: 1 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 2 - type: integer 
	Parameter C_SYMMETRY bound to: 0 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 7 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 7 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0,0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 7 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 1 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 1 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 0 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 2 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 13 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_18' declared at '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:67113' bound to instance 'U0' of component 'fir_compiler_v7_2_18' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_5/synth/fir_5.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'fir_5' (0#1) [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_5/synth/fir_5.vhd:70]
WARNING: [Synth 8-5858] RAM p_casc_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_casc_reg 
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_path_out_reg 
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADDSUB in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADD_BYPASS in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CED in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][61] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][60] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][59] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][58] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][47] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][46] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][45] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][44] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][43] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][42] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][41] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][40] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][39] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][38] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][37] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][36] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][35] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][34] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][33] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][32] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][31] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][30] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][29] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][28] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][27] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][26] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][25] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][24] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][23] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][22] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][21] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][20] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][19] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][18] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][17] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][16] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][15] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][14] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][13] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][12] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][11] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][10] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][9] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][8] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][7] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][6] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][5] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][4] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][3] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][2] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][1] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][0] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][61] in module rounder is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3491.332 ; gain = 346.656 ; free physical = 14497 ; free virtual = 83869
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3510.145 ; gain = 365.469 ; free physical = 14497 ; free virtual = 83869
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3510.145 ; gain = 365.469 ; free physical = 14497 ; free virtual = 83869
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3522.051 ; gain = 0.000 ; free physical = 14490 ; free virtual = 83863
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_5/fir_5_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_5/fir_5_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_5/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_5/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_5_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_5_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3692.770 ; gain = 0.000 ; free physical = 14359 ; free virtual = 83731
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3692.770 ; gain = 0.000 ; free physical = 14358 ; free virtual = 83730
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14479 ; free virtual = 83851
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu49dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14479 ; free virtual = 83851
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_5_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14479 ; free virtual = 83851
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14475 ; free virtual = 83849
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_buff_sclr' (delay__parameterized1) to 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_sym_buff_sclr'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14462 ; free virtual = 83839
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3889.277 ; gain = 744.602 ; free physical = 13953 ; free virtual = 83330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3908.293 ; gain = 763.617 ; free physical = 13942 ; free virtual = 83319
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.316 ; gain = 774.641 ; free physical = 13941 ; free virtual = 83318
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13939 ; free virtual = 83316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13939 ; free virtual = 83316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13939 ; free virtual = 83316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13939 ; free virtual = 83316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13939 ; free virtual = 83316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13939 ; free virtual = 83316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calc_42                 | (C'+(A'*B')')'      | 30     | 3      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_41                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_40                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_39                 | (PCIN+(A'*B')')'    | 30     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_38                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_37                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_36                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0_35 | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
|calc_29                 | (C'+(A'*B')')'      | 30     | 3      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_28                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_27                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_26                 | (PCIN+(A'*B')')'    | 30     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_25                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_24                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc                    | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0    | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |DSP_ALU         |    16|
|3     |DSP_A_B_DATA    |    16|
|4     |DSP_C_DATA      |    16|
|5     |DSP_MULTIPLIER  |    16|
|6     |DSP_M_DATA      |    16|
|7     |DSP_OUTPUT      |    16|
|8     |DSP_PREADD      |    16|
|9     |DSP_PREADD_DATA |    16|
|11    |LUT2            |     1|
|12    |LUT3            |     1|
|13    |LUT4            |     4|
|14    |LUT5            |     1|
|15    |LUT6            |     3|
|16    |SRL16E          |   225|
|17    |FDRE            |   338|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13939 ; free virtual = 83316
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 152 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3925.254 ; gain = 597.953 ; free physical = 13978 ; free virtual = 83355
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.262 ; gain = 780.578 ; free physical = 13978 ; free virtual = 83355
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3925.262 ; gain = 0.000 ; free physical = 14081 ; free virtual = 83458
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4006.895 ; gain = 0.000 ; free physical = 13993 ; free virtual = 83369
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Synth Design complete, checksum: 9320b9ae
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 4006.895 ; gain = 901.004 ; free physical = 14151 ; free virtual = 83527
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_5_synth_1/fir_5.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fir_5, cache-ID = 025adf68a5becbad
INFO: [Coretcl 2-1174] Renamed 64 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_5_synth_1/fir_5.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_5_utilization_synth.rpt -pb fir_5_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  6 09:27:09 2024...
[Tue Feb  6 09:30:08 2024] fir_5_synth_1 finished
[Tue Feb  6 09:30:08 2024] Waiting for fir_3_synth_1 to finish...

*** Running vivado
    with args -log fir_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir_3.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source fir_3.tcl -notrace
Command: synth_design -top fir_3 -part xczu49dr-ffvf1760-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Device 21-403] Loading part xczu49dr-ffvf1760-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2652600
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3383.363 ; gain = 238.688 ; free physical = 13432 ; free virtual = 82808
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_3' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_3/synth/fir_3.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: fir_3 - type: string 
	Parameter C_COEF_FILE bound to: fir_3.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 7 - type: integer 
	Parameter C_FILTER_TYPE bound to: 5 - type: integer 
	Parameter C_INTERP_RATE bound to: 1 - type: integer 
	Parameter C_DECIM_RATE bound to: 1 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 2 - type: integer 
	Parameter C_SYMMETRY bound to: 0 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 7 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 7 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0,0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 7 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 1 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 1 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 0 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 2 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 13 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_18' declared at '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_3/hdl/fir_compiler_v7_2_vh_rfs.vhd:67113' bound to instance 'U0' of component 'fir_compiler_v7_2_18' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_3/synth/fir_3.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'fir_3' (0#1) [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_3/synth/fir_3.vhd:70]
WARNING: [Synth 8-5858] RAM p_casc_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_casc_reg 
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_path_out_reg 
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADDSUB in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADD_BYPASS in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CED in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][61] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][60] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][59] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][58] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][47] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][46] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][45] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][44] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][43] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][42] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][41] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][40] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][39] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][38] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][37] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][36] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][35] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][34] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][33] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][32] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][31] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][30] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][29] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][28] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][27] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][26] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][25] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][24] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][23] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][22] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][21] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][20] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][19] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][18] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][17] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][16] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][15] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][14] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][13] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][12] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][11] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][10] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][9] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][8] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][7] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][6] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][5] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][4] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][3] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][2] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][1] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][0] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][61] in module rounder is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3491.332 ; gain = 346.656 ; free physical = 14479 ; free virtual = 83857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3510.145 ; gain = 365.469 ; free physical = 14480 ; free virtual = 83857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3510.145 ; gain = 365.469 ; free physical = 14480 ; free virtual = 83857
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3522.051 ; gain = 0.000 ; free physical = 14473 ; free virtual = 83850
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_3/fir_3_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_3/fir_3_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_3/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_3/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_3_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_3_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3692.770 ; gain = 0.000 ; free physical = 14349 ; free virtual = 83727
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3692.770 ; gain = 0.000 ; free physical = 14348 ; free virtual = 83726
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14476 ; free virtual = 83853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu49dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14476 ; free virtual = 83853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_3_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14476 ; free virtual = 83853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14471 ; free virtual = 83850
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_buff_sclr' (delay__parameterized1) to 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_sym_buff_sclr'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14454 ; free virtual = 83836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3889.277 ; gain = 744.602 ; free physical = 13952 ; free virtual = 83334
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3908.293 ; gain = 763.617 ; free physical = 13940 ; free virtual = 83322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.316 ; gain = 774.641 ; free physical = 13940 ; free virtual = 83322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13942 ; free virtual = 83324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13942 ; free virtual = 83324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13942 ; free virtual = 83324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13942 ; free virtual = 83324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13942 ; free virtual = 83324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13942 ; free virtual = 83324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calc_42                 | (C'+(A'*B')')'      | 30     | 18     | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_41                 | (PCIN+(A'*B')')'    | 30     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_40                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_39                 | (PCIN+(A'*B')')'    | 30     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_38                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_37                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_36                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0_35 | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
|calc_29                 | (C'+(A'*B')')'      | 30     | 18     | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_28                 | (PCIN+(A'*B')')'    | 30     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_27                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_26                 | (PCIN+(A'*B')')'    | 30     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_25                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_24                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc                    | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0    | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |DSP_ALU         |    16|
|3     |DSP_A_B_DATA    |    16|
|4     |DSP_C_DATA      |    16|
|5     |DSP_MULTIPLIER  |    16|
|6     |DSP_M_DATA      |    16|
|7     |DSP_OUTPUT      |    16|
|8     |DSP_PREADD      |    16|
|9     |DSP_PREADD_DATA |    16|
|11    |LUT2            |     1|
|12    |LUT3            |     1|
|13    |LUT4            |     4|
|14    |LUT5            |     1|
|15    |LUT6            |     3|
|16    |SRL16E          |   225|
|17    |FDRE            |   338|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13942 ; free virtual = 83324
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 152 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3925.254 ; gain = 597.953 ; free physical = 13979 ; free virtual = 83361
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.262 ; gain = 780.578 ; free physical = 13979 ; free virtual = 83361
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3925.262 ; gain = 0.000 ; free physical = 14080 ; free virtual = 83462
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4006.895 ; gain = 0.000 ; free physical = 13990 ; free virtual = 83372
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Synth Design complete, checksum: 338dbd63
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 4006.895 ; gain = 901.004 ; free physical = 14146 ; free virtual = 83528
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_3_synth_1/fir_3.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fir_3, cache-ID = 446e3a0567618083
INFO: [Coretcl 2-1174] Renamed 64 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_3_synth_1/fir_3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_3_utilization_synth.rpt -pb fir_3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  6 09:28:04 2024...
[Tue Feb  6 09:30:08 2024] fir_3_synth_1 finished
[Tue Feb  6 09:30:08 2024] Waiting for fir_1_synth_1 to finish...

*** Running vivado
    with args -log fir_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir_1.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source fir_1.tcl -notrace
Command: synth_design -top fir_1 -part xczu49dr-ffvf1760-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Device 21-403] Loading part xczu49dr-ffvf1760-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2653211
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3383.363 ; gain = 238.688 ; free physical = 13415 ; free virtual = 82797
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_1' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_1/synth/fir_1.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: fir_1 - type: string 
	Parameter C_COEF_FILE bound to: fir_1.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 7 - type: integer 
	Parameter C_FILTER_TYPE bound to: 5 - type: integer 
	Parameter C_INTERP_RATE bound to: 1 - type: integer 
	Parameter C_DECIM_RATE bound to: 1 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 2 - type: integer 
	Parameter C_SYMMETRY bound to: 0 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 7 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 7 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0,0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 7 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 1 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 1 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 0 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 2 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 13 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_18' declared at '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_1/hdl/fir_compiler_v7_2_vh_rfs.vhd:67113' bound to instance 'U0' of component 'fir_compiler_v7_2_18' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_1/synth/fir_1.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'fir_1' (0#1) [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_1/synth/fir_1.vhd:70]
WARNING: [Synth 8-5858] RAM p_casc_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_casc_reg 
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_path_out_reg 
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADDSUB in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADD_BYPASS in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CED in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][61] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][60] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][59] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][58] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][47] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][46] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][45] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][44] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][43] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][42] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][41] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][40] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][39] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][38] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][37] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][36] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][35] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][34] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][33] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][32] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][31] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][30] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][29] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][28] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][27] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][26] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][25] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][24] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][23] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][22] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][21] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][20] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][19] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][18] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][17] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][16] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][15] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][14] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][13] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][12] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][11] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][10] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][9] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][8] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][7] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][6] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][5] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][4] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][3] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][2] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][1] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][0] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][61] in module rounder is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3491.332 ; gain = 346.656 ; free physical = 14455 ; free virtual = 83837
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3510.145 ; gain = 365.469 ; free physical = 14455 ; free virtual = 83838
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3510.145 ; gain = 365.469 ; free physical = 14455 ; free virtual = 83838
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3522.051 ; gain = 0.000 ; free physical = 14454 ; free virtual = 83836
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_1/fir_1_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_1/fir_1_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_1/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_1/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3692.770 ; gain = 0.000 ; free physical = 14332 ; free virtual = 83715
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3692.770 ; gain = 0.000 ; free physical = 14331 ; free virtual = 83714
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14438 ; free virtual = 83820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu49dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14438 ; free virtual = 83821
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14438 ; free virtual = 83821
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14431 ; free virtual = 83814
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_buff_sclr' (delay__parameterized1) to 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_sym_buff_sclr'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14417 ; free virtual = 83804
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3889.309 ; gain = 744.633 ; free physical = 13906 ; free virtual = 83293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3908.324 ; gain = 763.648 ; free physical = 13892 ; free virtual = 83279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.348 ; gain = 774.672 ; free physical = 13892 ; free virtual = 83279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.285 ; gain = 780.609 ; free physical = 13892 ; free virtual = 83279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.285 ; gain = 780.609 ; free physical = 13892 ; free virtual = 83279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.285 ; gain = 780.609 ; free physical = 13891 ; free virtual = 83278
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.285 ; gain = 780.609 ; free physical = 13891 ; free virtual = 83278
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.285 ; gain = 780.609 ; free physical = 13891 ; free virtual = 83278
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.285 ; gain = 780.609 ; free physical = 13891 ; free virtual = 83278
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calc_42                 | (C'+(A'*B')')'      | 30     | 18     | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_41                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_40                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_39                 | (PCIN+(A'*B')')'    | 30     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_38                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_37                 | (PCIN+(A'*B')')'    | 30     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_36                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0_35 | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
|calc_29                 | (C'+(A'*B')')'      | 30     | 18     | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_28                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_27                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_26                 | (PCIN+(A'*B')')'    | 30     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_25                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_24                 | (PCIN+(A'*B')')'    | 30     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc                    | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0    | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |DSP_ALU         |    16|
|3     |DSP_A_B_DATA    |    16|
|4     |DSP_C_DATA      |    16|
|5     |DSP_MULTIPLIER  |    16|
|6     |DSP_M_DATA      |    16|
|7     |DSP_OUTPUT      |    16|
|8     |DSP_PREADD      |    16|
|9     |DSP_PREADD_DATA |    16|
|11    |LUT2            |     1|
|12    |LUT3            |     1|
|13    |LUT4            |     4|
|14    |LUT5            |     1|
|15    |LUT6            |     3|
|16    |SRL16E          |   225|
|17    |FDRE            |   338|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.285 ; gain = 780.609 ; free physical = 13891 ; free virtual = 83278
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 152 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3925.285 ; gain = 597.984 ; free physical = 13933 ; free virtual = 83320
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.293 ; gain = 780.609 ; free physical = 13933 ; free virtual = 83320
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3925.293 ; gain = 0.000 ; free physical = 14041 ; free virtual = 83428
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4006.926 ; gain = 0.000 ; free physical = 13952 ; free virtual = 83339
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Synth Design complete, checksum: 14a00181
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 4006.926 ; gain = 901.035 ; free physical = 14108 ; free virtual = 83495
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_1_synth_1/fir_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fir_1, cache-ID = 25cbe61ab0129639
INFO: [Coretcl 2-1174] Renamed 64 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_1_synth_1/fir_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_1_utilization_synth.rpt -pb fir_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  6 09:28:59 2024...
[Tue Feb  6 09:30:08 2024] fir_1_synth_1 finished
[Tue Feb  6 09:30:08 2024] Waiting for fir_6_synth_1 to finish...

*** Running vivado
    with args -log fir_6.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir_6.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source fir_6.tcl -notrace
Command: synth_design -top fir_6 -part xczu49dr-ffvf1760-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Device 21-403] Loading part xczu49dr-ffvf1760-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2653573
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3383.367 ; gain = 238.688 ; free physical = 13408 ; free virtual = 82794
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_6' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_6/synth/fir_6.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: fir_6 - type: string 
	Parameter C_COEF_FILE bound to: fir_6.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 7 - type: integer 
	Parameter C_FILTER_TYPE bound to: 5 - type: integer 
	Parameter C_INTERP_RATE bound to: 1 - type: integer 
	Parameter C_DECIM_RATE bound to: 1 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 2 - type: integer 
	Parameter C_SYMMETRY bound to: 0 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 7 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 7 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0,0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 7 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 1 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 1 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 0 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 2 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 13 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_18' declared at '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_6/hdl/fir_compiler_v7_2_vh_rfs.vhd:67113' bound to instance 'U0' of component 'fir_compiler_v7_2_18' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_6/synth/fir_6.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'fir_6' (0#1) [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_6/synth/fir_6.vhd:70]
WARNING: [Synth 8-5858] RAM p_casc_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_casc_reg 
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_path_out_reg 
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADDSUB in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADD_BYPASS in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CED in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][61] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][60] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][59] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][58] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][47] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][46] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][45] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][44] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][43] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][42] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][41] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][40] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][39] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][38] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][37] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][36] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][35] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][34] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][33] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][32] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][31] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][30] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][29] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][28] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][27] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][26] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][25] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][24] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][23] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][22] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][21] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][20] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][19] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][18] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][17] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][16] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][15] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][14] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][13] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][12] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][11] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][10] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][9] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][8] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][7] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][6] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][5] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][4] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][3] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][2] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][1] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][0] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][61] in module rounder is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3491.336 ; gain = 346.656 ; free physical = 14448 ; free virtual = 83836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3510.148 ; gain = 365.469 ; free physical = 14448 ; free virtual = 83836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3510.148 ; gain = 365.469 ; free physical = 14448 ; free virtual = 83836
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3522.055 ; gain = 0.000 ; free physical = 14441 ; free virtual = 83828
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_6/fir_6_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_6/fir_6_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_6/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_6/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_6_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_6_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3693.773 ; gain = 0.000 ; free physical = 14258 ; free virtual = 83646
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3693.773 ; gain = 0.000 ; free physical = 14258 ; free virtual = 83645
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3693.773 ; gain = 549.094 ; free physical = 14431 ; free virtual = 83818
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu49dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3693.773 ; gain = 549.094 ; free physical = 14431 ; free virtual = 83818
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_6_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3693.773 ; gain = 549.094 ; free physical = 14431 ; free virtual = 83818
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3693.773 ; gain = 549.094 ; free physical = 14424 ; free virtual = 83813
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_buff_sclr' (delay__parameterized1) to 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_sym_buff_sclr'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3693.773 ; gain = 549.094 ; free physical = 14411 ; free virtual = 83803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3889.281 ; gain = 744.602 ; free physical = 13901 ; free virtual = 83293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3908.297 ; gain = 763.617 ; free physical = 13892 ; free virtual = 83285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.320 ; gain = 774.641 ; free physical = 13891 ; free virtual = 83283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13891 ; free virtual = 83283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13891 ; free virtual = 83283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13891 ; free virtual = 83283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13891 ; free virtual = 83283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13891 ; free virtual = 83283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13891 ; free virtual = 83283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calc_42                 | (C'+(A'*B')')'      | 30     | 18     | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_41                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_40                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_39                 | (PCIN+(A'*B')')'    | 30     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_38                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_37                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_36                 | (PCIN+(A'*B')')'    | 30     | 3      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0_35 | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
|calc_29                 | (C'+(A'*B')')'      | 30     | 18     | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_28                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_27                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_26                 | (PCIN+(A'*B')')'    | 30     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_25                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_24                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc                    | (PCIN+(A'*B')')'    | 30     | 3      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0    | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |DSP_ALU         |    16|
|3     |DSP_A_B_DATA    |    16|
|4     |DSP_C_DATA      |    16|
|5     |DSP_MULTIPLIER  |    16|
|6     |DSP_M_DATA      |    16|
|7     |DSP_OUTPUT      |    16|
|8     |DSP_PREADD      |    16|
|9     |DSP_PREADD_DATA |    16|
|11    |LUT2            |     1|
|12    |LUT3            |     1|
|13    |LUT4            |     4|
|14    |LUT5            |     1|
|15    |LUT6            |     3|
|16    |SRL16E          |   225|
|17    |FDRE            |   338|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13891 ; free virtual = 83283
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 152 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3925.258 ; gain = 596.953 ; free physical = 13932 ; free virtual = 83324
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.266 ; gain = 780.578 ; free physical = 13932 ; free virtual = 83324
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3925.266 ; gain = 0.000 ; free physical = 14038 ; free virtual = 83430
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4006.898 ; gain = 0.000 ; free physical = 13946 ; free virtual = 83338
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Synth Design complete, checksum: 839a6a2d
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 4006.898 ; gain = 901.004 ; free physical = 14101 ; free virtual = 83493
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_6_synth_1/fir_6.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fir_6, cache-ID = 7b0a19b8fe118c74
INFO: [Coretcl 2-1174] Renamed 64 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_6_synth_1/fir_6.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_6_utilization_synth.rpt -pb fir_6_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  6 09:29:54 2024...
[Tue Feb  6 09:30:08 2024] fir_6_synth_1 finished
[Tue Feb  6 09:30:08 2024] Waiting for fir_4_synth_1 to finish...
[Tue Feb  6 09:30:13 2024] Waiting for fir_4_synth_1 to finish...
[Tue Feb  6 09:30:18 2024] Waiting for fir_4_synth_1 to finish...
[Tue Feb  6 09:30:23 2024] Waiting for fir_4_synth_1 to finish...
[Tue Feb  6 09:30:33 2024] Waiting for fir_4_synth_1 to finish...
[Tue Feb  6 09:30:43 2024] Waiting for fir_4_synth_1 to finish...
[Tue Feb  6 09:30:53 2024] Waiting for fir_4_synth_1 to finish...
[Tue Feb  6 09:31:03 2024] Waiting for fir_4_synth_1 to finish...

*** Running vivado
    with args -log fir_4.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir_4.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source fir_4.tcl -notrace
Command: synth_design -top fir_4 -part xczu49dr-ffvf1760-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Device 21-403] Loading part xczu49dr-ffvf1760-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2653914
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3383.363 ; gain = 238.688 ; free physical = 13396 ; free virtual = 82788
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_4' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_4/synth/fir_4.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: fir_4 - type: string 
	Parameter C_COEF_FILE bound to: fir_4.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 7 - type: integer 
	Parameter C_FILTER_TYPE bound to: 5 - type: integer 
	Parameter C_INTERP_RATE bound to: 1 - type: integer 
	Parameter C_DECIM_RATE bound to: 1 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 2 - type: integer 
	Parameter C_SYMMETRY bound to: 0 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 7 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 7 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0,0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 7 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 1 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 1 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 0 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 2 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 13 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_18' declared at '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_4/hdl/fir_compiler_v7_2_vh_rfs.vhd:67113' bound to instance 'U0' of component 'fir_compiler_v7_2_18' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_4/synth/fir_4.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'fir_4' (0#1) [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_4/synth/fir_4.vhd:70]
WARNING: [Synth 8-5858] RAM p_casc_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_casc_reg 
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_path_out_reg 
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADDSUB in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADD_BYPASS in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CED in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][61] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][60] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][59] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][58] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][47] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][46] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][45] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][44] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][43] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][42] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][41] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][40] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][39] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][38] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][37] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][36] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][35] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][34] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][33] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][32] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][31] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][30] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][29] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][28] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][27] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][26] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][25] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][24] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][23] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][22] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][21] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][20] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][19] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][18] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][17] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][16] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][15] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][14] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][13] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][12] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][11] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][10] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][9] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][8] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][7] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][6] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][5] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][4] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][3] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][2] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][1] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][0] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][61] in module rounder is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3491.301 ; gain = 346.625 ; free physical = 14439 ; free virtual = 83832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3509.113 ; gain = 364.438 ; free physical = 14439 ; free virtual = 83832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3509.113 ; gain = 364.438 ; free physical = 14439 ; free virtual = 83832
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3520.020 ; gain = 0.000 ; free physical = 14433 ; free virtual = 83825
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_4/fir_4_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_4/fir_4_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_4/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_4/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_4_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_4_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3691.738 ; gain = 0.000 ; free physical = 14254 ; free virtual = 83647
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3691.738 ; gain = 0.000 ; free physical = 14253 ; free virtual = 83646
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3691.738 ; gain = 547.062 ; free physical = 14420 ; free virtual = 83813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu49dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3691.738 ; gain = 547.062 ; free physical = 14418 ; free virtual = 83811
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_4_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3691.738 ; gain = 547.062 ; free physical = 14420 ; free virtual = 83812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3691.738 ; gain = 547.062 ; free physical = 14415 ; free virtual = 83809
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_buff_sclr' (delay__parameterized1) to 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_sym_buff_sclr'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3691.738 ; gain = 547.062 ; free physical = 14402 ; free virtual = 83800
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3889.277 ; gain = 744.602 ; free physical = 13899 ; free virtual = 83296
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3908.293 ; gain = 763.617 ; free physical = 13886 ; free virtual = 83283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.316 ; gain = 774.641 ; free physical = 13886 ; free virtual = 83284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13887 ; free virtual = 83285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13887 ; free virtual = 83285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13887 ; free virtual = 83284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13887 ; free virtual = 83284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13887 ; free virtual = 83284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13887 ; free virtual = 83284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calc_42                 | (C'+(A'*B')')'      | 30     | 18     | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_41                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_40                 | (PCIN+(A'*B')')'    | 30     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_39                 | (PCIN+(A'*B')')'    | 30     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_38                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_37                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_36                 | (PCIN+(A'*B')')'    | 30     | 5      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0_35 | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
|calc_29                 | (C'+(A'*B')')'      | 30     | 18     | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_28                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_27                 | (PCIN+(A'*B')')'    | 30     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_26                 | (PCIN+(A'*B')')'    | 30     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_25                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_24                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc                    | (PCIN+(A'*B')')'    | 30     | 5      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0    | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |DSP_ALU         |    16|
|3     |DSP_A_B_DATA    |    16|
|4     |DSP_C_DATA      |    16|
|5     |DSP_MULTIPLIER  |    16|
|6     |DSP_M_DATA      |    16|
|7     |DSP_OUTPUT      |    16|
|8     |DSP_PREADD      |    16|
|9     |DSP_PREADD_DATA |    16|
|11    |LUT2            |     1|
|12    |LUT3            |     1|
|13    |LUT4            |     4|
|14    |LUT5            |     1|
|15    |LUT6            |     3|
|16    |SRL16E          |   225|
|17    |FDRE            |   338|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13887 ; free virtual = 83284
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 152 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3925.254 ; gain = 597.953 ; free physical = 13927 ; free virtual = 83324
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.262 ; gain = 780.578 ; free physical = 13927 ; free virtual = 83324
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3925.262 ; gain = 0.000 ; free physical = 14033 ; free virtual = 83431
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4006.895 ; gain = 0.000 ; free physical = 13945 ; free virtual = 83342
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Synth Design complete, checksum: f74bcecc
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 4006.895 ; gain = 901.004 ; free physical = 14102 ; free virtual = 83499
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_4_synth_1/fir_4.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fir_4, cache-ID = d1c075c4dea93649
INFO: [Coretcl 2-1174] Renamed 64 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_4_synth_1/fir_4.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_4_utilization_synth.rpt -pb fir_4_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  6 09:30:49 2024...
[Tue Feb  6 09:31:03 2024] fir_4_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:55 . Memory (MB): peak = 8270.438 ; gain = 0.000 ; free physical = 15424 ; free virtual = 84871
wait_on_run dds_0_synth_1
wait_on_run fir_7_synth_1
wait_on_run fir_5_synth_1
wait_on_run fir_3_synth_1
wait_on_run fir_1_synth_1
wait_on_run fir_6_synth_1
wait_on_run fir_4_synth_1
wait_on_run fir_2_synth_1

[Tue Feb  6 09:31:04 2024] Waiting for dds_0_synth_1 to finish...

*** Running vivado
    with args -log dds_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dds_0.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source dds_0.tcl -notrace
Command: synth_design -top dds_0 -part xczu49dr-ffvf1760-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Device 21-403] Loading part xczu49dr-ffvf1760-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2650837
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3383.367 ; gain = 239.656 ; free physical = 13386 ; free virtual = 82831
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'dds_0' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:69]
WARNING: [Synth 8-5640] Port 'debug_axi_pinc_in' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_axi_poff_in' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_axi_resync_in' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_axi_chan_in' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_core_nd' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_phase' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_phase_nd' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_MODE_OF_OPERATION bound to: 0 - type: integer 
	Parameter C_MODULUS bound to: 9 - type: integer 
	Parameter C_ACCUMULATOR_WIDTH bound to: 32 - type: integer 
	Parameter C_CHANNELS bound to: 1 - type: integer 
	Parameter C_HAS_PHASE_OUT bound to: 0 - type: integer 
	Parameter C_HAS_PHASEGEN bound to: 1 - type: integer 
	Parameter C_HAS_SINCOS bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_NEGATIVE_COSINE bound to: 0 - type: integer 
	Parameter C_NEGATIVE_SINE bound to: 1 - type: integer 
	Parameter C_NOISE_SHAPING bound to: 1 - type: integer 
	Parameter C_OUTPUTS_REQUIRED bound to: 2 - type: integer 
	Parameter C_OUTPUT_FORM bound to: 0 - type: integer 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_PHASE_ANGLE_WIDTH bound to: 14 - type: integer 
	Parameter C_PHASE_INCREMENT bound to: 3 - type: integer 
	Parameter C_PHASE_INCREMENT_VALUE bound to: 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0 - type: string 
	Parameter C_RESYNC bound to: 0 - type: integer 
	Parameter C_PHASE_OFFSET bound to: 0 - type: integer 
	Parameter C_PHASE_OFFSET_VALUE bound to: 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0 - type: string 
	Parameter C_OPTIMISE_GOAL bound to: 0 - type: integer 
	Parameter C_USE_DSP48 bound to: 0 - type: integer 
	Parameter C_POR_MODE bound to: 0 - type: integer 
	Parameter C_AMPLITUDE bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_HAS_S_PHASE bound to: 1 - type: integer 
	Parameter C_S_PHASE_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_PHASE_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_PHASE_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_S_CONFIG bound to: 0 - type: integer 
	Parameter C_S_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_S_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_M_DATA bound to: 1 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_M_PHASE bound to: 0 - type: integer 
	Parameter C_M_PHASE_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_M_PHASE_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_PHASE_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_CHAN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dds_compiler_v6_0_22' declared at '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/hdl/dds_compiler_v6_0_vh_rfs.vhd:47308' bound to instance 'U0' of component 'dds_compiler_v6_0_22' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:174]
INFO: [Synth 8-256] done synthesizing module 'dds_0' (0#1) [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:69]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module sin_cos is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module dither_wrap is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port chan_addr[0] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port chan_addr_del2[0] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port chan_addr_del3[0] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[3] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[2] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[1] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[0] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port phase_inc_we in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port phase_adj_we in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[31] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[30] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[29] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[28] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[27] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[26] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[25] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[24] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[23] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[22] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[21] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[20] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[19] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[18] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[17] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[16] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[15] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[14] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[13] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[12] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[11] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[10] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[9] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[8] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[7] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[6] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[5] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[4] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[3] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[2] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[1] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[0] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[31] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[30] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[29] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[28] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[27] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[26] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[25] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[24] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[23] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[22] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[21] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[20] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[19] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[18] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[17] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[16] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[15] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[14] in module accum is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3461.336 ; gain = 317.625 ; free physical = 14427 ; free virtual = 83875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3481.148 ; gain = 337.438 ; free physical = 14429 ; free virtual = 83877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3481.148 ; gain = 337.438 ; free physical = 14429 ; free virtual = 83877
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3481.148 ; gain = 0.000 ; free physical = 14422 ; free virtual = 83870
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/dds_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/dds_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/dds_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/dds_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3654.805 ; gain = 0.000 ; free physical = 14245 ; free virtual = 83697
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3654.805 ; gain = 0.000 ; free physical = 14244 ; free virtual = 83696
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3654.805 ; gain = 511.094 ; free physical = 14396 ; free virtual = 83848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu49dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3654.805 ; gain = 511.094 ; free physical = 14396 ; free virtual = 83848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/dds_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3654.805 ; gain = 511.094 ; free physical = 14396 ; free virtual = 83848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3654.805 ; gain = 511.094 ; free physical = 14388 ; free virtual = 83843
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3654.805 ; gain = 511.094 ; free physical = 14375 ; free virtual = 83835
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3889.156 ; gain = 745.445 ; free physical = 13868 ; free virtual = 83331
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3899.172 ; gain = 755.461 ; free physical = 13859 ; free virtual = 83322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3915.188 ; gain = 771.477 ; free physical = 13858 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    13|
|2     |LUT1     |     5|
|3     |LUT2     |    77|
|4     |LUT3     |    16|
|5     |LUT4     |    32|
|6     |RAMB36E2 |     2|
|8     |SRL16E   |     1|
|9     |FDRE     |   164|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 3919.156 ; gain = 601.789 ; free physical = 13899 ; free virtual = 83362
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.164 ; gain = 775.445 ; free physical = 13899 ; free virtual = 83362
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3933.094 ; gain = 0.000 ; free physical = 14007 ; free virtual = 83470
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3992.859 ; gain = 0.000 ; free physical = 13924 ; free virtual = 83387
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 787dc320
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 108 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 3992.859 ; gain = 886.965 ; free physical = 14073 ; free virtual = 83536
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/dds_0_synth_1/dds_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP dds_0, cache-ID = 5da7a6972b6cb84f
INFO: [Coretcl 2-1174] Renamed 18 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/dds_0_synth_1/dds_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dds_0_utilization_synth.rpt -pb dds_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  6 09:25:19 2024...
[Tue Feb  6 09:31:04 2024] dds_0_synth_1 finished
[Tue Feb  6 09:31:04 2024] Waiting for fir_7_synth_1 to finish...

*** Running vivado
    with args -log fir_7.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir_7.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source fir_7.tcl -notrace
Command: synth_design -top fir_7 -part xczu49dr-ffvf1760-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Device 21-403] Loading part xczu49dr-ffvf1760-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2651858
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3383.363 ; gain = 238.688 ; free physical = 13461 ; free virtual = 82827
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_7' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/synth/fir_7.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: fir_7 - type: string 
	Parameter C_COEF_FILE bound to: fir_7.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 7 - type: integer 
	Parameter C_FILTER_TYPE bound to: 5 - type: integer 
	Parameter C_INTERP_RATE bound to: 1 - type: integer 
	Parameter C_DECIM_RATE bound to: 1 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 2 - type: integer 
	Parameter C_SYMMETRY bound to: 0 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 7 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 7 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0,0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 7 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 1 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 1 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 0 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 2 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 13 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_18' declared at '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/hdl/fir_compiler_v7_2_vh_rfs.vhd:67113' bound to instance 'U0' of component 'fir_compiler_v7_2_18' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/synth/fir_7.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'fir_7' (0#1) [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/synth/fir_7.vhd:70]
WARNING: [Synth 8-5858] RAM p_casc_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_casc_reg 
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_path_out_reg 
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADDSUB in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADD_BYPASS in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CED in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][61] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][60] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][59] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][58] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][47] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][46] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][45] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][44] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][43] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][42] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][41] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][40] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][39] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][38] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][37] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][36] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][35] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][34] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][33] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][32] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][31] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][30] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][29] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][28] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][27] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][26] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][25] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][24] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][23] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][22] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][21] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][20] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][19] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][18] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][17] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][16] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][15] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][14] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][13] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][12] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][11] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][10] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][9] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][8] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][7] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][6] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][5] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][4] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][3] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][2] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][1] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][0] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][61] in module rounder is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3491.301 ; gain = 346.625 ; free physical = 14500 ; free virtual = 83867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3509.113 ; gain = 364.438 ; free physical = 14500 ; free virtual = 83867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3509.113 ; gain = 364.438 ; free physical = 14500 ; free virtual = 83867
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3520.020 ; gain = 0.000 ; free physical = 14494 ; free virtual = 83860
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/fir_7_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/fir_7_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_7_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_7_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3691.738 ; gain = 0.000 ; free physical = 14379 ; free virtual = 83745
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3691.738 ; gain = 0.000 ; free physical = 14377 ; free virtual = 83744
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3691.738 ; gain = 547.062 ; free physical = 14490 ; free virtual = 83857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu49dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3691.738 ; gain = 547.062 ; free physical = 14488 ; free virtual = 83855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_7_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3691.738 ; gain = 547.062 ; free physical = 14490 ; free virtual = 83857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3691.738 ; gain = 547.062 ; free physical = 14485 ; free virtual = 83853
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_buff_sclr' (delay__parameterized1) to 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_sym_buff_sclr'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3691.738 ; gain = 547.062 ; free physical = 14472 ; free virtual = 83844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3889.246 ; gain = 744.570 ; free physical = 13966 ; free virtual = 83338
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3908.262 ; gain = 763.586 ; free physical = 13954 ; free virtual = 83326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.285 ; gain = 774.609 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.223 ; gain = 780.547 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.223 ; gain = 780.547 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.223 ; gain = 780.547 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.223 ; gain = 780.547 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.223 ; gain = 780.547 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.223 ; gain = 780.547 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calc_42                 | (C'+(A'*B')')'      | 30     | 5      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_41                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_40                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_39                 | (PCIN+(A'*B')')'    | 30     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_38                 | (PCIN+(A'*B')')'    | 30     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_37                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_36                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0_35 | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
|calc_29                 | (C'+(A'*B')')'      | 30     | 5      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_28                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_27                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_26                 | (PCIN+(A'*B')')'    | 30     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_25                 | (PCIN+(A'*B')')'    | 30     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_24                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc                    | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0    | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |DSP_ALU         |    16|
|3     |DSP_A_B_DATA    |    16|
|4     |DSP_C_DATA      |    16|
|5     |DSP_MULTIPLIER  |    16|
|6     |DSP_M_DATA      |    16|
|7     |DSP_OUTPUT      |    16|
|8     |DSP_PREADD      |    16|
|9     |DSP_PREADD_DATA |    16|
|11    |LUT2            |     1|
|12    |LUT3            |     1|
|13    |LUT4            |     4|
|14    |LUT5            |     1|
|15    |LUT6            |     3|
|16    |SRL16E          |   225|
|17    |FDRE            |   338|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.223 ; gain = 780.547 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 152 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3925.223 ; gain = 597.922 ; free physical = 13990 ; free virtual = 83362
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.230 ; gain = 780.547 ; free physical = 13990 ; free virtual = 83362
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3925.230 ; gain = 0.000 ; free physical = 14095 ; free virtual = 83467
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4006.863 ; gain = 0.000 ; free physical = 14006 ; free virtual = 83378
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Synth Design complete, checksum: b0291819
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 4006.863 ; gain = 900.973 ; free physical = 14163 ; free virtual = 83535
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_7_synth_1/fir_7.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fir_7, cache-ID = 1aaa23a2ae6f48bf
INFO: [Coretcl 2-1174] Renamed 64 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_7_synth_1/fir_7.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_7_utilization_synth.rpt -pb fir_7_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  6 09:26:14 2024...
[Tue Feb  6 09:31:04 2024] fir_7_synth_1 finished
[Tue Feb  6 09:31:04 2024] Waiting for fir_5_synth_1 to finish...

*** Running vivado
    with args -log fir_5.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir_5.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source fir_5.tcl -notrace
Command: synth_design -top fir_5 -part xczu49dr-ffvf1760-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Device 21-403] Loading part xczu49dr-ffvf1760-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2652186
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3383.363 ; gain = 238.688 ; free physical = 13458 ; free virtual = 82829
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_5' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_5/synth/fir_5.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: fir_5 - type: string 
	Parameter C_COEF_FILE bound to: fir_5.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 7 - type: integer 
	Parameter C_FILTER_TYPE bound to: 5 - type: integer 
	Parameter C_INTERP_RATE bound to: 1 - type: integer 
	Parameter C_DECIM_RATE bound to: 1 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 2 - type: integer 
	Parameter C_SYMMETRY bound to: 0 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 7 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 7 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0,0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 7 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 1 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 1 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 0 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 2 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 13 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_18' declared at '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:67113' bound to instance 'U0' of component 'fir_compiler_v7_2_18' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_5/synth/fir_5.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'fir_5' (0#1) [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_5/synth/fir_5.vhd:70]
WARNING: [Synth 8-5858] RAM p_casc_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_casc_reg 
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_path_out_reg 
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADDSUB in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADD_BYPASS in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CED in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][61] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][60] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][59] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][58] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][47] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][46] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][45] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][44] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][43] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][42] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][41] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][40] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][39] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][38] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][37] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][36] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][35] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][34] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][33] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][32] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][31] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][30] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][29] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][28] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][27] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][26] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][25] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][24] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][23] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][22] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][21] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][20] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][19] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][18] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][17] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][16] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][15] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][14] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][13] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][12] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][11] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][10] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][9] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][8] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][7] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][6] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][5] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][4] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][3] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][2] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][1] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][0] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][61] in module rounder is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3491.332 ; gain = 346.656 ; free physical = 14497 ; free virtual = 83869
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3510.145 ; gain = 365.469 ; free physical = 14497 ; free virtual = 83869
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3510.145 ; gain = 365.469 ; free physical = 14497 ; free virtual = 83869
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3522.051 ; gain = 0.000 ; free physical = 14490 ; free virtual = 83863
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_5/fir_5_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_5/fir_5_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_5/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_5/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_5_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_5_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3692.770 ; gain = 0.000 ; free physical = 14359 ; free virtual = 83731
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3692.770 ; gain = 0.000 ; free physical = 14358 ; free virtual = 83730
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14479 ; free virtual = 83851
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu49dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14479 ; free virtual = 83851
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_5_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14479 ; free virtual = 83851
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14475 ; free virtual = 83849
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_buff_sclr' (delay__parameterized1) to 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_sym_buff_sclr'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14462 ; free virtual = 83839
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3889.277 ; gain = 744.602 ; free physical = 13953 ; free virtual = 83330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3908.293 ; gain = 763.617 ; free physical = 13942 ; free virtual = 83319
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.316 ; gain = 774.641 ; free physical = 13941 ; free virtual = 83318
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13939 ; free virtual = 83316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13939 ; free virtual = 83316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13939 ; free virtual = 83316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13939 ; free virtual = 83316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13939 ; free virtual = 83316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13939 ; free virtual = 83316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calc_42                 | (C'+(A'*B')')'      | 30     | 3      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_41                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_40                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_39                 | (PCIN+(A'*B')')'    | 30     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_38                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_37                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_36                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0_35 | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
|calc_29                 | (C'+(A'*B')')'      | 30     | 3      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_28                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_27                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_26                 | (PCIN+(A'*B')')'    | 30     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_25                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_24                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc                    | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0    | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |DSP_ALU         |    16|
|3     |DSP_A_B_DATA    |    16|
|4     |DSP_C_DATA      |    16|
|5     |DSP_MULTIPLIER  |    16|
|6     |DSP_M_DATA      |    16|
|7     |DSP_OUTPUT      |    16|
|8     |DSP_PREADD      |    16|
|9     |DSP_PREADD_DATA |    16|
|11    |LUT2            |     1|
|12    |LUT3            |     1|
|13    |LUT4            |     4|
|14    |LUT5            |     1|
|15    |LUT6            |     3|
|16    |SRL16E          |   225|
|17    |FDRE            |   338|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13939 ; free virtual = 83316
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 152 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3925.254 ; gain = 597.953 ; free physical = 13978 ; free virtual = 83355
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.262 ; gain = 780.578 ; free physical = 13978 ; free virtual = 83355
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3925.262 ; gain = 0.000 ; free physical = 14081 ; free virtual = 83458
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4006.895 ; gain = 0.000 ; free physical = 13993 ; free virtual = 83369
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Synth Design complete, checksum: 9320b9ae
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 4006.895 ; gain = 901.004 ; free physical = 14151 ; free virtual = 83527
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_5_synth_1/fir_5.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fir_5, cache-ID = 025adf68a5becbad
INFO: [Coretcl 2-1174] Renamed 64 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_5_synth_1/fir_5.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_5_utilization_synth.rpt -pb fir_5_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  6 09:27:09 2024...
[Tue Feb  6 09:31:04 2024] fir_5_synth_1 finished
[Tue Feb  6 09:31:04 2024] Waiting for fir_3_synth_1 to finish...

*** Running vivado
    with args -log fir_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir_3.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source fir_3.tcl -notrace
Command: synth_design -top fir_3 -part xczu49dr-ffvf1760-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Device 21-403] Loading part xczu49dr-ffvf1760-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2652600
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3383.363 ; gain = 238.688 ; free physical = 13432 ; free virtual = 82808
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_3' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_3/synth/fir_3.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: fir_3 - type: string 
	Parameter C_COEF_FILE bound to: fir_3.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 7 - type: integer 
	Parameter C_FILTER_TYPE bound to: 5 - type: integer 
	Parameter C_INTERP_RATE bound to: 1 - type: integer 
	Parameter C_DECIM_RATE bound to: 1 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 2 - type: integer 
	Parameter C_SYMMETRY bound to: 0 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 7 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 7 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0,0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 7 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 1 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 1 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 0 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 2 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 13 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_18' declared at '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_3/hdl/fir_compiler_v7_2_vh_rfs.vhd:67113' bound to instance 'U0' of component 'fir_compiler_v7_2_18' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_3/synth/fir_3.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'fir_3' (0#1) [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_3/synth/fir_3.vhd:70]
WARNING: [Synth 8-5858] RAM p_casc_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_casc_reg 
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_path_out_reg 
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADDSUB in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADD_BYPASS in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CED in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][61] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][60] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][59] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][58] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][47] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][46] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][45] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][44] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][43] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][42] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][41] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][40] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][39] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][38] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][37] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][36] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][35] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][34] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][33] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][32] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][31] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][30] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][29] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][28] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][27] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][26] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][25] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][24] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][23] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][22] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][21] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][20] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][19] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][18] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][17] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][16] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][15] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][14] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][13] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][12] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][11] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][10] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][9] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][8] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][7] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][6] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][5] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][4] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][3] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][2] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][1] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][0] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][61] in module rounder is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3491.332 ; gain = 346.656 ; free physical = 14479 ; free virtual = 83857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3510.145 ; gain = 365.469 ; free physical = 14480 ; free virtual = 83857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3510.145 ; gain = 365.469 ; free physical = 14480 ; free virtual = 83857
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3522.051 ; gain = 0.000 ; free physical = 14473 ; free virtual = 83850
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_3/fir_3_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_3/fir_3_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_3/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_3/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_3_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_3_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3692.770 ; gain = 0.000 ; free physical = 14349 ; free virtual = 83727
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3692.770 ; gain = 0.000 ; free physical = 14348 ; free virtual = 83726
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14476 ; free virtual = 83853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu49dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14476 ; free virtual = 83853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_3_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14476 ; free virtual = 83853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14471 ; free virtual = 83850
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_buff_sclr' (delay__parameterized1) to 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_sym_buff_sclr'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14454 ; free virtual = 83836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3889.277 ; gain = 744.602 ; free physical = 13952 ; free virtual = 83334
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3908.293 ; gain = 763.617 ; free physical = 13940 ; free virtual = 83322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.316 ; gain = 774.641 ; free physical = 13940 ; free virtual = 83322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13942 ; free virtual = 83324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13942 ; free virtual = 83324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13942 ; free virtual = 83324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13942 ; free virtual = 83324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13942 ; free virtual = 83324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13942 ; free virtual = 83324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calc_42                 | (C'+(A'*B')')'      | 30     | 18     | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_41                 | (PCIN+(A'*B')')'    | 30     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_40                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_39                 | (PCIN+(A'*B')')'    | 30     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_38                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_37                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_36                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0_35 | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
|calc_29                 | (C'+(A'*B')')'      | 30     | 18     | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_28                 | (PCIN+(A'*B')')'    | 30     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_27                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_26                 | (PCIN+(A'*B')')'    | 30     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_25                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_24                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc                    | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0    | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |DSP_ALU         |    16|
|3     |DSP_A_B_DATA    |    16|
|4     |DSP_C_DATA      |    16|
|5     |DSP_MULTIPLIER  |    16|
|6     |DSP_M_DATA      |    16|
|7     |DSP_OUTPUT      |    16|
|8     |DSP_PREADD      |    16|
|9     |DSP_PREADD_DATA |    16|
|11    |LUT2            |     1|
|12    |LUT3            |     1|
|13    |LUT4            |     4|
|14    |LUT5            |     1|
|15    |LUT6            |     3|
|16    |SRL16E          |   225|
|17    |FDRE            |   338|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13942 ; free virtual = 83324
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 152 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3925.254 ; gain = 597.953 ; free physical = 13979 ; free virtual = 83361
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.262 ; gain = 780.578 ; free physical = 13979 ; free virtual = 83361
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3925.262 ; gain = 0.000 ; free physical = 14080 ; free virtual = 83462
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4006.895 ; gain = 0.000 ; free physical = 13990 ; free virtual = 83372
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Synth Design complete, checksum: 338dbd63
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 4006.895 ; gain = 901.004 ; free physical = 14146 ; free virtual = 83528
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_3_synth_1/fir_3.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fir_3, cache-ID = 446e3a0567618083
INFO: [Coretcl 2-1174] Renamed 64 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_3_synth_1/fir_3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_3_utilization_synth.rpt -pb fir_3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  6 09:28:04 2024...
[Tue Feb  6 09:31:04 2024] fir_3_synth_1 finished
[Tue Feb  6 09:31:04 2024] Waiting for fir_1_synth_1 to finish...

*** Running vivado
    with args -log fir_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir_1.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source fir_1.tcl -notrace
Command: synth_design -top fir_1 -part xczu49dr-ffvf1760-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Device 21-403] Loading part xczu49dr-ffvf1760-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2653211
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3383.363 ; gain = 238.688 ; free physical = 13415 ; free virtual = 82797
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_1' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_1/synth/fir_1.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: fir_1 - type: string 
	Parameter C_COEF_FILE bound to: fir_1.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 7 - type: integer 
	Parameter C_FILTER_TYPE bound to: 5 - type: integer 
	Parameter C_INTERP_RATE bound to: 1 - type: integer 
	Parameter C_DECIM_RATE bound to: 1 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 2 - type: integer 
	Parameter C_SYMMETRY bound to: 0 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 7 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 7 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0,0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 7 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 1 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 1 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 0 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 2 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 13 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_18' declared at '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_1/hdl/fir_compiler_v7_2_vh_rfs.vhd:67113' bound to instance 'U0' of component 'fir_compiler_v7_2_18' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_1/synth/fir_1.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'fir_1' (0#1) [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_1/synth/fir_1.vhd:70]
WARNING: [Synth 8-5858] RAM p_casc_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_casc_reg 
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_path_out_reg 
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADDSUB in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADD_BYPASS in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CED in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][61] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][60] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][59] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][58] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][47] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][46] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][45] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][44] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][43] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][42] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][41] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][40] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][39] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][38] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][37] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][36] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][35] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][34] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][33] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][32] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][31] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][30] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][29] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][28] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][27] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][26] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][25] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][24] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][23] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][22] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][21] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][20] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][19] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][18] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][17] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][16] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][15] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][14] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][13] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][12] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][11] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][10] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][9] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][8] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][7] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][6] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][5] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][4] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][3] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][2] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][1] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][0] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][61] in module rounder is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3491.332 ; gain = 346.656 ; free physical = 14455 ; free virtual = 83837
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3510.145 ; gain = 365.469 ; free physical = 14455 ; free virtual = 83838
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3510.145 ; gain = 365.469 ; free physical = 14455 ; free virtual = 83838
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3522.051 ; gain = 0.000 ; free physical = 14454 ; free virtual = 83836
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_1/fir_1_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_1/fir_1_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_1/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_1/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3692.770 ; gain = 0.000 ; free physical = 14332 ; free virtual = 83715
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3692.770 ; gain = 0.000 ; free physical = 14331 ; free virtual = 83714
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14438 ; free virtual = 83820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu49dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14438 ; free virtual = 83821
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14438 ; free virtual = 83821
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14431 ; free virtual = 83814
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_buff_sclr' (delay__parameterized1) to 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_sym_buff_sclr'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14417 ; free virtual = 83804
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3889.309 ; gain = 744.633 ; free physical = 13906 ; free virtual = 83293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3908.324 ; gain = 763.648 ; free physical = 13892 ; free virtual = 83279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.348 ; gain = 774.672 ; free physical = 13892 ; free virtual = 83279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.285 ; gain = 780.609 ; free physical = 13892 ; free virtual = 83279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.285 ; gain = 780.609 ; free physical = 13892 ; free virtual = 83279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.285 ; gain = 780.609 ; free physical = 13891 ; free virtual = 83278
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.285 ; gain = 780.609 ; free physical = 13891 ; free virtual = 83278
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.285 ; gain = 780.609 ; free physical = 13891 ; free virtual = 83278
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.285 ; gain = 780.609 ; free physical = 13891 ; free virtual = 83278
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calc_42                 | (C'+(A'*B')')'      | 30     | 18     | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_41                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_40                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_39                 | (PCIN+(A'*B')')'    | 30     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_38                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_37                 | (PCIN+(A'*B')')'    | 30     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_36                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0_35 | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
|calc_29                 | (C'+(A'*B')')'      | 30     | 18     | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_28                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_27                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_26                 | (PCIN+(A'*B')')'    | 30     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_25                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_24                 | (PCIN+(A'*B')')'    | 30     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc                    | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0    | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |DSP_ALU         |    16|
|3     |DSP_A_B_DATA    |    16|
|4     |DSP_C_DATA      |    16|
|5     |DSP_MULTIPLIER  |    16|
|6     |DSP_M_DATA      |    16|
|7     |DSP_OUTPUT      |    16|
|8     |DSP_PREADD      |    16|
|9     |DSP_PREADD_DATA |    16|
|11    |LUT2            |     1|
|12    |LUT3            |     1|
|13    |LUT4            |     4|
|14    |LUT5            |     1|
|15    |LUT6            |     3|
|16    |SRL16E          |   225|
|17    |FDRE            |   338|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.285 ; gain = 780.609 ; free physical = 13891 ; free virtual = 83278
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 152 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3925.285 ; gain = 597.984 ; free physical = 13933 ; free virtual = 83320
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.293 ; gain = 780.609 ; free physical = 13933 ; free virtual = 83320
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3925.293 ; gain = 0.000 ; free physical = 14041 ; free virtual = 83428
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4006.926 ; gain = 0.000 ; free physical = 13952 ; free virtual = 83339
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Synth Design complete, checksum: 14a00181
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 4006.926 ; gain = 901.035 ; free physical = 14108 ; free virtual = 83495
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_1_synth_1/fir_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fir_1, cache-ID = 25cbe61ab0129639
INFO: [Coretcl 2-1174] Renamed 64 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_1_synth_1/fir_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_1_utilization_synth.rpt -pb fir_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  6 09:28:59 2024...
[Tue Feb  6 09:31:04 2024] fir_1_synth_1 finished
[Tue Feb  6 09:31:04 2024] Waiting for fir_6_synth_1 to finish...

*** Running vivado
    with args -log fir_6.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir_6.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source fir_6.tcl -notrace
Command: synth_design -top fir_6 -part xczu49dr-ffvf1760-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Device 21-403] Loading part xczu49dr-ffvf1760-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2653573
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3383.367 ; gain = 238.688 ; free physical = 13408 ; free virtual = 82794
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_6' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_6/synth/fir_6.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: fir_6 - type: string 
	Parameter C_COEF_FILE bound to: fir_6.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 7 - type: integer 
	Parameter C_FILTER_TYPE bound to: 5 - type: integer 
	Parameter C_INTERP_RATE bound to: 1 - type: integer 
	Parameter C_DECIM_RATE bound to: 1 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 2 - type: integer 
	Parameter C_SYMMETRY bound to: 0 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 7 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 7 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0,0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 7 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 1 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 1 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 0 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 2 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 13 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_18' declared at '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_6/hdl/fir_compiler_v7_2_vh_rfs.vhd:67113' bound to instance 'U0' of component 'fir_compiler_v7_2_18' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_6/synth/fir_6.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'fir_6' (0#1) [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_6/synth/fir_6.vhd:70]
WARNING: [Synth 8-5858] RAM p_casc_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_casc_reg 
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_path_out_reg 
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADDSUB in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADD_BYPASS in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CED in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][61] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][60] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][59] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][58] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][47] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][46] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][45] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][44] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][43] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][42] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][41] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][40] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][39] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][38] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][37] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][36] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][35] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][34] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][33] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][32] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][31] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][30] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][29] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][28] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][27] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][26] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][25] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][24] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][23] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][22] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][21] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][20] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][19] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][18] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][17] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][16] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][15] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][14] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][13] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][12] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][11] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][10] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][9] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][8] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][7] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][6] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][5] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][4] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][3] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][2] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][1] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][0] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][61] in module rounder is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3491.336 ; gain = 346.656 ; free physical = 14448 ; free virtual = 83836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3510.148 ; gain = 365.469 ; free physical = 14448 ; free virtual = 83836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3510.148 ; gain = 365.469 ; free physical = 14448 ; free virtual = 83836
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3522.055 ; gain = 0.000 ; free physical = 14441 ; free virtual = 83828
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_6/fir_6_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_6/fir_6_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_6/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_6/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_6_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_6_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3693.773 ; gain = 0.000 ; free physical = 14258 ; free virtual = 83646
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3693.773 ; gain = 0.000 ; free physical = 14258 ; free virtual = 83645
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3693.773 ; gain = 549.094 ; free physical = 14431 ; free virtual = 83818
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu49dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3693.773 ; gain = 549.094 ; free physical = 14431 ; free virtual = 83818
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_6_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3693.773 ; gain = 549.094 ; free physical = 14431 ; free virtual = 83818
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3693.773 ; gain = 549.094 ; free physical = 14424 ; free virtual = 83813
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_buff_sclr' (delay__parameterized1) to 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_sym_buff_sclr'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3693.773 ; gain = 549.094 ; free physical = 14411 ; free virtual = 83803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3889.281 ; gain = 744.602 ; free physical = 13901 ; free virtual = 83293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3908.297 ; gain = 763.617 ; free physical = 13892 ; free virtual = 83285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.320 ; gain = 774.641 ; free physical = 13891 ; free virtual = 83283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13891 ; free virtual = 83283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13891 ; free virtual = 83283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13891 ; free virtual = 83283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13891 ; free virtual = 83283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13891 ; free virtual = 83283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13891 ; free virtual = 83283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calc_42                 | (C'+(A'*B')')'      | 30     | 18     | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_41                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_40                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_39                 | (PCIN+(A'*B')')'    | 30     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_38                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_37                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_36                 | (PCIN+(A'*B')')'    | 30     | 3      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0_35 | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
|calc_29                 | (C'+(A'*B')')'      | 30     | 18     | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_28                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_27                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_26                 | (PCIN+(A'*B')')'    | 30     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_25                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_24                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc                    | (PCIN+(A'*B')')'    | 30     | 3      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0    | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |DSP_ALU         |    16|
|3     |DSP_A_B_DATA    |    16|
|4     |DSP_C_DATA      |    16|
|5     |DSP_MULTIPLIER  |    16|
|6     |DSP_M_DATA      |    16|
|7     |DSP_OUTPUT      |    16|
|8     |DSP_PREADD      |    16|
|9     |DSP_PREADD_DATA |    16|
|11    |LUT2            |     1|
|12    |LUT3            |     1|
|13    |LUT4            |     4|
|14    |LUT5            |     1|
|15    |LUT6            |     3|
|16    |SRL16E          |   225|
|17    |FDRE            |   338|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13891 ; free virtual = 83283
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 152 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3925.258 ; gain = 596.953 ; free physical = 13932 ; free virtual = 83324
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.266 ; gain = 780.578 ; free physical = 13932 ; free virtual = 83324
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3925.266 ; gain = 0.000 ; free physical = 14038 ; free virtual = 83430
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4006.898 ; gain = 0.000 ; free physical = 13946 ; free virtual = 83338
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Synth Design complete, checksum: 839a6a2d
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 4006.898 ; gain = 901.004 ; free physical = 14101 ; free virtual = 83493
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_6_synth_1/fir_6.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fir_6, cache-ID = 7b0a19b8fe118c74
INFO: [Coretcl 2-1174] Renamed 64 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_6_synth_1/fir_6.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_6_utilization_synth.rpt -pb fir_6_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  6 09:29:54 2024...
[Tue Feb  6 09:31:04 2024] fir_6_synth_1 finished
[Tue Feb  6 09:31:04 2024] Waiting for fir_4_synth_1 to finish...

*** Running vivado
    with args -log fir_4.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir_4.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source fir_4.tcl -notrace
Command: synth_design -top fir_4 -part xczu49dr-ffvf1760-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Device 21-403] Loading part xczu49dr-ffvf1760-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2653914
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3383.363 ; gain = 238.688 ; free physical = 13396 ; free virtual = 82788
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_4' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_4/synth/fir_4.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: fir_4 - type: string 
	Parameter C_COEF_FILE bound to: fir_4.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 7 - type: integer 
	Parameter C_FILTER_TYPE bound to: 5 - type: integer 
	Parameter C_INTERP_RATE bound to: 1 - type: integer 
	Parameter C_DECIM_RATE bound to: 1 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 2 - type: integer 
	Parameter C_SYMMETRY bound to: 0 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 7 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 7 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0,0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 7 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 1 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 1 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 0 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 2 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 13 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_18' declared at '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_4/hdl/fir_compiler_v7_2_vh_rfs.vhd:67113' bound to instance 'U0' of component 'fir_compiler_v7_2_18' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_4/synth/fir_4.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'fir_4' (0#1) [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_4/synth/fir_4.vhd:70]
WARNING: [Synth 8-5858] RAM p_casc_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_casc_reg 
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_path_out_reg 
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADDSUB in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADD_BYPASS in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CED in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][61] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][60] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][59] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][58] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][47] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][46] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][45] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][44] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][43] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][42] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][41] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][40] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][39] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][38] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][37] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][36] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][35] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][34] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][33] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][32] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][31] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][30] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][29] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][28] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][27] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][26] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][25] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][24] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][23] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][22] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][21] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][20] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][19] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][18] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][17] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][16] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][15] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][14] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][13] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][12] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][11] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][10] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][9] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][8] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][7] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][6] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][5] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][4] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][3] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][2] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][1] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][0] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][61] in module rounder is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3491.301 ; gain = 346.625 ; free physical = 14439 ; free virtual = 83832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3509.113 ; gain = 364.438 ; free physical = 14439 ; free virtual = 83832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3509.113 ; gain = 364.438 ; free physical = 14439 ; free virtual = 83832
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3520.020 ; gain = 0.000 ; free physical = 14433 ; free virtual = 83825
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_4/fir_4_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_4/fir_4_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_4/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_4/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_4_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_4_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3691.738 ; gain = 0.000 ; free physical = 14254 ; free virtual = 83647
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3691.738 ; gain = 0.000 ; free physical = 14253 ; free virtual = 83646
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3691.738 ; gain = 547.062 ; free physical = 14420 ; free virtual = 83813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu49dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3691.738 ; gain = 547.062 ; free physical = 14418 ; free virtual = 83811
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_4_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3691.738 ; gain = 547.062 ; free physical = 14420 ; free virtual = 83812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3691.738 ; gain = 547.062 ; free physical = 14415 ; free virtual = 83809
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_buff_sclr' (delay__parameterized1) to 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_sym_buff_sclr'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3691.738 ; gain = 547.062 ; free physical = 14402 ; free virtual = 83800
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3889.277 ; gain = 744.602 ; free physical = 13899 ; free virtual = 83296
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3908.293 ; gain = 763.617 ; free physical = 13886 ; free virtual = 83283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.316 ; gain = 774.641 ; free physical = 13886 ; free virtual = 83284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13887 ; free virtual = 83285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13887 ; free virtual = 83285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13887 ; free virtual = 83284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13887 ; free virtual = 83284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13887 ; free virtual = 83284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13887 ; free virtual = 83284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calc_42                 | (C'+(A'*B')')'      | 30     | 18     | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_41                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_40                 | (PCIN+(A'*B')')'    | 30     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_39                 | (PCIN+(A'*B')')'    | 30     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_38                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_37                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_36                 | (PCIN+(A'*B')')'    | 30     | 5      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0_35 | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
|calc_29                 | (C'+(A'*B')')'      | 30     | 18     | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_28                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_27                 | (PCIN+(A'*B')')'    | 30     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_26                 | (PCIN+(A'*B')')'    | 30     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_25                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_24                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc                    | (PCIN+(A'*B')')'    | 30     | 5      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0    | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |DSP_ALU         |    16|
|3     |DSP_A_B_DATA    |    16|
|4     |DSP_C_DATA      |    16|
|5     |DSP_MULTIPLIER  |    16|
|6     |DSP_M_DATA      |    16|
|7     |DSP_OUTPUT      |    16|
|8     |DSP_PREADD      |    16|
|9     |DSP_PREADD_DATA |    16|
|11    |LUT2            |     1|
|12    |LUT3            |     1|
|13    |LUT4            |     4|
|14    |LUT5            |     1|
|15    |LUT6            |     3|
|16    |SRL16E          |   225|
|17    |FDRE            |   338|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13887 ; free virtual = 83284
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 152 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3925.254 ; gain = 597.953 ; free physical = 13927 ; free virtual = 83324
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.262 ; gain = 780.578 ; free physical = 13927 ; free virtual = 83324
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3925.262 ; gain = 0.000 ; free physical = 14033 ; free virtual = 83431
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4006.895 ; gain = 0.000 ; free physical = 13945 ; free virtual = 83342
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Synth Design complete, checksum: f74bcecc
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 4006.895 ; gain = 901.004 ; free physical = 14102 ; free virtual = 83499
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_4_synth_1/fir_4.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fir_4, cache-ID = d1c075c4dea93649
INFO: [Coretcl 2-1174] Renamed 64 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_4_synth_1/fir_4.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_4_utilization_synth.rpt -pb fir_4_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  6 09:30:49 2024...
[Tue Feb  6 09:31:04 2024] fir_4_synth_1 finished
[Tue Feb  6 09:31:04 2024] Waiting for fir_2_synth_1 to finish...
[Tue Feb  6 09:31:09 2024] Waiting for fir_2_synth_1 to finish...
[Tue Feb  6 09:31:14 2024] Waiting for fir_2_synth_1 to finish...
[Tue Feb  6 09:31:19 2024] Waiting for fir_2_synth_1 to finish...
[Tue Feb  6 09:31:29 2024] Waiting for fir_2_synth_1 to finish...
[Tue Feb  6 09:31:39 2024] Waiting for fir_2_synth_1 to finish...
[Tue Feb  6 09:31:49 2024] Waiting for fir_2_synth_1 to finish...
[Tue Feb  6 09:31:59 2024] Waiting for fir_2_synth_1 to finish...

*** Running vivado
    with args -log fir_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir_2.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source fir_2.tcl -notrace
Command: synth_design -top fir_2 -part xczu49dr-ffvf1760-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Device 21-403] Loading part xczu49dr-ffvf1760-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2654297
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3383.367 ; gain = 238.688 ; free physical = 13290 ; free virtual = 82775
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_2' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_2/synth/fir_2.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: fir_2 - type: string 
	Parameter C_COEF_FILE bound to: fir_2.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 7 - type: integer 
	Parameter C_FILTER_TYPE bound to: 5 - type: integer 
	Parameter C_INTERP_RATE bound to: 1 - type: integer 
	Parameter C_DECIM_RATE bound to: 1 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 2 - type: integer 
	Parameter C_SYMMETRY bound to: 0 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 7 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 7 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0,0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 7 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 1 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 1 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 0 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 2 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 13 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_18' declared at '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:67113' bound to instance 'U0' of component 'fir_compiler_v7_2_18' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_2/synth/fir_2.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'fir_2' (0#1) [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_2/synth/fir_2.vhd:70]
WARNING: [Synth 8-5858] RAM p_casc_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_casc_reg 
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_path_out_reg 
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADDSUB in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADD_BYPASS in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CED in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][61] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][60] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][59] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][58] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][47] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][46] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][45] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][44] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][43] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][42] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][41] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][40] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][39] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][38] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][37] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][36] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][35] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][34] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][33] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][32] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][31] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][30] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][29] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][28] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][27] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][26] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][25] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][24] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][23] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][22] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][21] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][20] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][19] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][18] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][17] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][16] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][15] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][14] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][13] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][12] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][11] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][10] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][9] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][8] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][7] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][6] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][5] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][4] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][3] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][2] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][1] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][0] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][61] in module rounder is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3491.336 ; gain = 346.656 ; free physical = 14338 ; free virtual = 83823
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3510.148 ; gain = 365.469 ; free physical = 14338 ; free virtual = 83823
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3510.148 ; gain = 365.469 ; free physical = 14338 ; free virtual = 83823
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3522.055 ; gain = 0.000 ; free physical = 14331 ; free virtual = 83816
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_2/fir_2_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_2/fir_2_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_2/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_2/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_2_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3693.773 ; gain = 0.000 ; free physical = 14159 ; free virtual = 83645
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3693.773 ; gain = 0.000 ; free physical = 14158 ; free virtual = 83644
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3693.773 ; gain = 549.094 ; free physical = 14322 ; free virtual = 83807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu49dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3693.773 ; gain = 549.094 ; free physical = 14322 ; free virtual = 83807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_2_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3693.773 ; gain = 549.094 ; free physical = 14322 ; free virtual = 83807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3693.773 ; gain = 549.094 ; free physical = 14317 ; free virtual = 83804
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_buff_sclr' (delay__parameterized1) to 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_sym_buff_sclr'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3693.773 ; gain = 549.094 ; free physical = 14303 ; free virtual = 83793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3889.281 ; gain = 744.602 ; free physical = 13798 ; free virtual = 83289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3908.297 ; gain = 763.617 ; free physical = 13785 ; free virtual = 83275
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.320 ; gain = 774.641 ; free physical = 13783 ; free virtual = 83273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13781 ; free virtual = 83271
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13781 ; free virtual = 83271
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13781 ; free virtual = 83271
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13781 ; free virtual = 83271
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13781 ; free virtual = 83271
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13781 ; free virtual = 83271
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calc_42                 | (C'+(A'*B')')'      | 30     | 18     | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_41                 | (PCIN+(A'*B')')'    | 30     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_40                 | (PCIN+(A'*B')')'    | 30     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_39                 | (PCIN+(A'*B')')'    | 30     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_38                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_37                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_36                 | (PCIN+(A'*B')')'    | 30     | 0      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0_35 | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
|calc_29                 | (C'+(A'*B')')'      | 30     | 18     | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_28                 | (PCIN+(A'*B')')'    | 30     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_27                 | (PCIN+(A'*B')')'    | 30     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_26                 | (PCIN+(A'*B')')'    | 30     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_25                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_24                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc                    | (PCIN+(A'*B')')'    | 30     | 0      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0    | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |DSP_ALU         |    16|
|3     |DSP_A_B_DATA    |    16|
|4     |DSP_C_DATA      |    16|
|5     |DSP_MULTIPLIER  |    16|
|6     |DSP_M_DATA      |    16|
|7     |DSP_OUTPUT      |    16|
|8     |DSP_PREADD      |    16|
|9     |DSP_PREADD_DATA |    16|
|11    |LUT2            |     1|
|12    |LUT3            |     1|
|13    |LUT4            |     4|
|14    |LUT5            |     1|
|15    |LUT6            |     3|
|16    |SRL16E          |   225|
|17    |FDRE            |   338|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13781 ; free virtual = 83271
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 152 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3925.258 ; gain = 596.953 ; free physical = 13821 ; free virtual = 83311
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.266 ; gain = 780.578 ; free physical = 13821 ; free virtual = 83311
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3925.266 ; gain = 0.000 ; free physical = 13935 ; free virtual = 83425
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4006.898 ; gain = 0.000 ; free physical = 13851 ; free virtual = 83342
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Synth Design complete, checksum: dd8cc1a5
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 4006.898 ; gain = 901.004 ; free physical = 14006 ; free virtual = 83496
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_2_synth_1/fir_2.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fir_2, cache-ID = 5789b5318c38fea2
INFO: [Coretcl 2-1174] Renamed 64 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_2_synth_1/fir_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_2_utilization_synth.rpt -pb fir_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  6 09:31:44 2024...
[Tue Feb  6 09:31:59 2024] fir_2_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:55 . Memory (MB): peak = 8270.438 ; gain = 0.000 ; free physical = 15196 ; free virtual = 84685
wait_on_run dds_0_synth_1
wait_on_run fir_7_synth_1
wait_on_run fir_5_synth_1
wait_on_run fir_3_synth_1
wait_on_run fir_1_synth_1
wait_on_run fir_6_synth_1
wait_on_run fir_4_synth_1
wait_on_run fir_2_synth_1
wait_on_run fir_0_synth_1

[Tue Feb  6 09:31:59 2024] Waiting for dds_0_synth_1 to finish...

*** Running vivado
    with args -log dds_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dds_0.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source dds_0.tcl -notrace
Command: synth_design -top dds_0 -part xczu49dr-ffvf1760-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Device 21-403] Loading part xczu49dr-ffvf1760-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2650837
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3383.367 ; gain = 239.656 ; free physical = 13386 ; free virtual = 82831
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'dds_0' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:69]
WARNING: [Synth 8-5640] Port 'debug_axi_pinc_in' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_axi_poff_in' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_axi_resync_in' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_axi_chan_in' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_core_nd' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_phase' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_phase_nd' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_MODE_OF_OPERATION bound to: 0 - type: integer 
	Parameter C_MODULUS bound to: 9 - type: integer 
	Parameter C_ACCUMULATOR_WIDTH bound to: 32 - type: integer 
	Parameter C_CHANNELS bound to: 1 - type: integer 
	Parameter C_HAS_PHASE_OUT bound to: 0 - type: integer 
	Parameter C_HAS_PHASEGEN bound to: 1 - type: integer 
	Parameter C_HAS_SINCOS bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_NEGATIVE_COSINE bound to: 0 - type: integer 
	Parameter C_NEGATIVE_SINE bound to: 1 - type: integer 
	Parameter C_NOISE_SHAPING bound to: 1 - type: integer 
	Parameter C_OUTPUTS_REQUIRED bound to: 2 - type: integer 
	Parameter C_OUTPUT_FORM bound to: 0 - type: integer 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_PHASE_ANGLE_WIDTH bound to: 14 - type: integer 
	Parameter C_PHASE_INCREMENT bound to: 3 - type: integer 
	Parameter C_PHASE_INCREMENT_VALUE bound to: 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0 - type: string 
	Parameter C_RESYNC bound to: 0 - type: integer 
	Parameter C_PHASE_OFFSET bound to: 0 - type: integer 
	Parameter C_PHASE_OFFSET_VALUE bound to: 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0 - type: string 
	Parameter C_OPTIMISE_GOAL bound to: 0 - type: integer 
	Parameter C_USE_DSP48 bound to: 0 - type: integer 
	Parameter C_POR_MODE bound to: 0 - type: integer 
	Parameter C_AMPLITUDE bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_HAS_S_PHASE bound to: 1 - type: integer 
	Parameter C_S_PHASE_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_PHASE_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_PHASE_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_S_CONFIG bound to: 0 - type: integer 
	Parameter C_S_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_S_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_M_DATA bound to: 1 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_M_PHASE bound to: 0 - type: integer 
	Parameter C_M_PHASE_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_M_PHASE_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_PHASE_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_CHAN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dds_compiler_v6_0_22' declared at '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/hdl/dds_compiler_v6_0_vh_rfs.vhd:47308' bound to instance 'U0' of component 'dds_compiler_v6_0_22' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:174]
INFO: [Synth 8-256] done synthesizing module 'dds_0' (0#1) [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:69]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module sin_cos is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module dither_wrap is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port chan_addr[0] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port chan_addr_del2[0] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port chan_addr_del3[0] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[3] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[2] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[1] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[0] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port phase_inc_we in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port phase_adj_we in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[31] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[30] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[29] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[28] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[27] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[26] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[25] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[24] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[23] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[22] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[21] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[20] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[19] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[18] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[17] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[16] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[15] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[14] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[13] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[12] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[11] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[10] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[9] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[8] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[7] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[6] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[5] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[4] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[3] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[2] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[1] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[0] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[31] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[30] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[29] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[28] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[27] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[26] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[25] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[24] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[23] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[22] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[21] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[20] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[19] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[18] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[17] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[16] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[15] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[14] in module accum is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3461.336 ; gain = 317.625 ; free physical = 14427 ; free virtual = 83875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3481.148 ; gain = 337.438 ; free physical = 14429 ; free virtual = 83877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3481.148 ; gain = 337.438 ; free physical = 14429 ; free virtual = 83877
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3481.148 ; gain = 0.000 ; free physical = 14422 ; free virtual = 83870
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/dds_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/dds_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/dds_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/dds_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3654.805 ; gain = 0.000 ; free physical = 14245 ; free virtual = 83697
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3654.805 ; gain = 0.000 ; free physical = 14244 ; free virtual = 83696
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3654.805 ; gain = 511.094 ; free physical = 14396 ; free virtual = 83848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu49dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3654.805 ; gain = 511.094 ; free physical = 14396 ; free virtual = 83848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/dds_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3654.805 ; gain = 511.094 ; free physical = 14396 ; free virtual = 83848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3654.805 ; gain = 511.094 ; free physical = 14388 ; free virtual = 83843
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3654.805 ; gain = 511.094 ; free physical = 14375 ; free virtual = 83835
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3889.156 ; gain = 745.445 ; free physical = 13868 ; free virtual = 83331
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3899.172 ; gain = 755.461 ; free physical = 13859 ; free virtual = 83322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3915.188 ; gain = 771.477 ; free physical = 13858 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    13|
|2     |LUT1     |     5|
|3     |LUT2     |    77|
|4     |LUT3     |    16|
|5     |LUT4     |    32|
|6     |RAMB36E2 |     2|
|8     |SRL16E   |     1|
|9     |FDRE     |   164|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 3919.156 ; gain = 601.789 ; free physical = 13899 ; free virtual = 83362
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.164 ; gain = 775.445 ; free physical = 13899 ; free virtual = 83362
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3933.094 ; gain = 0.000 ; free physical = 14007 ; free virtual = 83470
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3992.859 ; gain = 0.000 ; free physical = 13924 ; free virtual = 83387
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 787dc320
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 108 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 3992.859 ; gain = 886.965 ; free physical = 14073 ; free virtual = 83536
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/dds_0_synth_1/dds_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP dds_0, cache-ID = 5da7a6972b6cb84f
INFO: [Coretcl 2-1174] Renamed 18 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/dds_0_synth_1/dds_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dds_0_utilization_synth.rpt -pb dds_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  6 09:25:19 2024...
[Tue Feb  6 09:31:59 2024] dds_0_synth_1 finished
[Tue Feb  6 09:31:59 2024] Waiting for fir_7_synth_1 to finish...

*** Running vivado
    with args -log fir_7.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir_7.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source fir_7.tcl -notrace
Command: synth_design -top fir_7 -part xczu49dr-ffvf1760-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Device 21-403] Loading part xczu49dr-ffvf1760-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2651858
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3383.363 ; gain = 238.688 ; free physical = 13461 ; free virtual = 82827
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_7' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/synth/fir_7.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: fir_7 - type: string 
	Parameter C_COEF_FILE bound to: fir_7.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 7 - type: integer 
	Parameter C_FILTER_TYPE bound to: 5 - type: integer 
	Parameter C_INTERP_RATE bound to: 1 - type: integer 
	Parameter C_DECIM_RATE bound to: 1 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 2 - type: integer 
	Parameter C_SYMMETRY bound to: 0 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 7 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 7 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0,0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 7 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 1 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 1 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 0 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 2 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 13 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_18' declared at '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/hdl/fir_compiler_v7_2_vh_rfs.vhd:67113' bound to instance 'U0' of component 'fir_compiler_v7_2_18' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/synth/fir_7.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'fir_7' (0#1) [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/synth/fir_7.vhd:70]
WARNING: [Synth 8-5858] RAM p_casc_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_casc_reg 
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_path_out_reg 
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADDSUB in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADD_BYPASS in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CED in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][61] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][60] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][59] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][58] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][47] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][46] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][45] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][44] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][43] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][42] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][41] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][40] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][39] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][38] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][37] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][36] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][35] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][34] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][33] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][32] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][31] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][30] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][29] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][28] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][27] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][26] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][25] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][24] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][23] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][22] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][21] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][20] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][19] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][18] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][17] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][16] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][15] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][14] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][13] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][12] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][11] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][10] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][9] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][8] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][7] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][6] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][5] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][4] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][3] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][2] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][1] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][0] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][61] in module rounder is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3491.301 ; gain = 346.625 ; free physical = 14500 ; free virtual = 83867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3509.113 ; gain = 364.438 ; free physical = 14500 ; free virtual = 83867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3509.113 ; gain = 364.438 ; free physical = 14500 ; free virtual = 83867
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3520.020 ; gain = 0.000 ; free physical = 14494 ; free virtual = 83860
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/fir_7_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/fir_7_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_7_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_7_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3691.738 ; gain = 0.000 ; free physical = 14379 ; free virtual = 83745
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3691.738 ; gain = 0.000 ; free physical = 14377 ; free virtual = 83744
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3691.738 ; gain = 547.062 ; free physical = 14490 ; free virtual = 83857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu49dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3691.738 ; gain = 547.062 ; free physical = 14488 ; free virtual = 83855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_7_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3691.738 ; gain = 547.062 ; free physical = 14490 ; free virtual = 83857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3691.738 ; gain = 547.062 ; free physical = 14485 ; free virtual = 83853
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_buff_sclr' (delay__parameterized1) to 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_sym_buff_sclr'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3691.738 ; gain = 547.062 ; free physical = 14472 ; free virtual = 83844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3889.246 ; gain = 744.570 ; free physical = 13966 ; free virtual = 83338
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3908.262 ; gain = 763.586 ; free physical = 13954 ; free virtual = 83326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.285 ; gain = 774.609 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.223 ; gain = 780.547 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.223 ; gain = 780.547 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.223 ; gain = 780.547 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.223 ; gain = 780.547 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.223 ; gain = 780.547 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.223 ; gain = 780.547 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calc_42                 | (C'+(A'*B')')'      | 30     | 5      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_41                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_40                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_39                 | (PCIN+(A'*B')')'    | 30     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_38                 | (PCIN+(A'*B')')'    | 30     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_37                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_36                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0_35 | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
|calc_29                 | (C'+(A'*B')')'      | 30     | 5      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_28                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_27                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_26                 | (PCIN+(A'*B')')'    | 30     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_25                 | (PCIN+(A'*B')')'    | 30     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_24                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc                    | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0    | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |DSP_ALU         |    16|
|3     |DSP_A_B_DATA    |    16|
|4     |DSP_C_DATA      |    16|
|5     |DSP_MULTIPLIER  |    16|
|6     |DSP_M_DATA      |    16|
|7     |DSP_OUTPUT      |    16|
|8     |DSP_PREADD      |    16|
|9     |DSP_PREADD_DATA |    16|
|11    |LUT2            |     1|
|12    |LUT3            |     1|
|13    |LUT4            |     4|
|14    |LUT5            |     1|
|15    |LUT6            |     3|
|16    |SRL16E          |   225|
|17    |FDRE            |   338|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.223 ; gain = 780.547 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 152 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3925.223 ; gain = 597.922 ; free physical = 13990 ; free virtual = 83362
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.230 ; gain = 780.547 ; free physical = 13990 ; free virtual = 83362
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3925.230 ; gain = 0.000 ; free physical = 14095 ; free virtual = 83467
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4006.863 ; gain = 0.000 ; free physical = 14006 ; free virtual = 83378
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Synth Design complete, checksum: b0291819
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 4006.863 ; gain = 900.973 ; free physical = 14163 ; free virtual = 83535
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_7_synth_1/fir_7.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fir_7, cache-ID = 1aaa23a2ae6f48bf
INFO: [Coretcl 2-1174] Renamed 64 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_7_synth_1/fir_7.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_7_utilization_synth.rpt -pb fir_7_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  6 09:26:14 2024...
[Tue Feb  6 09:31:59 2024] fir_7_synth_1 finished
[Tue Feb  6 09:31:59 2024] Waiting for fir_5_synth_1 to finish...

*** Running vivado
    with args -log fir_5.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir_5.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source fir_5.tcl -notrace
Command: synth_design -top fir_5 -part xczu49dr-ffvf1760-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Device 21-403] Loading part xczu49dr-ffvf1760-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2652186
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3383.363 ; gain = 238.688 ; free physical = 13458 ; free virtual = 82829
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_5' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_5/synth/fir_5.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: fir_5 - type: string 
	Parameter C_COEF_FILE bound to: fir_5.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 7 - type: integer 
	Parameter C_FILTER_TYPE bound to: 5 - type: integer 
	Parameter C_INTERP_RATE bound to: 1 - type: integer 
	Parameter C_DECIM_RATE bound to: 1 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 2 - type: integer 
	Parameter C_SYMMETRY bound to: 0 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 7 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 7 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0,0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 7 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 1 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 1 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 0 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 2 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 13 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_18' declared at '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:67113' bound to instance 'U0' of component 'fir_compiler_v7_2_18' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_5/synth/fir_5.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'fir_5' (0#1) [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_5/synth/fir_5.vhd:70]
WARNING: [Synth 8-5858] RAM p_casc_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_casc_reg 
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_path_out_reg 
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADDSUB in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADD_BYPASS in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CED in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][61] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][60] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][59] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][58] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][47] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][46] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][45] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][44] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][43] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][42] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][41] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][40] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][39] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][38] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][37] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][36] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][35] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][34] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][33] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][32] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][31] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][30] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][29] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][28] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][27] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][26] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][25] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][24] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][23] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][22] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][21] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][20] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][19] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][18] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][17] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][16] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][15] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][14] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][13] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][12] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][11] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][10] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][9] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][8] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][7] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][6] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][5] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][4] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][3] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][2] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][1] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][0] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][61] in module rounder is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3491.332 ; gain = 346.656 ; free physical = 14497 ; free virtual = 83869
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3510.145 ; gain = 365.469 ; free physical = 14497 ; free virtual = 83869
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3510.145 ; gain = 365.469 ; free physical = 14497 ; free virtual = 83869
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3522.051 ; gain = 0.000 ; free physical = 14490 ; free virtual = 83863
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_5/fir_5_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_5/fir_5_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_5/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_5/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_5_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_5_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3692.770 ; gain = 0.000 ; free physical = 14359 ; free virtual = 83731
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3692.770 ; gain = 0.000 ; free physical = 14358 ; free virtual = 83730
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14479 ; free virtual = 83851
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu49dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14479 ; free virtual = 83851
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_5_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14479 ; free virtual = 83851
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14475 ; free virtual = 83849
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_buff_sclr' (delay__parameterized1) to 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_sym_buff_sclr'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14462 ; free virtual = 83839
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3889.277 ; gain = 744.602 ; free physical = 13953 ; free virtual = 83330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3908.293 ; gain = 763.617 ; free physical = 13942 ; free virtual = 83319
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.316 ; gain = 774.641 ; free physical = 13941 ; free virtual = 83318
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13939 ; free virtual = 83316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13939 ; free virtual = 83316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13939 ; free virtual = 83316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13939 ; free virtual = 83316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13939 ; free virtual = 83316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13939 ; free virtual = 83316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calc_42                 | (C'+(A'*B')')'      | 30     | 3      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_41                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_40                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_39                 | (PCIN+(A'*B')')'    | 30     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_38                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_37                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_36                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0_35 | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
|calc_29                 | (C'+(A'*B')')'      | 30     | 3      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_28                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_27                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_26                 | (PCIN+(A'*B')')'    | 30     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_25                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_24                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc                    | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0    | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |DSP_ALU         |    16|
|3     |DSP_A_B_DATA    |    16|
|4     |DSP_C_DATA      |    16|
|5     |DSP_MULTIPLIER  |    16|
|6     |DSP_M_DATA      |    16|
|7     |DSP_OUTPUT      |    16|
|8     |DSP_PREADD      |    16|
|9     |DSP_PREADD_DATA |    16|
|11    |LUT2            |     1|
|12    |LUT3            |     1|
|13    |LUT4            |     4|
|14    |LUT5            |     1|
|15    |LUT6            |     3|
|16    |SRL16E          |   225|
|17    |FDRE            |   338|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13939 ; free virtual = 83316
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 152 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3925.254 ; gain = 597.953 ; free physical = 13978 ; free virtual = 83355
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.262 ; gain = 780.578 ; free physical = 13978 ; free virtual = 83355
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3925.262 ; gain = 0.000 ; free physical = 14081 ; free virtual = 83458
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4006.895 ; gain = 0.000 ; free physical = 13993 ; free virtual = 83369
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Synth Design complete, checksum: 9320b9ae
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 4006.895 ; gain = 901.004 ; free physical = 14151 ; free virtual = 83527
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_5_synth_1/fir_5.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fir_5, cache-ID = 025adf68a5becbad
INFO: [Coretcl 2-1174] Renamed 64 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_5_synth_1/fir_5.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_5_utilization_synth.rpt -pb fir_5_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  6 09:27:09 2024...
[Tue Feb  6 09:31:59 2024] fir_5_synth_1 finished
[Tue Feb  6 09:31:59 2024] Waiting for fir_3_synth_1 to finish...

*** Running vivado
    with args -log fir_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir_3.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source fir_3.tcl -notrace
Command: synth_design -top fir_3 -part xczu49dr-ffvf1760-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Device 21-403] Loading part xczu49dr-ffvf1760-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2652600
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3383.363 ; gain = 238.688 ; free physical = 13432 ; free virtual = 82808
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_3' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_3/synth/fir_3.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: fir_3 - type: string 
	Parameter C_COEF_FILE bound to: fir_3.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 7 - type: integer 
	Parameter C_FILTER_TYPE bound to: 5 - type: integer 
	Parameter C_INTERP_RATE bound to: 1 - type: integer 
	Parameter C_DECIM_RATE bound to: 1 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 2 - type: integer 
	Parameter C_SYMMETRY bound to: 0 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 7 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 7 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0,0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 7 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 1 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 1 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 0 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 2 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 13 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_18' declared at '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_3/hdl/fir_compiler_v7_2_vh_rfs.vhd:67113' bound to instance 'U0' of component 'fir_compiler_v7_2_18' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_3/synth/fir_3.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'fir_3' (0#1) [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_3/synth/fir_3.vhd:70]
WARNING: [Synth 8-5858] RAM p_casc_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_casc_reg 
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_path_out_reg 
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADDSUB in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADD_BYPASS in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CED in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][61] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][60] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][59] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][58] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][47] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][46] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][45] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][44] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][43] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][42] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][41] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][40] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][39] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][38] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][37] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][36] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][35] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][34] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][33] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][32] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][31] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][30] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][29] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][28] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][27] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][26] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][25] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][24] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][23] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][22] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][21] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][20] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][19] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][18] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][17] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][16] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][15] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][14] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][13] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][12] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][11] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][10] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][9] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][8] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][7] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][6] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][5] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][4] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][3] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][2] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][1] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][0] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][61] in module rounder is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3491.332 ; gain = 346.656 ; free physical = 14479 ; free virtual = 83857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3510.145 ; gain = 365.469 ; free physical = 14480 ; free virtual = 83857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3510.145 ; gain = 365.469 ; free physical = 14480 ; free virtual = 83857
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3522.051 ; gain = 0.000 ; free physical = 14473 ; free virtual = 83850
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_3/fir_3_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_3/fir_3_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_3/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_3/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_3_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_3_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3692.770 ; gain = 0.000 ; free physical = 14349 ; free virtual = 83727
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3692.770 ; gain = 0.000 ; free physical = 14348 ; free virtual = 83726
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14476 ; free virtual = 83853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu49dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14476 ; free virtual = 83853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_3_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14476 ; free virtual = 83853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14471 ; free virtual = 83850
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_buff_sclr' (delay__parameterized1) to 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_sym_buff_sclr'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14454 ; free virtual = 83836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3889.277 ; gain = 744.602 ; free physical = 13952 ; free virtual = 83334
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3908.293 ; gain = 763.617 ; free physical = 13940 ; free virtual = 83322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.316 ; gain = 774.641 ; free physical = 13940 ; free virtual = 83322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13942 ; free virtual = 83324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13942 ; free virtual = 83324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13942 ; free virtual = 83324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13942 ; free virtual = 83324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13942 ; free virtual = 83324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13942 ; free virtual = 83324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calc_42                 | (C'+(A'*B')')'      | 30     | 18     | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_41                 | (PCIN+(A'*B')')'    | 30     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_40                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_39                 | (PCIN+(A'*B')')'    | 30     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_38                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_37                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_36                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0_35 | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
|calc_29                 | (C'+(A'*B')')'      | 30     | 18     | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_28                 | (PCIN+(A'*B')')'    | 30     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_27                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_26                 | (PCIN+(A'*B')')'    | 30     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_25                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_24                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc                    | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0    | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |DSP_ALU         |    16|
|3     |DSP_A_B_DATA    |    16|
|4     |DSP_C_DATA      |    16|
|5     |DSP_MULTIPLIER  |    16|
|6     |DSP_M_DATA      |    16|
|7     |DSP_OUTPUT      |    16|
|8     |DSP_PREADD      |    16|
|9     |DSP_PREADD_DATA |    16|
|11    |LUT2            |     1|
|12    |LUT3            |     1|
|13    |LUT4            |     4|
|14    |LUT5            |     1|
|15    |LUT6            |     3|
|16    |SRL16E          |   225|
|17    |FDRE            |   338|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13942 ; free virtual = 83324
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 152 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3925.254 ; gain = 597.953 ; free physical = 13979 ; free virtual = 83361
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.262 ; gain = 780.578 ; free physical = 13979 ; free virtual = 83361
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3925.262 ; gain = 0.000 ; free physical = 14080 ; free virtual = 83462
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4006.895 ; gain = 0.000 ; free physical = 13990 ; free virtual = 83372
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Synth Design complete, checksum: 338dbd63
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 4006.895 ; gain = 901.004 ; free physical = 14146 ; free virtual = 83528
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_3_synth_1/fir_3.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fir_3, cache-ID = 446e3a0567618083
INFO: [Coretcl 2-1174] Renamed 64 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_3_synth_1/fir_3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_3_utilization_synth.rpt -pb fir_3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  6 09:28:04 2024...
[Tue Feb  6 09:31:59 2024] fir_3_synth_1 finished
[Tue Feb  6 09:31:59 2024] Waiting for fir_1_synth_1 to finish...

*** Running vivado
    with args -log fir_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir_1.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source fir_1.tcl -notrace
Command: synth_design -top fir_1 -part xczu49dr-ffvf1760-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Device 21-403] Loading part xczu49dr-ffvf1760-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2653211
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3383.363 ; gain = 238.688 ; free physical = 13415 ; free virtual = 82797
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_1' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_1/synth/fir_1.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: fir_1 - type: string 
	Parameter C_COEF_FILE bound to: fir_1.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 7 - type: integer 
	Parameter C_FILTER_TYPE bound to: 5 - type: integer 
	Parameter C_INTERP_RATE bound to: 1 - type: integer 
	Parameter C_DECIM_RATE bound to: 1 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 2 - type: integer 
	Parameter C_SYMMETRY bound to: 0 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 7 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 7 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0,0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 7 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 1 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 1 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 0 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 2 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 13 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_18' declared at '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_1/hdl/fir_compiler_v7_2_vh_rfs.vhd:67113' bound to instance 'U0' of component 'fir_compiler_v7_2_18' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_1/synth/fir_1.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'fir_1' (0#1) [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_1/synth/fir_1.vhd:70]
WARNING: [Synth 8-5858] RAM p_casc_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_casc_reg 
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_path_out_reg 
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADDSUB in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADD_BYPASS in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CED in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][61] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][60] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][59] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][58] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][47] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][46] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][45] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][44] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][43] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][42] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][41] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][40] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][39] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][38] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][37] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][36] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][35] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][34] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][33] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][32] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][31] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][30] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][29] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][28] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][27] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][26] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][25] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][24] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][23] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][22] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][21] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][20] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][19] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][18] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][17] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][16] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][15] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][14] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][13] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][12] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][11] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][10] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][9] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][8] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][7] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][6] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][5] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][4] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][3] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][2] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][1] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][0] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][61] in module rounder is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3491.332 ; gain = 346.656 ; free physical = 14455 ; free virtual = 83837
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3510.145 ; gain = 365.469 ; free physical = 14455 ; free virtual = 83838
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3510.145 ; gain = 365.469 ; free physical = 14455 ; free virtual = 83838
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3522.051 ; gain = 0.000 ; free physical = 14454 ; free virtual = 83836
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_1/fir_1_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_1/fir_1_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_1/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_1/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3692.770 ; gain = 0.000 ; free physical = 14332 ; free virtual = 83715
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3692.770 ; gain = 0.000 ; free physical = 14331 ; free virtual = 83714
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14438 ; free virtual = 83820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu49dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14438 ; free virtual = 83821
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14438 ; free virtual = 83821
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14431 ; free virtual = 83814
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_buff_sclr' (delay__parameterized1) to 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_sym_buff_sclr'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14417 ; free virtual = 83804
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3889.309 ; gain = 744.633 ; free physical = 13906 ; free virtual = 83293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3908.324 ; gain = 763.648 ; free physical = 13892 ; free virtual = 83279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.348 ; gain = 774.672 ; free physical = 13892 ; free virtual = 83279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.285 ; gain = 780.609 ; free physical = 13892 ; free virtual = 83279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.285 ; gain = 780.609 ; free physical = 13892 ; free virtual = 83279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.285 ; gain = 780.609 ; free physical = 13891 ; free virtual = 83278
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.285 ; gain = 780.609 ; free physical = 13891 ; free virtual = 83278
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.285 ; gain = 780.609 ; free physical = 13891 ; free virtual = 83278
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.285 ; gain = 780.609 ; free physical = 13891 ; free virtual = 83278
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calc_42                 | (C'+(A'*B')')'      | 30     | 18     | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_41                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_40                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_39                 | (PCIN+(A'*B')')'    | 30     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_38                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_37                 | (PCIN+(A'*B')')'    | 30     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_36                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0_35 | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
|calc_29                 | (C'+(A'*B')')'      | 30     | 18     | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_28                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_27                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_26                 | (PCIN+(A'*B')')'    | 30     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_25                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_24                 | (PCIN+(A'*B')')'    | 30     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc                    | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0    | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |DSP_ALU         |    16|
|3     |DSP_A_B_DATA    |    16|
|4     |DSP_C_DATA      |    16|
|5     |DSP_MULTIPLIER  |    16|
|6     |DSP_M_DATA      |    16|
|7     |DSP_OUTPUT      |    16|
|8     |DSP_PREADD      |    16|
|9     |DSP_PREADD_DATA |    16|
|11    |LUT2            |     1|
|12    |LUT3            |     1|
|13    |LUT4            |     4|
|14    |LUT5            |     1|
|15    |LUT6            |     3|
|16    |SRL16E          |   225|
|17    |FDRE            |   338|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.285 ; gain = 780.609 ; free physical = 13891 ; free virtual = 83278
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 152 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3925.285 ; gain = 597.984 ; free physical = 13933 ; free virtual = 83320
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.293 ; gain = 780.609 ; free physical = 13933 ; free virtual = 83320
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3925.293 ; gain = 0.000 ; free physical = 14041 ; free virtual = 83428
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4006.926 ; gain = 0.000 ; free physical = 13952 ; free virtual = 83339
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Synth Design complete, checksum: 14a00181
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 4006.926 ; gain = 901.035 ; free physical = 14108 ; free virtual = 83495
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_1_synth_1/fir_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fir_1, cache-ID = 25cbe61ab0129639
INFO: [Coretcl 2-1174] Renamed 64 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_1_synth_1/fir_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_1_utilization_synth.rpt -pb fir_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  6 09:28:59 2024...
[Tue Feb  6 09:31:59 2024] fir_1_synth_1 finished
[Tue Feb  6 09:31:59 2024] Waiting for fir_6_synth_1 to finish...

*** Running vivado
    with args -log fir_6.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir_6.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source fir_6.tcl -notrace
Command: synth_design -top fir_6 -part xczu49dr-ffvf1760-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Device 21-403] Loading part xczu49dr-ffvf1760-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2653573
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3383.367 ; gain = 238.688 ; free physical = 13408 ; free virtual = 82794
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_6' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_6/synth/fir_6.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: fir_6 - type: string 
	Parameter C_COEF_FILE bound to: fir_6.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 7 - type: integer 
	Parameter C_FILTER_TYPE bound to: 5 - type: integer 
	Parameter C_INTERP_RATE bound to: 1 - type: integer 
	Parameter C_DECIM_RATE bound to: 1 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 2 - type: integer 
	Parameter C_SYMMETRY bound to: 0 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 7 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 7 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0,0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 7 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 1 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 1 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 0 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 2 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 13 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_18' declared at '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_6/hdl/fir_compiler_v7_2_vh_rfs.vhd:67113' bound to instance 'U0' of component 'fir_compiler_v7_2_18' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_6/synth/fir_6.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'fir_6' (0#1) [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_6/synth/fir_6.vhd:70]
WARNING: [Synth 8-5858] RAM p_casc_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_casc_reg 
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_path_out_reg 
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADDSUB in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADD_BYPASS in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CED in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][61] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][60] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][59] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][58] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][47] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][46] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][45] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][44] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][43] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][42] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][41] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][40] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][39] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][38] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][37] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][36] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][35] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][34] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][33] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][32] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][31] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][30] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][29] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][28] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][27] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][26] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][25] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][24] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][23] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][22] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][21] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][20] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][19] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][18] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][17] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][16] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][15] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][14] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][13] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][12] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][11] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][10] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][9] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][8] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][7] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][6] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][5] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][4] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][3] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][2] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][1] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][0] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][61] in module rounder is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3491.336 ; gain = 346.656 ; free physical = 14448 ; free virtual = 83836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3510.148 ; gain = 365.469 ; free physical = 14448 ; free virtual = 83836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3510.148 ; gain = 365.469 ; free physical = 14448 ; free virtual = 83836
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3522.055 ; gain = 0.000 ; free physical = 14441 ; free virtual = 83828
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_6/fir_6_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_6/fir_6_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_6/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_6/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_6_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_6_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3693.773 ; gain = 0.000 ; free physical = 14258 ; free virtual = 83646
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3693.773 ; gain = 0.000 ; free physical = 14258 ; free virtual = 83645
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3693.773 ; gain = 549.094 ; free physical = 14431 ; free virtual = 83818
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu49dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3693.773 ; gain = 549.094 ; free physical = 14431 ; free virtual = 83818
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_6_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3693.773 ; gain = 549.094 ; free physical = 14431 ; free virtual = 83818
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3693.773 ; gain = 549.094 ; free physical = 14424 ; free virtual = 83813
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_buff_sclr' (delay__parameterized1) to 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_sym_buff_sclr'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3693.773 ; gain = 549.094 ; free physical = 14411 ; free virtual = 83803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3889.281 ; gain = 744.602 ; free physical = 13901 ; free virtual = 83293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3908.297 ; gain = 763.617 ; free physical = 13892 ; free virtual = 83285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.320 ; gain = 774.641 ; free physical = 13891 ; free virtual = 83283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13891 ; free virtual = 83283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13891 ; free virtual = 83283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13891 ; free virtual = 83283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13891 ; free virtual = 83283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13891 ; free virtual = 83283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13891 ; free virtual = 83283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calc_42                 | (C'+(A'*B')')'      | 30     | 18     | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_41                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_40                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_39                 | (PCIN+(A'*B')')'    | 30     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_38                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_37                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_36                 | (PCIN+(A'*B')')'    | 30     | 3      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0_35 | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
|calc_29                 | (C'+(A'*B')')'      | 30     | 18     | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_28                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_27                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_26                 | (PCIN+(A'*B')')'    | 30     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_25                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_24                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc                    | (PCIN+(A'*B')')'    | 30     | 3      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0    | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |DSP_ALU         |    16|
|3     |DSP_A_B_DATA    |    16|
|4     |DSP_C_DATA      |    16|
|5     |DSP_MULTIPLIER  |    16|
|6     |DSP_M_DATA      |    16|
|7     |DSP_OUTPUT      |    16|
|8     |DSP_PREADD      |    16|
|9     |DSP_PREADD_DATA |    16|
|11    |LUT2            |     1|
|12    |LUT3            |     1|
|13    |LUT4            |     4|
|14    |LUT5            |     1|
|15    |LUT6            |     3|
|16    |SRL16E          |   225|
|17    |FDRE            |   338|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13891 ; free virtual = 83283
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 152 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3925.258 ; gain = 596.953 ; free physical = 13932 ; free virtual = 83324
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.266 ; gain = 780.578 ; free physical = 13932 ; free virtual = 83324
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3925.266 ; gain = 0.000 ; free physical = 14038 ; free virtual = 83430
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4006.898 ; gain = 0.000 ; free physical = 13946 ; free virtual = 83338
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Synth Design complete, checksum: 839a6a2d
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 4006.898 ; gain = 901.004 ; free physical = 14101 ; free virtual = 83493
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_6_synth_1/fir_6.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fir_6, cache-ID = 7b0a19b8fe118c74
INFO: [Coretcl 2-1174] Renamed 64 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_6_synth_1/fir_6.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_6_utilization_synth.rpt -pb fir_6_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  6 09:29:54 2024...
[Tue Feb  6 09:31:59 2024] fir_6_synth_1 finished
[Tue Feb  6 09:31:59 2024] Waiting for fir_4_synth_1 to finish...

*** Running vivado
    with args -log fir_4.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir_4.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source fir_4.tcl -notrace
Command: synth_design -top fir_4 -part xczu49dr-ffvf1760-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Device 21-403] Loading part xczu49dr-ffvf1760-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2653914
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3383.363 ; gain = 238.688 ; free physical = 13396 ; free virtual = 82788
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_4' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_4/synth/fir_4.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: fir_4 - type: string 
	Parameter C_COEF_FILE bound to: fir_4.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 7 - type: integer 
	Parameter C_FILTER_TYPE bound to: 5 - type: integer 
	Parameter C_INTERP_RATE bound to: 1 - type: integer 
	Parameter C_DECIM_RATE bound to: 1 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 2 - type: integer 
	Parameter C_SYMMETRY bound to: 0 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 7 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 7 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0,0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 7 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 1 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 1 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 0 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 2 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 13 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_18' declared at '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_4/hdl/fir_compiler_v7_2_vh_rfs.vhd:67113' bound to instance 'U0' of component 'fir_compiler_v7_2_18' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_4/synth/fir_4.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'fir_4' (0#1) [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_4/synth/fir_4.vhd:70]
WARNING: [Synth 8-5858] RAM p_casc_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_casc_reg 
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_path_out_reg 
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADDSUB in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADD_BYPASS in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CED in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][61] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][60] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][59] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][58] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][47] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][46] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][45] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][44] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][43] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][42] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][41] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][40] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][39] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][38] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][37] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][36] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][35] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][34] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][33] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][32] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][31] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][30] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][29] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][28] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][27] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][26] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][25] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][24] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][23] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][22] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][21] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][20] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][19] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][18] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][17] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][16] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][15] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][14] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][13] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][12] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][11] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][10] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][9] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][8] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][7] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][6] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][5] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][4] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][3] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][2] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][1] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][0] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][61] in module rounder is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3491.301 ; gain = 346.625 ; free physical = 14439 ; free virtual = 83832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3509.113 ; gain = 364.438 ; free physical = 14439 ; free virtual = 83832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3509.113 ; gain = 364.438 ; free physical = 14439 ; free virtual = 83832
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3520.020 ; gain = 0.000 ; free physical = 14433 ; free virtual = 83825
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_4/fir_4_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_4/fir_4_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_4/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_4/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_4_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_4_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3691.738 ; gain = 0.000 ; free physical = 14254 ; free virtual = 83647
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3691.738 ; gain = 0.000 ; free physical = 14253 ; free virtual = 83646
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3691.738 ; gain = 547.062 ; free physical = 14420 ; free virtual = 83813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu49dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3691.738 ; gain = 547.062 ; free physical = 14418 ; free virtual = 83811
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_4_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3691.738 ; gain = 547.062 ; free physical = 14420 ; free virtual = 83812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3691.738 ; gain = 547.062 ; free physical = 14415 ; free virtual = 83809
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_buff_sclr' (delay__parameterized1) to 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_sym_buff_sclr'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3691.738 ; gain = 547.062 ; free physical = 14402 ; free virtual = 83800
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3889.277 ; gain = 744.602 ; free physical = 13899 ; free virtual = 83296
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3908.293 ; gain = 763.617 ; free physical = 13886 ; free virtual = 83283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.316 ; gain = 774.641 ; free physical = 13886 ; free virtual = 83284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13887 ; free virtual = 83285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13887 ; free virtual = 83285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13887 ; free virtual = 83284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13887 ; free virtual = 83284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13887 ; free virtual = 83284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13887 ; free virtual = 83284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calc_42                 | (C'+(A'*B')')'      | 30     | 18     | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_41                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_40                 | (PCIN+(A'*B')')'    | 30     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_39                 | (PCIN+(A'*B')')'    | 30     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_38                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_37                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_36                 | (PCIN+(A'*B')')'    | 30     | 5      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0_35 | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
|calc_29                 | (C'+(A'*B')')'      | 30     | 18     | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_28                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_27                 | (PCIN+(A'*B')')'    | 30     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_26                 | (PCIN+(A'*B')')'    | 30     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_25                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_24                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc                    | (PCIN+(A'*B')')'    | 30     | 5      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0    | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |DSP_ALU         |    16|
|3     |DSP_A_B_DATA    |    16|
|4     |DSP_C_DATA      |    16|
|5     |DSP_MULTIPLIER  |    16|
|6     |DSP_M_DATA      |    16|
|7     |DSP_OUTPUT      |    16|
|8     |DSP_PREADD      |    16|
|9     |DSP_PREADD_DATA |    16|
|11    |LUT2            |     1|
|12    |LUT3            |     1|
|13    |LUT4            |     4|
|14    |LUT5            |     1|
|15    |LUT6            |     3|
|16    |SRL16E          |   225|
|17    |FDRE            |   338|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13887 ; free virtual = 83284
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 152 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3925.254 ; gain = 597.953 ; free physical = 13927 ; free virtual = 83324
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.262 ; gain = 780.578 ; free physical = 13927 ; free virtual = 83324
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3925.262 ; gain = 0.000 ; free physical = 14033 ; free virtual = 83431
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4006.895 ; gain = 0.000 ; free physical = 13945 ; free virtual = 83342
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Synth Design complete, checksum: f74bcecc
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 4006.895 ; gain = 901.004 ; free physical = 14102 ; free virtual = 83499
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_4_synth_1/fir_4.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fir_4, cache-ID = d1c075c4dea93649
INFO: [Coretcl 2-1174] Renamed 64 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_4_synth_1/fir_4.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_4_utilization_synth.rpt -pb fir_4_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  6 09:30:49 2024...
[Tue Feb  6 09:31:59 2024] fir_4_synth_1 finished
[Tue Feb  6 09:31:59 2024] Waiting for fir_2_synth_1 to finish...

*** Running vivado
    with args -log fir_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir_2.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source fir_2.tcl -notrace
Command: synth_design -top fir_2 -part xczu49dr-ffvf1760-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Device 21-403] Loading part xczu49dr-ffvf1760-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2654297
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3383.367 ; gain = 238.688 ; free physical = 13290 ; free virtual = 82775
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_2' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_2/synth/fir_2.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: fir_2 - type: string 
	Parameter C_COEF_FILE bound to: fir_2.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 7 - type: integer 
	Parameter C_FILTER_TYPE bound to: 5 - type: integer 
	Parameter C_INTERP_RATE bound to: 1 - type: integer 
	Parameter C_DECIM_RATE bound to: 1 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 2 - type: integer 
	Parameter C_SYMMETRY bound to: 0 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 7 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 7 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0,0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 7 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 1 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 1 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 0 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 2 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 13 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_18' declared at '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:67113' bound to instance 'U0' of component 'fir_compiler_v7_2_18' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_2/synth/fir_2.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'fir_2' (0#1) [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_2/synth/fir_2.vhd:70]
WARNING: [Synth 8-5858] RAM p_casc_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_casc_reg 
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_path_out_reg 
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADDSUB in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADD_BYPASS in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CED in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][61] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][60] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][59] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][58] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][47] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][46] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][45] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][44] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][43] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][42] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][41] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][40] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][39] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][38] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][37] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][36] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][35] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][34] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][33] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][32] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][31] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][30] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][29] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][28] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][27] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][26] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][25] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][24] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][23] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][22] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][21] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][20] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][19] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][18] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][17] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][16] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][15] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][14] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][13] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][12] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][11] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][10] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][9] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][8] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][7] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][6] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][5] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][4] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][3] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][2] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][1] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][0] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][61] in module rounder is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3491.336 ; gain = 346.656 ; free physical = 14338 ; free virtual = 83823
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3510.148 ; gain = 365.469 ; free physical = 14338 ; free virtual = 83823
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3510.148 ; gain = 365.469 ; free physical = 14338 ; free virtual = 83823
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3522.055 ; gain = 0.000 ; free physical = 14331 ; free virtual = 83816
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_2/fir_2_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_2/fir_2_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_2/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_2/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_2_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3693.773 ; gain = 0.000 ; free physical = 14159 ; free virtual = 83645
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3693.773 ; gain = 0.000 ; free physical = 14158 ; free virtual = 83644
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3693.773 ; gain = 549.094 ; free physical = 14322 ; free virtual = 83807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu49dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3693.773 ; gain = 549.094 ; free physical = 14322 ; free virtual = 83807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_2_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3693.773 ; gain = 549.094 ; free physical = 14322 ; free virtual = 83807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3693.773 ; gain = 549.094 ; free physical = 14317 ; free virtual = 83804
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_buff_sclr' (delay__parameterized1) to 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_sym_buff_sclr'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3693.773 ; gain = 549.094 ; free physical = 14303 ; free virtual = 83793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3889.281 ; gain = 744.602 ; free physical = 13798 ; free virtual = 83289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3908.297 ; gain = 763.617 ; free physical = 13785 ; free virtual = 83275
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.320 ; gain = 774.641 ; free physical = 13783 ; free virtual = 83273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13781 ; free virtual = 83271
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13781 ; free virtual = 83271
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13781 ; free virtual = 83271
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13781 ; free virtual = 83271
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13781 ; free virtual = 83271
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13781 ; free virtual = 83271
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calc_42                 | (C'+(A'*B')')'      | 30     | 18     | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_41                 | (PCIN+(A'*B')')'    | 30     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_40                 | (PCIN+(A'*B')')'    | 30     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_39                 | (PCIN+(A'*B')')'    | 30     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_38                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_37                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_36                 | (PCIN+(A'*B')')'    | 30     | 0      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0_35 | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
|calc_29                 | (C'+(A'*B')')'      | 30     | 18     | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_28                 | (PCIN+(A'*B')')'    | 30     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_27                 | (PCIN+(A'*B')')'    | 30     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_26                 | (PCIN+(A'*B')')'    | 30     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_25                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_24                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc                    | (PCIN+(A'*B')')'    | 30     | 0      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0    | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |DSP_ALU         |    16|
|3     |DSP_A_B_DATA    |    16|
|4     |DSP_C_DATA      |    16|
|5     |DSP_MULTIPLIER  |    16|
|6     |DSP_M_DATA      |    16|
|7     |DSP_OUTPUT      |    16|
|8     |DSP_PREADD      |    16|
|9     |DSP_PREADD_DATA |    16|
|11    |LUT2            |     1|
|12    |LUT3            |     1|
|13    |LUT4            |     4|
|14    |LUT5            |     1|
|15    |LUT6            |     3|
|16    |SRL16E          |   225|
|17    |FDRE            |   338|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13781 ; free virtual = 83271
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 152 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3925.258 ; gain = 596.953 ; free physical = 13821 ; free virtual = 83311
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.266 ; gain = 780.578 ; free physical = 13821 ; free virtual = 83311
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3925.266 ; gain = 0.000 ; free physical = 13935 ; free virtual = 83425
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4006.898 ; gain = 0.000 ; free physical = 13851 ; free virtual = 83342
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Synth Design complete, checksum: dd8cc1a5
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 4006.898 ; gain = 901.004 ; free physical = 14006 ; free virtual = 83496
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_2_synth_1/fir_2.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fir_2, cache-ID = 5789b5318c38fea2
INFO: [Coretcl 2-1174] Renamed 64 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_2_synth_1/fir_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_2_utilization_synth.rpt -pb fir_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  6 09:31:44 2024...
[Tue Feb  6 09:31:59 2024] fir_2_synth_1 finished
[Tue Feb  6 09:31:59 2024] Waiting for fir_0_synth_1 to finish...
[Tue Feb  6 09:32:04 2024] Waiting for fir_0_synth_1 to finish...
[Tue Feb  6 09:32:09 2024] Waiting for fir_0_synth_1 to finish...
[Tue Feb  6 09:32:14 2024] Waiting for fir_0_synth_1 to finish...
[Tue Feb  6 09:32:24 2024] Waiting for fir_0_synth_1 to finish...
[Tue Feb  6 09:32:34 2024] Waiting for fir_0_synth_1 to finish...
[Tue Feb  6 09:32:44 2024] Waiting for fir_0_synth_1 to finish...
[Tue Feb  6 09:32:54 2024] Waiting for fir_0_synth_1 to finish...

*** Running vivado
    with args -log fir_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir_0.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source fir_0.tcl -notrace
Command: synth_design -top fir_0 -part xczu49dr-ffvf1760-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Device 21-403] Loading part xczu49dr-ffvf1760-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2654627
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3383.367 ; gain = 238.688 ; free physical = 13294 ; free virtual = 82784
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_0' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_0/synth/fir_0.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: fir_0 - type: string 
	Parameter C_COEF_FILE bound to: fir_0.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 7 - type: integer 
	Parameter C_FILTER_TYPE bound to: 5 - type: integer 
	Parameter C_INTERP_RATE bound to: 1 - type: integer 
	Parameter C_DECIM_RATE bound to: 1 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 2 - type: integer 
	Parameter C_SYMMETRY bound to: 0 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 7 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 7 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0,0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 7 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 1 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 1 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 0 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 2 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 13 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_18' declared at '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd:67113' bound to instance 'U0' of component 'fir_compiler_v7_2_18' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_0/synth/fir_0.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'fir_0' (0#1) [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_0/synth/fir_0.vhd:70]
WARNING: [Synth 8-5858] RAM p_casc_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_casc_reg 
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_path_out_reg 
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADDSUB in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADD_BYPASS in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CED in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][61] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][60] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][59] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][58] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][47] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][46] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][45] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][44] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][43] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][42] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][41] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][40] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][39] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][38] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][37] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][36] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][35] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][34] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][33] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][32] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][31] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][30] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][29] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][28] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][27] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][26] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][25] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][24] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][23] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][22] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][21] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][20] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][19] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][18] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][17] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][16] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][15] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][14] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][13] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][12] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][11] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][10] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][9] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][8] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][7] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][6] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][5] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][4] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][3] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][2] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][1] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][0] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][61] in module rounder is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3491.305 ; gain = 346.625 ; free physical = 14341 ; free virtual = 83832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3509.117 ; gain = 364.438 ; free physical = 14341 ; free virtual = 83832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3509.117 ; gain = 364.438 ; free physical = 14341 ; free virtual = 83832
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3520.023 ; gain = 0.000 ; free physical = 14334 ; free virtual = 83825
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_0/fir_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_0/fir_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_0/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_0/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3691.742 ; gain = 0.000 ; free physical = 14158 ; free virtual = 83649
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3691.742 ; gain = 0.000 ; free physical = 14158 ; free virtual = 83648
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3691.742 ; gain = 547.062 ; free physical = 14324 ; free virtual = 83815
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu49dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3691.742 ; gain = 547.062 ; free physical = 14324 ; free virtual = 83815
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3691.742 ; gain = 547.062 ; free physical = 14324 ; free virtual = 83815
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3691.742 ; gain = 547.062 ; free physical = 14319 ; free virtual = 83811
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_buff_sclr' (delay__parameterized1) to 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_sym_buff_sclr'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3691.742 ; gain = 547.062 ; free physical = 14306 ; free virtual = 83801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3889.281 ; gain = 744.602 ; free physical = 13791 ; free virtual = 83286
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3908.297 ; gain = 763.617 ; free physical = 13778 ; free virtual = 83273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.320 ; gain = 774.641 ; free physical = 13779 ; free virtual = 83275
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13779 ; free virtual = 83274
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13779 ; free virtual = 83274
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13779 ; free virtual = 83274
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13779 ; free virtual = 83274
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13779 ; free virtual = 83274
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13779 ; free virtual = 83274
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calc_42                 | (C'+(A'*B')')'      | 30     | 18     | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_41                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_40                 | (PCIN+(A'*B')')'    | 30     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_39                 | (PCIN+(A'*B')')'    | 30     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_38                 | (PCIN+(A'*B')')'    | 30     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_37                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_36                 | (PCIN+(A'*B')')'    | 30     | 0      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0_35 | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
|calc_29                 | (C'+(A'*B')')'      | 30     | 18     | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_28                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_27                 | (PCIN+(A'*B')')'    | 30     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_26                 | (PCIN+(A'*B')')'    | 30     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_25                 | (PCIN+(A'*B')')'    | 30     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_24                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc                    | (PCIN+(A'*B')')'    | 30     | 0      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0    | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |DSP_ALU         |    16|
|3     |DSP_A_B_DATA    |    16|
|4     |DSP_C_DATA      |    16|
|5     |DSP_MULTIPLIER  |    16|
|6     |DSP_M_DATA      |    16|
|7     |DSP_OUTPUT      |    16|
|8     |DSP_PREADD      |    16|
|9     |DSP_PREADD_DATA |    16|
|11    |LUT2            |     1|
|12    |LUT3            |     1|
|13    |LUT4            |     4|
|14    |LUT5            |     1|
|15    |LUT6            |     3|
|16    |SRL16E          |   225|
|17    |FDRE            |   338|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13779 ; free virtual = 83274
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 152 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3925.258 ; gain = 597.953 ; free physical = 13819 ; free virtual = 83314
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.266 ; gain = 780.578 ; free physical = 13819 ; free virtual = 83314
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3925.266 ; gain = 0.000 ; free physical = 13923 ; free virtual = 83418
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4006.898 ; gain = 0.000 ; free physical = 13834 ; free virtual = 83329
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Synth Design complete, checksum: a220f30
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 4006.898 ; gain = 901.004 ; free physical = 13991 ; free virtual = 83486
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_0_synth_1/fir_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fir_0, cache-ID = e0f50fd012f6dd02
INFO: [Coretcl 2-1174] Renamed 64 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_0_synth_1/fir_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_0_utilization_synth.rpt -pb fir_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  6 09:32:40 2024...
[Tue Feb  6 09:32:54 2024] fir_0_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:55 . Memory (MB): peak = 8270.438 ; gain = 0.000 ; free physical = 14901 ; free virtual = 84395
wait_on_run dds_0_synth_1
wait_on_run fir_7_synth_1
wait_on_run fir_5_synth_1
wait_on_run fir_3_synth_1
wait_on_run fir_1_synth_1
wait_on_run fir_6_synth_1
wait_on_run fir_4_synth_1
wait_on_run fir_2_synth_1
wait_on_run fir_0_synth_1
wait_on_run axi_mst_0_synth_1

[Tue Feb  6 09:32:54 2024] Waiting for dds_0_synth_1 to finish...

*** Running vivado
    with args -log dds_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dds_0.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source dds_0.tcl -notrace
Command: synth_design -top dds_0 -part xczu49dr-ffvf1760-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Device 21-403] Loading part xczu49dr-ffvf1760-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2650837
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3383.367 ; gain = 239.656 ; free physical = 13386 ; free virtual = 82831
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'dds_0' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:69]
WARNING: [Synth 8-5640] Port 'debug_axi_pinc_in' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_axi_poff_in' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_axi_resync_in' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_axi_chan_in' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_core_nd' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_phase' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_phase_nd' is missing in component declaration [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_MODE_OF_OPERATION bound to: 0 - type: integer 
	Parameter C_MODULUS bound to: 9 - type: integer 
	Parameter C_ACCUMULATOR_WIDTH bound to: 32 - type: integer 
	Parameter C_CHANNELS bound to: 1 - type: integer 
	Parameter C_HAS_PHASE_OUT bound to: 0 - type: integer 
	Parameter C_HAS_PHASEGEN bound to: 1 - type: integer 
	Parameter C_HAS_SINCOS bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_NEGATIVE_COSINE bound to: 0 - type: integer 
	Parameter C_NEGATIVE_SINE bound to: 1 - type: integer 
	Parameter C_NOISE_SHAPING bound to: 1 - type: integer 
	Parameter C_OUTPUTS_REQUIRED bound to: 2 - type: integer 
	Parameter C_OUTPUT_FORM bound to: 0 - type: integer 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_PHASE_ANGLE_WIDTH bound to: 14 - type: integer 
	Parameter C_PHASE_INCREMENT bound to: 3 - type: integer 
	Parameter C_PHASE_INCREMENT_VALUE bound to: 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0 - type: string 
	Parameter C_RESYNC bound to: 0 - type: integer 
	Parameter C_PHASE_OFFSET bound to: 0 - type: integer 
	Parameter C_PHASE_OFFSET_VALUE bound to: 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0 - type: string 
	Parameter C_OPTIMISE_GOAL bound to: 0 - type: integer 
	Parameter C_USE_DSP48 bound to: 0 - type: integer 
	Parameter C_POR_MODE bound to: 0 - type: integer 
	Parameter C_AMPLITUDE bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_HAS_S_PHASE bound to: 1 - type: integer 
	Parameter C_S_PHASE_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_PHASE_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_PHASE_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_S_CONFIG bound to: 0 - type: integer 
	Parameter C_S_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_S_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_M_DATA bound to: 1 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_M_PHASE bound to: 0 - type: integer 
	Parameter C_M_PHASE_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_M_PHASE_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_PHASE_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_CHAN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dds_compiler_v6_0_22' declared at '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/hdl/dds_compiler_v6_0_vh_rfs.vhd:47308' bound to instance 'U0' of component 'dds_compiler_v6_0_22' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:174]
INFO: [Synth 8-256] done synthesizing module 'dds_0' (0#1) [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/synth/dds_0.vhd:69]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module sin_cos is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module dither_wrap is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port chan_addr[0] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port chan_addr_del2[0] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port chan_addr_del3[0] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[3] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[2] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[1] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[0] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port phase_inc_we in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port phase_adj_we in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[31] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[30] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[29] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[28] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[27] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[26] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[25] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[24] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[23] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[22] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[21] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[20] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[19] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[18] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[17] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[16] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[15] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[14] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[13] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[12] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[11] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[10] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[9] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[8] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[7] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[6] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[5] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[4] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[3] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[2] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[1] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port poff_in[0] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[31] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[30] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[29] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[28] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[27] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[26] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[25] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[24] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[23] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[22] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[21] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[20] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[19] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[18] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[17] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[16] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[15] in module accum is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[14] in module accum is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3461.336 ; gain = 317.625 ; free physical = 14427 ; free virtual = 83875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3481.148 ; gain = 337.438 ; free physical = 14429 ; free virtual = 83877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3481.148 ; gain = 337.438 ; free physical = 14429 ; free virtual = 83877
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3481.148 ; gain = 0.000 ; free physical = 14422 ; free virtual = 83870
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/dds_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/dds_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/dds_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/dds_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3654.805 ; gain = 0.000 ; free physical = 14245 ; free virtual = 83697
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3654.805 ; gain = 0.000 ; free physical = 14244 ; free virtual = 83696
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3654.805 ; gain = 511.094 ; free physical = 14396 ; free virtual = 83848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu49dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3654.805 ; gain = 511.094 ; free physical = 14396 ; free virtual = 83848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/dds_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3654.805 ; gain = 511.094 ; free physical = 14396 ; free virtual = 83848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3654.805 ; gain = 511.094 ; free physical = 14388 ; free virtual = 83843
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3654.805 ; gain = 511.094 ; free physical = 14375 ; free virtual = 83835
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3889.156 ; gain = 745.445 ; free physical = 13868 ; free virtual = 83331
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3899.172 ; gain = 755.461 ; free physical = 13859 ; free virtual = 83322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3915.188 ; gain = 771.477 ; free physical = 13858 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    13|
|2     |LUT1     |     5|
|3     |LUT2     |    77|
|4     |LUT3     |    16|
|5     |LUT4     |    32|
|6     |RAMB36E2 |     2|
|8     |SRL16E   |     1|
|9     |FDRE     |   164|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.156 ; gain = 775.445 ; free physical = 13857 ; free virtual = 83321
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 3919.156 ; gain = 601.789 ; free physical = 13899 ; free virtual = 83362
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.164 ; gain = 775.445 ; free physical = 13899 ; free virtual = 83362
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3933.094 ; gain = 0.000 ; free physical = 14007 ; free virtual = 83470
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3992.859 ; gain = 0.000 ; free physical = 13924 ; free virtual = 83387
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 787dc320
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 108 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 3992.859 ; gain = 886.965 ; free physical = 14073 ; free virtual = 83536
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/dds_0_synth_1/dds_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP dds_0, cache-ID = 5da7a6972b6cb84f
INFO: [Coretcl 2-1174] Renamed 18 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/dds_0_synth_1/dds_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dds_0_utilization_synth.rpt -pb dds_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  6 09:25:19 2024...
[Tue Feb  6 09:32:54 2024] dds_0_synth_1 finished
[Tue Feb  6 09:32:54 2024] Waiting for fir_7_synth_1 to finish...

*** Running vivado
    with args -log fir_7.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir_7.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source fir_7.tcl -notrace
Command: synth_design -top fir_7 -part xczu49dr-ffvf1760-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Device 21-403] Loading part xczu49dr-ffvf1760-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2651858
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3383.363 ; gain = 238.688 ; free physical = 13461 ; free virtual = 82827
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_7' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/synth/fir_7.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: fir_7 - type: string 
	Parameter C_COEF_FILE bound to: fir_7.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 7 - type: integer 
	Parameter C_FILTER_TYPE bound to: 5 - type: integer 
	Parameter C_INTERP_RATE bound to: 1 - type: integer 
	Parameter C_DECIM_RATE bound to: 1 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 2 - type: integer 
	Parameter C_SYMMETRY bound to: 0 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 7 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 7 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0,0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 7 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 1 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 1 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 0 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 2 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 13 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_18' declared at '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/hdl/fir_compiler_v7_2_vh_rfs.vhd:67113' bound to instance 'U0' of component 'fir_compiler_v7_2_18' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/synth/fir_7.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'fir_7' (0#1) [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/synth/fir_7.vhd:70]
WARNING: [Synth 8-5858] RAM p_casc_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_casc_reg 
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_path_out_reg 
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADDSUB in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADD_BYPASS in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CED in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][61] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][60] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][59] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][58] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][47] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][46] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][45] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][44] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][43] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][42] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][41] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][40] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][39] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][38] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][37] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][36] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][35] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][34] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][33] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][32] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][31] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][30] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][29] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][28] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][27] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][26] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][25] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][24] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][23] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][22] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][21] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][20] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][19] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][18] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][17] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][16] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][15] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][14] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][13] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][12] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][11] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][10] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][9] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][8] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][7] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][6] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][5] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][4] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][3] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][2] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][1] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][0] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][61] in module rounder is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3491.301 ; gain = 346.625 ; free physical = 14500 ; free virtual = 83867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3509.113 ; gain = 364.438 ; free physical = 14500 ; free virtual = 83867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3509.113 ; gain = 364.438 ; free physical = 14500 ; free virtual = 83867
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3520.020 ; gain = 0.000 ; free physical = 14494 ; free virtual = 83860
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/fir_7_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/fir_7_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_7_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_7_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3691.738 ; gain = 0.000 ; free physical = 14379 ; free virtual = 83745
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3691.738 ; gain = 0.000 ; free physical = 14377 ; free virtual = 83744
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3691.738 ; gain = 547.062 ; free physical = 14490 ; free virtual = 83857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu49dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3691.738 ; gain = 547.062 ; free physical = 14488 ; free virtual = 83855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_7_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3691.738 ; gain = 547.062 ; free physical = 14490 ; free virtual = 83857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3691.738 ; gain = 547.062 ; free physical = 14485 ; free virtual = 83853
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_buff_sclr' (delay__parameterized1) to 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_sym_buff_sclr'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3691.738 ; gain = 547.062 ; free physical = 14472 ; free virtual = 83844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3889.246 ; gain = 744.570 ; free physical = 13966 ; free virtual = 83338
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3908.262 ; gain = 763.586 ; free physical = 13954 ; free virtual = 83326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.285 ; gain = 774.609 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.223 ; gain = 780.547 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.223 ; gain = 780.547 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.223 ; gain = 780.547 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.223 ; gain = 780.547 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.223 ; gain = 780.547 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.223 ; gain = 780.547 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calc_42                 | (C'+(A'*B')')'      | 30     | 5      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_41                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_40                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_39                 | (PCIN+(A'*B')')'    | 30     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_38                 | (PCIN+(A'*B')')'    | 30     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_37                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_36                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0_35 | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
|calc_29                 | (C'+(A'*B')')'      | 30     | 5      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_28                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_27                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_26                 | (PCIN+(A'*B')')'    | 30     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_25                 | (PCIN+(A'*B')')'    | 30     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_24                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc                    | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0    | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |DSP_ALU         |    16|
|3     |DSP_A_B_DATA    |    16|
|4     |DSP_C_DATA      |    16|
|5     |DSP_MULTIPLIER  |    16|
|6     |DSP_M_DATA      |    16|
|7     |DSP_OUTPUT      |    16|
|8     |DSP_PREADD      |    16|
|9     |DSP_PREADD_DATA |    16|
|11    |LUT2            |     1|
|12    |LUT3            |     1|
|13    |LUT4            |     4|
|14    |LUT5            |     1|
|15    |LUT6            |     3|
|16    |SRL16E          |   225|
|17    |FDRE            |   338|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.223 ; gain = 780.547 ; free physical = 13953 ; free virtual = 83325
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 152 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3925.223 ; gain = 597.922 ; free physical = 13990 ; free virtual = 83362
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.230 ; gain = 780.547 ; free physical = 13990 ; free virtual = 83362
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3925.230 ; gain = 0.000 ; free physical = 14095 ; free virtual = 83467
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4006.863 ; gain = 0.000 ; free physical = 14006 ; free virtual = 83378
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Synth Design complete, checksum: b0291819
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 4006.863 ; gain = 900.973 ; free physical = 14163 ; free virtual = 83535
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_7_synth_1/fir_7.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fir_7, cache-ID = 1aaa23a2ae6f48bf
INFO: [Coretcl 2-1174] Renamed 64 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_7_synth_1/fir_7.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_7_utilization_synth.rpt -pb fir_7_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  6 09:26:14 2024...
[Tue Feb  6 09:32:54 2024] fir_7_synth_1 finished
[Tue Feb  6 09:32:54 2024] Waiting for fir_5_synth_1 to finish...

*** Running vivado
    with args -log fir_5.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir_5.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source fir_5.tcl -notrace
Command: synth_design -top fir_5 -part xczu49dr-ffvf1760-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Device 21-403] Loading part xczu49dr-ffvf1760-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2652186
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3383.363 ; gain = 238.688 ; free physical = 13458 ; free virtual = 82829
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_5' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_5/synth/fir_5.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: fir_5 - type: string 
	Parameter C_COEF_FILE bound to: fir_5.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 7 - type: integer 
	Parameter C_FILTER_TYPE bound to: 5 - type: integer 
	Parameter C_INTERP_RATE bound to: 1 - type: integer 
	Parameter C_DECIM_RATE bound to: 1 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 2 - type: integer 
	Parameter C_SYMMETRY bound to: 0 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 7 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 7 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0,0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 7 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 1 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 1 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 0 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 2 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 13 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_18' declared at '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:67113' bound to instance 'U0' of component 'fir_compiler_v7_2_18' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_5/synth/fir_5.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'fir_5' (0#1) [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_5/synth/fir_5.vhd:70]
WARNING: [Synth 8-5858] RAM p_casc_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_casc_reg 
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_path_out_reg 
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADDSUB in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADD_BYPASS in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CED in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][61] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][60] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][59] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][58] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][47] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][46] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][45] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][44] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][43] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][42] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][41] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][40] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][39] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][38] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][37] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][36] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][35] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][34] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][33] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][32] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][31] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][30] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][29] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][28] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][27] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][26] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][25] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][24] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][23] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][22] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][21] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][20] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][19] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][18] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][17] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][16] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][15] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][14] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][13] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][12] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][11] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][10] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][9] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][8] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][7] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][6] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][5] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][4] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][3] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][2] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][1] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][0] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][61] in module rounder is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3491.332 ; gain = 346.656 ; free physical = 14497 ; free virtual = 83869
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3510.145 ; gain = 365.469 ; free physical = 14497 ; free virtual = 83869
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3510.145 ; gain = 365.469 ; free physical = 14497 ; free virtual = 83869
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3522.051 ; gain = 0.000 ; free physical = 14490 ; free virtual = 83863
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_5/fir_5_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_5/fir_5_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_5/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_5/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_5_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_5_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3692.770 ; gain = 0.000 ; free physical = 14359 ; free virtual = 83731
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3692.770 ; gain = 0.000 ; free physical = 14358 ; free virtual = 83730
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14479 ; free virtual = 83851
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu49dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14479 ; free virtual = 83851
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_5_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14479 ; free virtual = 83851
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14475 ; free virtual = 83849
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_buff_sclr' (delay__parameterized1) to 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_sym_buff_sclr'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14462 ; free virtual = 83839
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3889.277 ; gain = 744.602 ; free physical = 13953 ; free virtual = 83330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3908.293 ; gain = 763.617 ; free physical = 13942 ; free virtual = 83319
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.316 ; gain = 774.641 ; free physical = 13941 ; free virtual = 83318
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13939 ; free virtual = 83316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13939 ; free virtual = 83316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13939 ; free virtual = 83316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13939 ; free virtual = 83316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13939 ; free virtual = 83316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13939 ; free virtual = 83316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calc_42                 | (C'+(A'*B')')'      | 30     | 3      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_41                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_40                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_39                 | (PCIN+(A'*B')')'    | 30     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_38                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_37                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_36                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0_35 | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
|calc_29                 | (C'+(A'*B')')'      | 30     | 3      | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_28                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_27                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_26                 | (PCIN+(A'*B')')'    | 30     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_25                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_24                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc                    | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0    | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |DSP_ALU         |    16|
|3     |DSP_A_B_DATA    |    16|
|4     |DSP_C_DATA      |    16|
|5     |DSP_MULTIPLIER  |    16|
|6     |DSP_M_DATA      |    16|
|7     |DSP_OUTPUT      |    16|
|8     |DSP_PREADD      |    16|
|9     |DSP_PREADD_DATA |    16|
|11    |LUT2            |     1|
|12    |LUT3            |     1|
|13    |LUT4            |     4|
|14    |LUT5            |     1|
|15    |LUT6            |     3|
|16    |SRL16E          |   225|
|17    |FDRE            |   338|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13939 ; free virtual = 83316
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 152 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3925.254 ; gain = 597.953 ; free physical = 13978 ; free virtual = 83355
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.262 ; gain = 780.578 ; free physical = 13978 ; free virtual = 83355
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3925.262 ; gain = 0.000 ; free physical = 14081 ; free virtual = 83458
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4006.895 ; gain = 0.000 ; free physical = 13993 ; free virtual = 83369
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Synth Design complete, checksum: 9320b9ae
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 4006.895 ; gain = 901.004 ; free physical = 14151 ; free virtual = 83527
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_5_synth_1/fir_5.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fir_5, cache-ID = 025adf68a5becbad
INFO: [Coretcl 2-1174] Renamed 64 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_5_synth_1/fir_5.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_5_utilization_synth.rpt -pb fir_5_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  6 09:27:09 2024...
[Tue Feb  6 09:32:54 2024] fir_5_synth_1 finished
[Tue Feb  6 09:32:54 2024] Waiting for fir_3_synth_1 to finish...

*** Running vivado
    with args -log fir_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir_3.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source fir_3.tcl -notrace
Command: synth_design -top fir_3 -part xczu49dr-ffvf1760-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Device 21-403] Loading part xczu49dr-ffvf1760-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2652600
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3383.363 ; gain = 238.688 ; free physical = 13432 ; free virtual = 82808
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_3' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_3/synth/fir_3.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: fir_3 - type: string 
	Parameter C_COEF_FILE bound to: fir_3.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 7 - type: integer 
	Parameter C_FILTER_TYPE bound to: 5 - type: integer 
	Parameter C_INTERP_RATE bound to: 1 - type: integer 
	Parameter C_DECIM_RATE bound to: 1 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 2 - type: integer 
	Parameter C_SYMMETRY bound to: 0 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 7 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 7 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0,0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 7 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 1 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 1 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 0 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 2 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 13 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_18' declared at '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_3/hdl/fir_compiler_v7_2_vh_rfs.vhd:67113' bound to instance 'U0' of component 'fir_compiler_v7_2_18' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_3/synth/fir_3.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'fir_3' (0#1) [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_3/synth/fir_3.vhd:70]
WARNING: [Synth 8-5858] RAM p_casc_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_casc_reg 
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_path_out_reg 
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADDSUB in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADD_BYPASS in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CED in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][61] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][60] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][59] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][58] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][47] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][46] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][45] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][44] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][43] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][42] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][41] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][40] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][39] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][38] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][37] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][36] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][35] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][34] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][33] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][32] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][31] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][30] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][29] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][28] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][27] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][26] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][25] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][24] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][23] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][22] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][21] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][20] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][19] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][18] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][17] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][16] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][15] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][14] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][13] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][12] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][11] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][10] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][9] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][8] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][7] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][6] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][5] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][4] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][3] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][2] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][1] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][0] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][61] in module rounder is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3491.332 ; gain = 346.656 ; free physical = 14479 ; free virtual = 83857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3510.145 ; gain = 365.469 ; free physical = 14480 ; free virtual = 83857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3510.145 ; gain = 365.469 ; free physical = 14480 ; free virtual = 83857
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3522.051 ; gain = 0.000 ; free physical = 14473 ; free virtual = 83850
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_3/fir_3_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_3/fir_3_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_3/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_3/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_3_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_3_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3692.770 ; gain = 0.000 ; free physical = 14349 ; free virtual = 83727
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3692.770 ; gain = 0.000 ; free physical = 14348 ; free virtual = 83726
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14476 ; free virtual = 83853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu49dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14476 ; free virtual = 83853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_3_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14476 ; free virtual = 83853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14471 ; free virtual = 83850
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_buff_sclr' (delay__parameterized1) to 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_sym_buff_sclr'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14454 ; free virtual = 83836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3889.277 ; gain = 744.602 ; free physical = 13952 ; free virtual = 83334
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3908.293 ; gain = 763.617 ; free physical = 13940 ; free virtual = 83322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.316 ; gain = 774.641 ; free physical = 13940 ; free virtual = 83322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13942 ; free virtual = 83324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13942 ; free virtual = 83324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13942 ; free virtual = 83324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13942 ; free virtual = 83324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13942 ; free virtual = 83324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13942 ; free virtual = 83324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calc_42                 | (C'+(A'*B')')'      | 30     | 18     | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_41                 | (PCIN+(A'*B')')'    | 30     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_40                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_39                 | (PCIN+(A'*B')')'    | 30     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_38                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_37                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_36                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0_35 | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
|calc_29                 | (C'+(A'*B')')'      | 30     | 18     | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_28                 | (PCIN+(A'*B')')'    | 30     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_27                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_26                 | (PCIN+(A'*B')')'    | 30     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_25                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_24                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc                    | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0    | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |DSP_ALU         |    16|
|3     |DSP_A_B_DATA    |    16|
|4     |DSP_C_DATA      |    16|
|5     |DSP_MULTIPLIER  |    16|
|6     |DSP_M_DATA      |    16|
|7     |DSP_OUTPUT      |    16|
|8     |DSP_PREADD      |    16|
|9     |DSP_PREADD_DATA |    16|
|11    |LUT2            |     1|
|12    |LUT3            |     1|
|13    |LUT4            |     4|
|14    |LUT5            |     1|
|15    |LUT6            |     3|
|16    |SRL16E          |   225|
|17    |FDRE            |   338|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13942 ; free virtual = 83324
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 152 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3925.254 ; gain = 597.953 ; free physical = 13979 ; free virtual = 83361
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.262 ; gain = 780.578 ; free physical = 13979 ; free virtual = 83361
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3925.262 ; gain = 0.000 ; free physical = 14080 ; free virtual = 83462
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4006.895 ; gain = 0.000 ; free physical = 13990 ; free virtual = 83372
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Synth Design complete, checksum: 338dbd63
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 4006.895 ; gain = 901.004 ; free physical = 14146 ; free virtual = 83528
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_3_synth_1/fir_3.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fir_3, cache-ID = 446e3a0567618083
INFO: [Coretcl 2-1174] Renamed 64 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_3_synth_1/fir_3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_3_utilization_synth.rpt -pb fir_3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  6 09:28:04 2024...
[Tue Feb  6 09:32:54 2024] fir_3_synth_1 finished
[Tue Feb  6 09:32:55 2024] Waiting for fir_1_synth_1 to finish...

*** Running vivado
    with args -log fir_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir_1.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source fir_1.tcl -notrace
Command: synth_design -top fir_1 -part xczu49dr-ffvf1760-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Device 21-403] Loading part xczu49dr-ffvf1760-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2653211
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3383.363 ; gain = 238.688 ; free physical = 13415 ; free virtual = 82797
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_1' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_1/synth/fir_1.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: fir_1 - type: string 
	Parameter C_COEF_FILE bound to: fir_1.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 7 - type: integer 
	Parameter C_FILTER_TYPE bound to: 5 - type: integer 
	Parameter C_INTERP_RATE bound to: 1 - type: integer 
	Parameter C_DECIM_RATE bound to: 1 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 2 - type: integer 
	Parameter C_SYMMETRY bound to: 0 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 7 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 7 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0,0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 7 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 1 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 1 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 0 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 2 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 13 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_18' declared at '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_1/hdl/fir_compiler_v7_2_vh_rfs.vhd:67113' bound to instance 'U0' of component 'fir_compiler_v7_2_18' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_1/synth/fir_1.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'fir_1' (0#1) [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_1/synth/fir_1.vhd:70]
WARNING: [Synth 8-5858] RAM p_casc_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_casc_reg 
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_path_out_reg 
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADDSUB in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADD_BYPASS in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CED in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][61] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][60] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][59] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][58] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][47] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][46] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][45] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][44] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][43] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][42] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][41] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][40] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][39] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][38] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][37] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][36] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][35] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][34] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][33] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][32] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][31] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][30] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][29] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][28] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][27] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][26] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][25] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][24] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][23] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][22] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][21] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][20] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][19] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][18] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][17] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][16] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][15] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][14] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][13] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][12] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][11] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][10] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][9] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][8] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][7] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][6] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][5] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][4] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][3] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][2] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][1] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][0] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][61] in module rounder is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3491.332 ; gain = 346.656 ; free physical = 14455 ; free virtual = 83837
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3510.145 ; gain = 365.469 ; free physical = 14455 ; free virtual = 83838
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3510.145 ; gain = 365.469 ; free physical = 14455 ; free virtual = 83838
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3522.051 ; gain = 0.000 ; free physical = 14454 ; free virtual = 83836
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_1/fir_1_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_1/fir_1_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_1/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_1/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3692.770 ; gain = 0.000 ; free physical = 14332 ; free virtual = 83715
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3692.770 ; gain = 0.000 ; free physical = 14331 ; free virtual = 83714
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14438 ; free virtual = 83820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu49dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14438 ; free virtual = 83821
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14438 ; free virtual = 83821
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14431 ; free virtual = 83814
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_buff_sclr' (delay__parameterized1) to 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_sym_buff_sclr'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3692.770 ; gain = 548.094 ; free physical = 14417 ; free virtual = 83804
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3889.309 ; gain = 744.633 ; free physical = 13906 ; free virtual = 83293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3908.324 ; gain = 763.648 ; free physical = 13892 ; free virtual = 83279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.348 ; gain = 774.672 ; free physical = 13892 ; free virtual = 83279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.285 ; gain = 780.609 ; free physical = 13892 ; free virtual = 83279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.285 ; gain = 780.609 ; free physical = 13892 ; free virtual = 83279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.285 ; gain = 780.609 ; free physical = 13891 ; free virtual = 83278
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.285 ; gain = 780.609 ; free physical = 13891 ; free virtual = 83278
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.285 ; gain = 780.609 ; free physical = 13891 ; free virtual = 83278
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.285 ; gain = 780.609 ; free physical = 13891 ; free virtual = 83278
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calc_42                 | (C'+(A'*B')')'      | 30     | 18     | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_41                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_40                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_39                 | (PCIN+(A'*B')')'    | 30     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_38                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_37                 | (PCIN+(A'*B')')'    | 30     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_36                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0_35 | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
|calc_29                 | (C'+(A'*B')')'      | 30     | 18     | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_28                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_27                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_26                 | (PCIN+(A'*B')')'    | 30     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_25                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_24                 | (PCIN+(A'*B')')'    | 30     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc                    | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0    | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |DSP_ALU         |    16|
|3     |DSP_A_B_DATA    |    16|
|4     |DSP_C_DATA      |    16|
|5     |DSP_MULTIPLIER  |    16|
|6     |DSP_M_DATA      |    16|
|7     |DSP_OUTPUT      |    16|
|8     |DSP_PREADD      |    16|
|9     |DSP_PREADD_DATA |    16|
|11    |LUT2            |     1|
|12    |LUT3            |     1|
|13    |LUT4            |     4|
|14    |LUT5            |     1|
|15    |LUT6            |     3|
|16    |SRL16E          |   225|
|17    |FDRE            |   338|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.285 ; gain = 780.609 ; free physical = 13891 ; free virtual = 83278
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 152 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3925.285 ; gain = 597.984 ; free physical = 13933 ; free virtual = 83320
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.293 ; gain = 780.609 ; free physical = 13933 ; free virtual = 83320
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3925.293 ; gain = 0.000 ; free physical = 14041 ; free virtual = 83428
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4006.926 ; gain = 0.000 ; free physical = 13952 ; free virtual = 83339
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Synth Design complete, checksum: 14a00181
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 4006.926 ; gain = 901.035 ; free physical = 14108 ; free virtual = 83495
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_1_synth_1/fir_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fir_1, cache-ID = 25cbe61ab0129639
INFO: [Coretcl 2-1174] Renamed 64 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_1_synth_1/fir_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_1_utilization_synth.rpt -pb fir_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  6 09:28:59 2024...
[Tue Feb  6 09:32:55 2024] fir_1_synth_1 finished
[Tue Feb  6 09:32:55 2024] Waiting for fir_6_synth_1 to finish...

*** Running vivado
    with args -log fir_6.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir_6.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source fir_6.tcl -notrace
Command: synth_design -top fir_6 -part xczu49dr-ffvf1760-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Device 21-403] Loading part xczu49dr-ffvf1760-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2653573
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3383.367 ; gain = 238.688 ; free physical = 13408 ; free virtual = 82794
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_6' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_6/synth/fir_6.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: fir_6 - type: string 
	Parameter C_COEF_FILE bound to: fir_6.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 7 - type: integer 
	Parameter C_FILTER_TYPE bound to: 5 - type: integer 
	Parameter C_INTERP_RATE bound to: 1 - type: integer 
	Parameter C_DECIM_RATE bound to: 1 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 2 - type: integer 
	Parameter C_SYMMETRY bound to: 0 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 7 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 7 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0,0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 7 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 1 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 1 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 0 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 2 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 13 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_18' declared at '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_6/hdl/fir_compiler_v7_2_vh_rfs.vhd:67113' bound to instance 'U0' of component 'fir_compiler_v7_2_18' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_6/synth/fir_6.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'fir_6' (0#1) [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_6/synth/fir_6.vhd:70]
WARNING: [Synth 8-5858] RAM p_casc_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_casc_reg 
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_path_out_reg 
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADDSUB in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADD_BYPASS in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CED in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][61] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][60] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][59] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][58] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][47] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][46] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][45] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][44] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][43] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][42] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][41] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][40] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][39] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][38] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][37] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][36] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][35] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][34] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][33] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][32] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][31] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][30] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][29] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][28] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][27] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][26] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][25] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][24] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][23] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][22] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][21] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][20] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][19] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][18] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][17] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][16] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][15] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][14] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][13] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][12] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][11] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][10] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][9] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][8] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][7] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][6] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][5] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][4] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][3] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][2] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][1] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][0] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][61] in module rounder is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3491.336 ; gain = 346.656 ; free physical = 14448 ; free virtual = 83836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3510.148 ; gain = 365.469 ; free physical = 14448 ; free virtual = 83836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3510.148 ; gain = 365.469 ; free physical = 14448 ; free virtual = 83836
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3522.055 ; gain = 0.000 ; free physical = 14441 ; free virtual = 83828
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_6/fir_6_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_6/fir_6_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_6/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_6/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_6_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_6_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3693.773 ; gain = 0.000 ; free physical = 14258 ; free virtual = 83646
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3693.773 ; gain = 0.000 ; free physical = 14258 ; free virtual = 83645
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3693.773 ; gain = 549.094 ; free physical = 14431 ; free virtual = 83818
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu49dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3693.773 ; gain = 549.094 ; free physical = 14431 ; free virtual = 83818
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_6_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3693.773 ; gain = 549.094 ; free physical = 14431 ; free virtual = 83818
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3693.773 ; gain = 549.094 ; free physical = 14424 ; free virtual = 83813
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_buff_sclr' (delay__parameterized1) to 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_sym_buff_sclr'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3693.773 ; gain = 549.094 ; free physical = 14411 ; free virtual = 83803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3889.281 ; gain = 744.602 ; free physical = 13901 ; free virtual = 83293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3908.297 ; gain = 763.617 ; free physical = 13892 ; free virtual = 83285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.320 ; gain = 774.641 ; free physical = 13891 ; free virtual = 83283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13891 ; free virtual = 83283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13891 ; free virtual = 83283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13891 ; free virtual = 83283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13891 ; free virtual = 83283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13891 ; free virtual = 83283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13891 ; free virtual = 83283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calc_42                 | (C'+(A'*B')')'      | 30     | 18     | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_41                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_40                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_39                 | (PCIN+(A'*B')')'    | 30     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_38                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_37                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_36                 | (PCIN+(A'*B')')'    | 30     | 3      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0_35 | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
|calc_29                 | (C'+(A'*B')')'      | 30     | 18     | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_28                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_27                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_26                 | (PCIN+(A'*B')')'    | 30     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_25                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_24                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc                    | (PCIN+(A'*B')')'    | 30     | 3      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0    | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |DSP_ALU         |    16|
|3     |DSP_A_B_DATA    |    16|
|4     |DSP_C_DATA      |    16|
|5     |DSP_MULTIPLIER  |    16|
|6     |DSP_M_DATA      |    16|
|7     |DSP_OUTPUT      |    16|
|8     |DSP_PREADD      |    16|
|9     |DSP_PREADD_DATA |    16|
|11    |LUT2            |     1|
|12    |LUT3            |     1|
|13    |LUT4            |     4|
|14    |LUT5            |     1|
|15    |LUT6            |     3|
|16    |SRL16E          |   225|
|17    |FDRE            |   338|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13891 ; free virtual = 83283
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 152 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3925.258 ; gain = 596.953 ; free physical = 13932 ; free virtual = 83324
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.266 ; gain = 780.578 ; free physical = 13932 ; free virtual = 83324
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3925.266 ; gain = 0.000 ; free physical = 14038 ; free virtual = 83430
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4006.898 ; gain = 0.000 ; free physical = 13946 ; free virtual = 83338
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Synth Design complete, checksum: 839a6a2d
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 4006.898 ; gain = 901.004 ; free physical = 14101 ; free virtual = 83493
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_6_synth_1/fir_6.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fir_6, cache-ID = 7b0a19b8fe118c74
INFO: [Coretcl 2-1174] Renamed 64 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_6_synth_1/fir_6.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_6_utilization_synth.rpt -pb fir_6_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  6 09:29:54 2024...
[Tue Feb  6 09:32:55 2024] fir_6_synth_1 finished
[Tue Feb  6 09:32:55 2024] Waiting for fir_4_synth_1 to finish...

*** Running vivado
    with args -log fir_4.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir_4.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source fir_4.tcl -notrace
Command: synth_design -top fir_4 -part xczu49dr-ffvf1760-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Device 21-403] Loading part xczu49dr-ffvf1760-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2653914
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3383.363 ; gain = 238.688 ; free physical = 13396 ; free virtual = 82788
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_4' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_4/synth/fir_4.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: fir_4 - type: string 
	Parameter C_COEF_FILE bound to: fir_4.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 7 - type: integer 
	Parameter C_FILTER_TYPE bound to: 5 - type: integer 
	Parameter C_INTERP_RATE bound to: 1 - type: integer 
	Parameter C_DECIM_RATE bound to: 1 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 2 - type: integer 
	Parameter C_SYMMETRY bound to: 0 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 7 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 7 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0,0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 7 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 1 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 1 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 0 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 2 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 13 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_18' declared at '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_4/hdl/fir_compiler_v7_2_vh_rfs.vhd:67113' bound to instance 'U0' of component 'fir_compiler_v7_2_18' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_4/synth/fir_4.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'fir_4' (0#1) [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_4/synth/fir_4.vhd:70]
WARNING: [Synth 8-5858] RAM p_casc_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_casc_reg 
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_path_out_reg 
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADDSUB in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADD_BYPASS in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CED in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][61] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][60] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][59] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][58] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][47] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][46] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][45] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][44] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][43] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][42] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][41] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][40] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][39] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][38] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][37] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][36] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][35] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][34] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][33] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][32] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][31] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][30] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][29] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][28] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][27] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][26] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][25] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][24] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][23] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][22] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][21] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][20] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][19] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][18] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][17] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][16] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][15] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][14] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][13] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][12] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][11] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][10] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][9] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][8] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][7] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][6] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][5] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][4] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][3] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][2] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][1] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][0] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][61] in module rounder is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3491.301 ; gain = 346.625 ; free physical = 14439 ; free virtual = 83832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3509.113 ; gain = 364.438 ; free physical = 14439 ; free virtual = 83832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3509.113 ; gain = 364.438 ; free physical = 14439 ; free virtual = 83832
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3520.020 ; gain = 0.000 ; free physical = 14433 ; free virtual = 83825
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_4/fir_4_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_4/fir_4_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_4/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_4/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_4_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_4_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3691.738 ; gain = 0.000 ; free physical = 14254 ; free virtual = 83647
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3691.738 ; gain = 0.000 ; free physical = 14253 ; free virtual = 83646
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3691.738 ; gain = 547.062 ; free physical = 14420 ; free virtual = 83813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu49dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3691.738 ; gain = 547.062 ; free physical = 14418 ; free virtual = 83811
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_4_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3691.738 ; gain = 547.062 ; free physical = 14420 ; free virtual = 83812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3691.738 ; gain = 547.062 ; free physical = 14415 ; free virtual = 83809
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_buff_sclr' (delay__parameterized1) to 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_sym_buff_sclr'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3691.738 ; gain = 547.062 ; free physical = 14402 ; free virtual = 83800
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3889.277 ; gain = 744.602 ; free physical = 13899 ; free virtual = 83296
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3908.293 ; gain = 763.617 ; free physical = 13886 ; free virtual = 83283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.316 ; gain = 774.641 ; free physical = 13886 ; free virtual = 83284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13887 ; free virtual = 83285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13887 ; free virtual = 83285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13887 ; free virtual = 83284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13887 ; free virtual = 83284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13887 ; free virtual = 83284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13887 ; free virtual = 83284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calc_42                 | (C'+(A'*B')')'      | 30     | 18     | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_41                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_40                 | (PCIN+(A'*B')')'    | 30     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_39                 | (PCIN+(A'*B')')'    | 30     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_38                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_37                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_36                 | (PCIN+(A'*B')')'    | 30     | 5      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0_35 | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
|calc_29                 | (C'+(A'*B')')'      | 30     | 18     | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_28                 | (PCIN+(A'*B')')'    | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_27                 | (PCIN+(A'*B')')'    | 30     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_26                 | (PCIN+(A'*B')')'    | 30     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_25                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_24                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc                    | (PCIN+(A'*B')')'    | 30     | 5      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0    | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |DSP_ALU         |    16|
|3     |DSP_A_B_DATA    |    16|
|4     |DSP_C_DATA      |    16|
|5     |DSP_MULTIPLIER  |    16|
|6     |DSP_M_DATA      |    16|
|7     |DSP_OUTPUT      |    16|
|8     |DSP_PREADD      |    16|
|9     |DSP_PREADD_DATA |    16|
|11    |LUT2            |     1|
|12    |LUT3            |     1|
|13    |LUT4            |     4|
|14    |LUT5            |     1|
|15    |LUT6            |     3|
|16    |SRL16E          |   225|
|17    |FDRE            |   338|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.254 ; gain = 780.578 ; free physical = 13887 ; free virtual = 83284
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 152 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3925.254 ; gain = 597.953 ; free physical = 13927 ; free virtual = 83324
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.262 ; gain = 780.578 ; free physical = 13927 ; free virtual = 83324
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3925.262 ; gain = 0.000 ; free physical = 14033 ; free virtual = 83431
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4006.895 ; gain = 0.000 ; free physical = 13945 ; free virtual = 83342
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Synth Design complete, checksum: f74bcecc
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 4006.895 ; gain = 901.004 ; free physical = 14102 ; free virtual = 83499
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_4_synth_1/fir_4.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fir_4, cache-ID = d1c075c4dea93649
INFO: [Coretcl 2-1174] Renamed 64 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_4_synth_1/fir_4.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_4_utilization_synth.rpt -pb fir_4_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  6 09:30:49 2024...
[Tue Feb  6 09:32:55 2024] fir_4_synth_1 finished
[Tue Feb  6 09:32:55 2024] Waiting for fir_2_synth_1 to finish...

*** Running vivado
    with args -log fir_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir_2.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source fir_2.tcl -notrace
Command: synth_design -top fir_2 -part xczu49dr-ffvf1760-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Device 21-403] Loading part xczu49dr-ffvf1760-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2654297
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3383.367 ; gain = 238.688 ; free physical = 13290 ; free virtual = 82775
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_2' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_2/synth/fir_2.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: fir_2 - type: string 
	Parameter C_COEF_FILE bound to: fir_2.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 7 - type: integer 
	Parameter C_FILTER_TYPE bound to: 5 - type: integer 
	Parameter C_INTERP_RATE bound to: 1 - type: integer 
	Parameter C_DECIM_RATE bound to: 1 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 2 - type: integer 
	Parameter C_SYMMETRY bound to: 0 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 7 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 7 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0,0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 7 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 1 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 1 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 0 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 2 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 13 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_18' declared at '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:67113' bound to instance 'U0' of component 'fir_compiler_v7_2_18' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_2/synth/fir_2.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'fir_2' (0#1) [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_2/synth/fir_2.vhd:70]
WARNING: [Synth 8-5858] RAM p_casc_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_casc_reg 
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_path_out_reg 
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADDSUB in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADD_BYPASS in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CED in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][61] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][60] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][59] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][58] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][47] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][46] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][45] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][44] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][43] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][42] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][41] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][40] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][39] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][38] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][37] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][36] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][35] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][34] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][33] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][32] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][31] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][30] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][29] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][28] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][27] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][26] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][25] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][24] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][23] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][22] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][21] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][20] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][19] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][18] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][17] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][16] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][15] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][14] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][13] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][12] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][11] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][10] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][9] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][8] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][7] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][6] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][5] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][4] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][3] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][2] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][1] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][0] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][61] in module rounder is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3491.336 ; gain = 346.656 ; free physical = 14338 ; free virtual = 83823
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3510.148 ; gain = 365.469 ; free physical = 14338 ; free virtual = 83823
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3510.148 ; gain = 365.469 ; free physical = 14338 ; free virtual = 83823
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3522.055 ; gain = 0.000 ; free physical = 14331 ; free virtual = 83816
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_2/fir_2_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_2/fir_2_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_2/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_2/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_2_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3693.773 ; gain = 0.000 ; free physical = 14159 ; free virtual = 83645
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3693.773 ; gain = 0.000 ; free physical = 14158 ; free virtual = 83644
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3693.773 ; gain = 549.094 ; free physical = 14322 ; free virtual = 83807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu49dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3693.773 ; gain = 549.094 ; free physical = 14322 ; free virtual = 83807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_2_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3693.773 ; gain = 549.094 ; free physical = 14322 ; free virtual = 83807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3693.773 ; gain = 549.094 ; free physical = 14317 ; free virtual = 83804
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_buff_sclr' (delay__parameterized1) to 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_sym_buff_sclr'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3693.773 ; gain = 549.094 ; free physical = 14303 ; free virtual = 83793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3889.281 ; gain = 744.602 ; free physical = 13798 ; free virtual = 83289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3908.297 ; gain = 763.617 ; free physical = 13785 ; free virtual = 83275
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.320 ; gain = 774.641 ; free physical = 13783 ; free virtual = 83273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13781 ; free virtual = 83271
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13781 ; free virtual = 83271
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13781 ; free virtual = 83271
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13781 ; free virtual = 83271
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13781 ; free virtual = 83271
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13781 ; free virtual = 83271
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calc_42                 | (C'+(A'*B')')'      | 30     | 18     | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_41                 | (PCIN+(A'*B')')'    | 30     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_40                 | (PCIN+(A'*B')')'    | 30     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_39                 | (PCIN+(A'*B')')'    | 30     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_38                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_37                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_36                 | (PCIN+(A'*B')')'    | 30     | 0      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0_35 | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
|calc_29                 | (C'+(A'*B')')'      | 30     | 18     | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_28                 | (PCIN+(A'*B')')'    | 30     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_27                 | (PCIN+(A'*B')')'    | 30     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_26                 | (PCIN+(A'*B')')'    | 30     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_25                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_24                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc                    | (PCIN+(A'*B')')'    | 30     | 0      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0    | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |DSP_ALU         |    16|
|3     |DSP_A_B_DATA    |    16|
|4     |DSP_C_DATA      |    16|
|5     |DSP_MULTIPLIER  |    16|
|6     |DSP_M_DATA      |    16|
|7     |DSP_OUTPUT      |    16|
|8     |DSP_PREADD      |    16|
|9     |DSP_PREADD_DATA |    16|
|11    |LUT2            |     1|
|12    |LUT3            |     1|
|13    |LUT4            |     4|
|14    |LUT5            |     1|
|15    |LUT6            |     3|
|16    |SRL16E          |   225|
|17    |FDRE            |   338|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13781 ; free virtual = 83271
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 152 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3925.258 ; gain = 596.953 ; free physical = 13821 ; free virtual = 83311
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.266 ; gain = 780.578 ; free physical = 13821 ; free virtual = 83311
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3925.266 ; gain = 0.000 ; free physical = 13935 ; free virtual = 83425
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4006.898 ; gain = 0.000 ; free physical = 13851 ; free virtual = 83342
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Synth Design complete, checksum: dd8cc1a5
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 4006.898 ; gain = 901.004 ; free physical = 14006 ; free virtual = 83496
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_2_synth_1/fir_2.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fir_2, cache-ID = 5789b5318c38fea2
INFO: [Coretcl 2-1174] Renamed 64 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_2_synth_1/fir_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_2_utilization_synth.rpt -pb fir_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  6 09:31:44 2024...
[Tue Feb  6 09:32:55 2024] fir_2_synth_1 finished
[Tue Feb  6 09:32:55 2024] Waiting for fir_0_synth_1 to finish...

*** Running vivado
    with args -log fir_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir_0.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source fir_0.tcl -notrace
Command: synth_design -top fir_0 -part xczu49dr-ffvf1760-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Device 21-403] Loading part xczu49dr-ffvf1760-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2654627
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3383.367 ; gain = 238.688 ; free physical = 13294 ; free virtual = 82784
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_0' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_0/synth/fir_0.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: fir_0 - type: string 
	Parameter C_COEF_FILE bound to: fir_0.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 7 - type: integer 
	Parameter C_FILTER_TYPE bound to: 5 - type: integer 
	Parameter C_INTERP_RATE bound to: 1 - type: integer 
	Parameter C_DECIM_RATE bound to: 1 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 2 - type: integer 
	Parameter C_SYMMETRY bound to: 0 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 7 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 7 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0,0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 7 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 1 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 1 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 0 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 2 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 13 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_18' declared at '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_0/hdl/fir_compiler_v7_2_vh_rfs.vhd:67113' bound to instance 'U0' of component 'fir_compiler_v7_2_18' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_0/synth/fir_0.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'fir_0' (0#1) [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_0/synth/fir_0.vhd:70]
WARNING: [Synth 8-5858] RAM p_casc_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_casc_reg 
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_path_out_reg 
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR_ALT in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADDSUB in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRE_ADD_BYPASS in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CED in module calc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][61] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][60] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][59] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][58] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port POUT[casc][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][57] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][56] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][55] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][54] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][53] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][52] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][51] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][50] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][49] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][48] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][47] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][46] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][45] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][44] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][43] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][42] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][41] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][40] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][39] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][38] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][37] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][36] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][35] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][34] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][33] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][32] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][31] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][30] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][29] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][28] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][27] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][26] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][25] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][24] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][23] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][22] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][21] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][20] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][19] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][18] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][17] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][16] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][15] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][14] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][13] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][12] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][11] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][10] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][9] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][8] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][7] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][6] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][5] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][4] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][3] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][2] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][1] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[fab][0] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][62] in module rounder is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIN[casc][61] in module rounder is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3491.305 ; gain = 346.625 ; free physical = 14341 ; free virtual = 83832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3509.117 ; gain = 364.438 ; free physical = 14341 ; free virtual = 83832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3509.117 ; gain = 364.438 ; free physical = 14341 ; free virtual = 83832
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3520.023 ; gain = 0.000 ; free physical = 14334 ; free virtual = 83825
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_0/fir_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_0/fir_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_0/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_0/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3691.742 ; gain = 0.000 ; free physical = 14158 ; free virtual = 83649
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3691.742 ; gain = 0.000 ; free physical = 14158 ; free virtual = 83648
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3691.742 ; gain = 547.062 ; free physical = 14324 ; free virtual = 83815
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu49dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3691.742 ; gain = 547.062 ; free physical = 14324 ; free virtual = 83815
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3691.742 ; gain = 547.062 ; free physical = 14324 ; free virtual = 83815
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3691.742 ; gain = 547.062 ; free physical = 14319 ; free virtual = 83811
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_buff_sclr' (delay__parameterized1) to 'U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_sym_buff_sclr'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3691.742 ; gain = 547.062 ; free physical = 14306 ; free virtual = 83801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3889.281 ; gain = 744.602 ; free physical = 13791 ; free virtual = 83286
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3908.297 ; gain = 763.617 ; free physical = 13778 ; free virtual = 83273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3919.320 ; gain = 774.641 ; free physical = 13779 ; free virtual = 83275
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13779 ; free virtual = 83274
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13779 ; free virtual = 83274
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13779 ; free virtual = 83274
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13779 ; free virtual = 83274
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13779 ; free virtual = 83274
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13779 ; free virtual = 83274
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calc_42                 | (C'+(A'*B')')'      | 30     | 18     | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_41                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_40                 | (PCIN+(A'*B')')'    | 30     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_39                 | (PCIN+(A'*B')')'    | 30     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_38                 | (PCIN+(A'*B')')'    | 30     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_37                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_36                 | (PCIN+(A'*B')')'    | 30     | 0      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0_35 | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
|calc_29                 | (C'+(A'*B')')'      | 30     | 18     | 0      | -      | 48     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|calc_28                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_27                 | (PCIN+(A'*B')')'    | 30     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_26                 | (PCIN+(A'*B')')'    | 30     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_25                 | (PCIN+(A'*B')')'    | 30     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc_24                 | (PCIN+(A'*B')')'    | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc                    | (PCIN+(A'*B')')'    | 30     | 0      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|calc__parameterized0    | (PCIN+C'+PCIN[47])' | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 1    | 1    | 
+------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |DSP_ALU         |    16|
|3     |DSP_A_B_DATA    |    16|
|4     |DSP_C_DATA      |    16|
|5     |DSP_MULTIPLIER  |    16|
|6     |DSP_M_DATA      |    16|
|7     |DSP_OUTPUT      |    16|
|8     |DSP_PREADD      |    16|
|9     |DSP_PREADD_DATA |    16|
|11    |LUT2            |     1|
|12    |LUT3            |     1|
|13    |LUT4            |     4|
|14    |LUT5            |     1|
|15    |LUT6            |     3|
|16    |SRL16E          |   225|
|17    |FDRE            |   338|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.258 ; gain = 780.578 ; free physical = 13779 ; free virtual = 83274
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 152 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3925.258 ; gain = 597.953 ; free physical = 13819 ; free virtual = 83314
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3925.266 ; gain = 780.578 ; free physical = 13819 ; free virtual = 83314
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3925.266 ; gain = 0.000 ; free physical = 13923 ; free virtual = 83418
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4006.898 ; gain = 0.000 ; free physical = 13834 ; free virtual = 83329
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

Synth Design complete, checksum: a220f30
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 4006.898 ; gain = 901.004 ; free physical = 13991 ; free virtual = 83486
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_0_synth_1/fir_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fir_0, cache-ID = e0f50fd012f6dd02
INFO: [Coretcl 2-1174] Renamed 64 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/fir_0_synth_1/fir_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_0_utilization_synth.rpt -pb fir_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  6 09:32:40 2024...
[Tue Feb  6 09:32:55 2024] fir_0_synth_1 finished
[Tue Feb  6 09:32:55 2024] Waiting for axi_mst_0_synth_1 to finish...
[Tue Feb  6 09:33:00 2024] Waiting for axi_mst_0_synth_1 to finish...
[Tue Feb  6 09:33:05 2024] Waiting for axi_mst_0_synth_1 to finish...
[Tue Feb  6 09:33:10 2024] Waiting for axi_mst_0_synth_1 to finish...
[Tue Feb  6 09:33:20 2024] Waiting for axi_mst_0_synth_1 to finish...
[Tue Feb  6 09:33:30 2024] Waiting for axi_mst_0_synth_1 to finish...

*** Running vivado
    with args -log axi_mst_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_mst_0.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source axi_mst_0.tcl -notrace
Command: synth_design -top axi_mst_0 -part xczu49dr-ffvf1760-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Device 21-403] Loading part xczu49dr-ffvf1760-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2654969
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3383.367 ; gain = 239.656 ; free physical = 13478 ; free virtual = 82973
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'axi_mst_0' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/axi_mst_0/synth/axi_mst_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'axi_vip_v1_1_12_top' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/axi_mst_0/hdl/axi_vip_v1_1_vlsyn_rfs.sv:60]
INFO: [Synth 8-6155] done synthesizing module 'axi_vip_v1_1_12_top' (0#1) [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/axi_mst_0/hdl/axi_vip_v1_1_vlsyn_rfs.sv:60]
INFO: [Synth 8-6155] done synthesizing module 'axi_mst_0' (0#1) [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/axi_mst_0/synth/axi_mst_0.sv:53]
WARNING: [Synth 8-7129] Port aclk in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[0] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[31] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[30] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[29] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[28] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[27] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[26] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[25] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[24] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[23] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[22] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[21] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[20] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[19] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[18] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[17] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[16] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[15] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[14] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[13] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[12] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[11] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[10] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[9] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[8] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[7] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[6] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[5] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[4] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[3] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[2] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[1] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[0] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[7] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[6] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[5] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[4] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[3] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[2] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[1] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[0] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[2] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[1] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[0] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[1] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[0] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlock[0] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[3] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[2] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[1] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[0] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awprot[2] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awprot[1] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awprot[0] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[3] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[2] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[1] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[0] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[3] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[2] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[1] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[0] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awvalid in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[31] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[30] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[29] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[28] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[27] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[26] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[25] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[24] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[23] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[22] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[21] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[20] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[19] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[18] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[17] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[16] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[15] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[14] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[13] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[12] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[11] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[10] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[9] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[8] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[7] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[6] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[5] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[4] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[3] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[2] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[1] in module axi_vip_v1_1_12_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[0] in module axi_vip_v1_1_12_top is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3423.305 ; gain = 279.594 ; free physical = 13319 ; free virtual = 82815
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3442.117 ; gain = 298.406 ; free physical = 13320 ; free virtual = 82815
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3442.117 ; gain = 298.406 ; free physical = 13320 ; free virtual = 82815
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3442.117 ; gain = 0.000 ; free physical = 13312 ; free virtual = 82808
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
WARNING: [Designutils 20-1758] instance inst wraps a black box. Constraint reading is skipped for elaborated designs in this case. Skipping constraint file '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/axi_mst_0/axi_mst_0_ooc.xdc'.
Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/axi_mst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/axi_mst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3537.867 ; gain = 0.000 ; free physical = 14269 ; free virtual = 83764
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3537.867 ; gain = 0.000 ; free physical = 14270 ; free virtual = 83766
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3537.867 ; gain = 394.156 ; free physical = 14332 ; free virtual = 83828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu49dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3537.867 ; gain = 394.156 ; free physical = 14332 ; free virtual = 83828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/axi_mst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3537.867 ; gain = 394.156 ; free physical = 14332 ; free virtual = 83828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3537.867 ; gain = 394.156 ; free physical = 14330 ; free virtual = 83827
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3537.867 ; gain = 394.156 ; free physical = 14323 ; free virtual = 83823
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3857.617 ; gain = 713.906 ; free physical = 13813 ; free virtual = 83313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3857.617 ; gain = 713.906 ; free physical = 13813 ; free virtual = 83313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3876.648 ; gain = 732.938 ; free physical = 13811 ; free virtual = 83310
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3882.586 ; gain = 738.875 ; free physical = 13810 ; free virtual = 83310
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3882.586 ; gain = 738.875 ; free physical = 13810 ; free virtual = 83310
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3882.586 ; gain = 738.875 ; free physical = 13810 ; free virtual = 83310
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3882.586 ; gain = 738.875 ; free physical = 13810 ; free virtual = 83310
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3882.586 ; gain = 738.875 ; free physical = 13810 ; free virtual = 83310
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3882.586 ; gain = 738.875 ; free physical = 13810 ; free virtual = 83310
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3882.586 ; gain = 738.875 ; free physical = 13810 ; free virtual = 83310
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 220 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 3882.586 ; gain = 643.125 ; free physical = 13850 ; free virtual = 83350
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3882.594 ; gain = 738.875 ; free physical = 13850 ; free virtual = 83350
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3882.594 ; gain = 0.000 ; free physical = 13843 ; free virtual = 83342
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3932.180 ; gain = 0.000 ; free physical = 13872 ; free virtual = 83372
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: fd95208c
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 3946.117 ; gain = 840.223 ; free physical = 14009 ; free virtual = 83509
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/axi_mst_0_synth_1/axi_mst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP axi_mst_0, cache-ID = b1a03a9395c7e0a4
INFO: [Common 17-1381] The checkpoint '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.runs/axi_mst_0_synth_1/axi_mst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file axi_mst_0_utilization_synth.rpt -pb axi_mst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  6 09:33:24 2024...
[Tue Feb  6 09:33:35 2024] axi_mst_0_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:40 . Memory (MB): peak = 8270.438 ; gain = 0.000 ; free physical = 16382 ; free virtual = 85878
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/tools/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.sim/sim_1/behav/xsim/fir_0.coe'
INFO: [SIM-utils-43] Exported '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.sim/sim_1/behav/xsim/fir_0.mif'
INFO: [SIM-utils-43] Exported '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.sim/sim_1/behav/xsim/fir_1.coe'
INFO: [SIM-utils-43] Exported '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.sim/sim_1/behav/xsim/fir_1.mif'
INFO: [SIM-utils-43] Exported '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.sim/sim_1/behav/xsim/fir_2.coe'
INFO: [SIM-utils-43] Exported '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.sim/sim_1/behav/xsim/fir_2.mif'
INFO: [SIM-utils-43] Exported '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.sim/sim_1/behav/xsim/fir_3.coe'
INFO: [SIM-utils-43] Exported '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.sim/sim_1/behav/xsim/fir_3.mif'
INFO: [SIM-utils-43] Exported '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.sim/sim_1/behav/xsim/fir_4.coe'
INFO: [SIM-utils-43] Exported '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.sim/sim_1/behav/xsim/fir_4.mif'
INFO: [SIM-utils-43] Exported '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.sim/sim_1/behav/xsim/fir_5.coe'
INFO: [SIM-utils-43] Exported '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.sim/sim_1/behav/xsim/fir_5.mif'
INFO: [SIM-utils-43] Exported '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.sim/sim_1/behav/xsim/fir_6.coe'
INFO: [SIM-utils-43] Exported '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.sim/sim_1/behav/xsim/fir_6.mif'
INFO: [SIM-utils-43] Exported '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.sim/sim_1/behav/xsim/fir_7.coe'
INFO: [SIM-utils-43] Exported '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.sim/sim_1/behav/xsim/fir_7.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_12 -L xilinx_vip -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/axi_mst_0/sim/axi_mst_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/axi_mst_0/sim/axi_mst_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_mst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/axis_pfb_readout_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_pfb_readout_v2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/ddsprod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddsprod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/ddsprod_v.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddsprod_v
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/firs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module firs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/pfb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/pfb_dds_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_dds_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/pfb_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pfb_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/dds_0/sim/dds_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dds_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_7/sim/fir_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fir_7'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_5/sim/fir_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fir_5'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_3/sim/fir_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fir_3'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_1/sim/fir_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fir_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_6/sim/fir_6.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fir_6'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_4/sim/fir_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fir_4'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_2/sim/fir_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fir_2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.gen/sources_1/ip/fir_0/sim/fir_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fir_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/axi_slv.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axi_slv'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/ssrfft_8x8/ssr_fft_8x8/conv_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/pimod.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pimod'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/ssrfft_8x8/ssr_fft_8x8/single_reg_w_init.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'single_reg_w_init'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/ssrfft_8x8/ssr_fft_8x8/srl33e.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'srlc33e'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/ssrfft_8x8/ssr_fft_8x8/ssr_8x8_entity_declarations.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ssr_8x8_xldelay'
INFO: [VRFC 10-3107] analyzing entity 'BDELAY'
INFO: [VRFC 10-3107] analyzing entity 'UDELAY'
INFO: [VRFC 10-3107] analyzing entity 'SDELAY'
INFO: [VRFC 10-3107] analyzing entity 'CDELAY'
INFO: [VRFC 10-3107] analyzing entity 'CB'
INFO: [VRFC 10-3107] analyzing entity 'BFS'
INFO: [VRFC 10-3107] analyzing entity 'CBFS'
INFO: [VRFC 10-3107] analyzing entity 'CSA3'
INFO: [VRFC 10-3107] analyzing entity 'DSP48E2GW'
INFO: [VRFC 10-3107] analyzing entity 'CKCM'
INFO: [VRFC 10-3107] analyzing entity 'ADDSUB'
INFO: [VRFC 10-3107] analyzing entity 'TABLE'
INFO: [VRFC 10-3107] analyzing entity 'CM3'
INFO: [VRFC 10-3107] analyzing entity 'CM3FFT'
INFO: [VRFC 10-3107] analyzing entity 'PARFFT'
INFO: [VRFC 10-3107] analyzing entity 'INPUT_SWAP'
INFO: [VRFC 10-3107] analyzing entity 'SYSTOLIC_FFT'
INFO: [VRFC 10-3107] analyzing entity 'DS'
INFO: [VRFC 10-3107] analyzing entity 'DSN'
INFO: [VRFC 10-3107] analyzing entity 'VECTOR_FFT'
INFO: [VRFC 10-3107] analyzing entity 'WRAPPER_VECTOR_FFT'
INFO: [VRFC 10-3107] analyzing entity 'WRAPPER_VECTOR_FFT_29450ae4dbd3eb51515dab58c9ac6776'
INFO: [VRFC 10-3107] analyzing entity 'ssr_8x8_xlslice'
INFO: [VRFC 10-3107] analyzing entity 'sysgen_concat_965a32611a'
INFO: [VRFC 10-3107] analyzing entity 'sysgen_reinterpret_d1aaeed629'
INFO: [VRFC 10-3107] analyzing entity 'sysgen_reinterpret_4035468568'
INFO: [VRFC 10-3107] analyzing entity 'sysgen_concat_7ca5184bef'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/ssrfft_8x8/ssr_fft_8x8/xlclockdriver_rd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xlclockdriver'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/ssrfft_8x8/ssr_fft_8x8/ssr_8x8.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ssr_8x8_scalar2vector'
INFO: [VRFC 10-3107] analyzing entity 'ssr_8x8_vector_concat'
INFO: [VRFC 10-3107] analyzing entity 'ssr_8x8_vector_delay'
INFO: [VRFC 10-3107] analyzing entity 'ssr_8x8_vector_reinterpret'
INFO: [VRFC 10-3107] analyzing entity 'ssr_8x8_vector_reinterpret1'
INFO: [VRFC 10-3107] analyzing entity 'ssr_8x8_vector_reinterpret2'
INFO: [VRFC 10-3107] analyzing entity 'ssr_8x8_vector_reinterpret3'
INFO: [VRFC 10-3107] analyzing entity 'ssr_8x8_vector_slice_im'
INFO: [VRFC 10-3107] analyzing entity 'ssr_8x8_vector_slice_re'
INFO: [VRFC 10-3107] analyzing entity 'ssr_8x8_vector2scalar'
INFO: [VRFC 10-3107] analyzing entity 'ssr_8x8_vector_fft'
INFO: [VRFC 10-3107] analyzing entity 'ssr_8x8_i_im'
INFO: [VRFC 10-3107] analyzing entity 'ssr_8x8_i_re'
INFO: [VRFC 10-3107] analyzing entity 'ssr_8x8_struct'
INFO: [VRFC 10-3107] analyzing entity 'ssr_8x8_default_clock_driver'
INFO: [VRFC 10-3107] analyzing entity 'ssr_8x8'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/ssrfft_8x8/ssrfft_8x8.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ssrfft_8x8'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/ssrfft_8x8/ssr_fft_8x8/synth_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'synth_reg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/ssrfft_8x8/ssr_fft_8x8/synth_reg_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'synth_reg_reg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/ssrfft_8x8/ssr_fft_8x8/synth_reg_w_init.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'synth_reg_w_init'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_22 -L fir_compiler_v7_2_18 -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_12 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_22 -L fir_compiler_v7_2_18 -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_12 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'm_axi_araddr' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/tb/tb.sv:72]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'm_axi_awaddr' [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/tb/tb.sv:76]
WARNING: [VRFC 10-3823] variable 's_axis_tdata' might have multiple concurrent drivers [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/tb/tb.sv:257]
WARNING: [VRFC 10-3705] select index 128 into 's_axis_tdata' is out of bounds [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/tb/tb.sv:63]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/tb/tb.sv" Line 4. Module tb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/axis_pfb_readout_v2.v" Line 1. Module axis_pfb_readout_v2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/pfb_dds_mux.sv" Line 1. Module pfb_dds_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/pfb.sv" Line 1. Module pfb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/firs.sv" Line 1. Module firs_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/ddsprod_v.sv" Line 1. Module ddsprod_v_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/ddsprod.sv" Line 1. Module ddsprod doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/ddsprod.sv" Line 1. Module ddsprod doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/ddsprod.sv" Line 1. Module ddsprod doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/ddsprod.sv" Line 1. Module ddsprod doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/ddsprod.sv" Line 1. Module ddsprod doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/ddsprod.sv" Line 1. Module ddsprod doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/ddsprod.sv" Line 1. Module ddsprod doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/ddsprod.sv" Line 1. Module ddsprod doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/pfb_mux.sv" Line 1. Module pfb_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/tb/tb.sv" Line 4. Module tb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/axis_pfb_readout_v2.v" Line 1. Module axis_pfb_readout_v2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/pfb_dds_mux.sv" Line 1. Module pfb_dds_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/pfb.sv" Line 1. Module pfb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/firs.sv" Line 1. Module firs_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/ddsprod_v.sv" Line 1. Module ddsprod_v_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/ddsprod.sv" Line 1. Module ddsprod doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/ddsprod.sv" Line 1. Module ddsprod doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/ddsprod.sv" Line 1. Module ddsprod doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/ddsprod.sv" Line 1. Module ddsprod doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/ddsprod.sv" Line 1. Module ddsprod doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/ddsprod.sv" Line 1. Module ddsprod doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/ddsprod.sv" Line 1. Module ddsprod doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/ddsprod.sv" Line 1. Module ddsprod doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/pfb_mux.sv" Line 1. Module pfb_mux doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package fir_compiler_v7_2_18.fir_compiler_v7_2_18_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_18.globals_pkg
Compiling package fir_compiler_v7_2_18.components
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.conv_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.math_complex
Compiling package xil_defaultlib.complex_fixed_pkg
Compiling package xbip_utils_v3_0_10.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_22.dds_compiler_v6_0_22_viv_comp
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_22.pkg_dds_compiler_v6_0_22
Compiling package dds_compiler_v6_0_22.dds_compiler_v6_0_22_hdl_comps
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_22.pkg_betas
Compiling package dds_compiler_v6_0_22.pkg_alphas
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_12.axi_vip_v1_1_12_top(C_AXI_PROTOC...
Compiling module xil_defaultlib.axi_mst_0
Compiling architecture rtl of entity xil_defaultlib.axi_slv [axi_slv_default]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(has_ifx=true,afull...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_slave [\glb_ifx_slave(width=32,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_18.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_18.sp_mem [\sp_mem(c_xdevicefamily="zynqupl...]
Compiling architecture synth of entity fir_compiler_v7_2_18.sp_mem [\sp_mem(c_xdevicefamily="zynqupl...]
Compiling architecture synth of entity fir_compiler_v7_2_18.filt_mem [\filt_mem(c_xdevicefamily="zynqu...]
Compiling architecture synth of entity fir_compiler_v7_2_18.sp_mem [\sp_mem(c_xdevicefamily="zynqupl...]
Compiling architecture synth of entity fir_compiler_v7_2_18.sp_mem [\sp_mem(c_xdevicefamily="zynqupl...]
Compiling architecture synth of entity fir_compiler_v7_2_18.filt_mem [\filt_mem(c_xdevicefamily="zynqu...]
Compiling architecture synth of entity fir_compiler_v7_2_18.sp_mem [\sp_mem(c_xdevicefamily="zynqupl...]
Compiling architecture synth of entity fir_compiler_v7_2_18.sp_mem [\sp_mem(c_xdevicefamily="zynqupl...]
Compiling architecture synth of entity fir_compiler_v7_2_18.filt_mem [\filt_mem(c_xdevicefamily="zynqu...]
Compiling architecture synth of entity fir_compiler_v7_2_18.sp_mem [\sp_mem(c_xdevicefamily="zynqupl...]
Compiling architecture synth of entity fir_compiler_v7_2_18.filt_mem [\filt_mem(c_xdevicefamily="zynqu...]
Compiling architecture synth of entity fir_compiler_v7_2_18.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_18.buff [\buff(c_xdevicefamily="zynquplus...]
Compiling architecture synth of entity fir_compiler_v7_2_18.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_18.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_18.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(inmodereg=0,mask="11111...]
Compiling architecture synth of entity fir_compiler_v7_2_18.calc [\calc(c_xdevicefamily="zynquplus...]
Compiling architecture synth of entity fir_compiler_v7_2_18.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_18.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(inmodereg=0,mask="11111...]
Compiling architecture synth of entity fir_compiler_v7_2_18.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_18.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_18.calc [\calc(c_xdevicefamily="zynquplus...]
Compiling architecture synth of entity fir_compiler_v7_2_18.rounder [\rounder(c_xdevicefamily="zynqup...]
Compiling architecture synth of entity fir_compiler_v7_2_18.buff [\buff(c_xdevicefamily="zynquplus...]
Compiling architecture synth of entity fir_compiler_v7_2_18.calc [\calc(c_xdevicefamily="zynquplus...]
Compiling architecture synth of entity fir_compiler_v7_2_18.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_18.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_18.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_18.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_18.delay [\delay(c_delay_len=11,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_18.single_rate_hb_hilb_ipol [\single_rate_hb_hilb_ipol(c_xdev...]
Compiling architecture synth of entity fir_compiler_v7_2_18.fir_compiler_v7_2_18_viv [\fir_compiler_v7_2_18_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_18.fir_compiler_v7_2_18 [\fir_compiler_v7_2_18(c_xdevicef...]
Compiling architecture fir_0_arch of entity xil_defaultlib.fir_0 [fir_0_default]
Compiling architecture synth of entity fir_compiler_v7_2_18.sp_mem [\sp_mem(c_xdevicefamily="zynqupl...]
Compiling architecture synth of entity fir_compiler_v7_2_18.sp_mem [\sp_mem(c_xdevicefamily="zynqupl...]
Compiling architecture synth of entity fir_compiler_v7_2_18.filt_mem [\filt_mem(c_xdevicefamily="zynqu...]
Compiling architecture synth of entity fir_compiler_v7_2_18.sp_mem [\sp_mem(c_xdevicefamily="zynqupl...]
Compiling architecture synth of entity fir_compiler_v7_2_18.sp_mem [\sp_mem(c_xdevicefamily="zynqupl...]
Compiling architecture synth of entity fir_compiler_v7_2_18.filt_mem [\filt_mem(c_xdevicefamily="zynqu...]
Compiling architecture synth of entity fir_compiler_v7_2_18.sp_mem [\sp_mem(c_xdevicefamily="zynqupl...]
Compiling architecture synth of entity fir_compiler_v7_2_18.sp_mem [\sp_mem(c_xdevicefamily="zynqupl...]
Compiling architecture synth of entity fir_compiler_v7_2_18.filt_mem [\filt_mem(c_xdevicefamily="zynqu...]
Compiling architecture synth of entity fir_compiler_v7_2_18.single_rate_hb_hilb_ipol [\single_rate_hb_hilb_ipol(c_xdev...]
Compiling architecture synth of entity fir_compiler_v7_2_18.fir_compiler_v7_2_18_viv [\fir_compiler_v7_2_18_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_18.fir_compiler_v7_2_18 [\fir_compiler_v7_2_18(c_xdevicef...]
Compiling architecture fir_2_arch of entity xil_defaultlib.fir_2 [fir_2_default]
Compiling architecture synth of entity fir_compiler_v7_2_18.sp_mem [\sp_mem(c_xdevicefamily="zynqupl...]
Compiling architecture synth of entity fir_compiler_v7_2_18.sp_mem [\sp_mem(c_xdevicefamily="zynqupl...]
Compiling architecture synth of entity fir_compiler_v7_2_18.filt_mem [\filt_mem(c_xdevicefamily="zynqu...]
Compiling architecture synth of entity fir_compiler_v7_2_18.sp_mem [\sp_mem(c_xdevicefamily="zynqupl...]
Compiling architecture synth of entity fir_compiler_v7_2_18.sp_mem [\sp_mem(c_xdevicefamily="zynqupl...]
Compiling architecture synth of entity fir_compiler_v7_2_18.filt_mem [\filt_mem(c_xdevicefamily="zynqu...]
Compiling architecture synth of entity fir_compiler_v7_2_18.sp_mem [\sp_mem(c_xdevicefamily="zynqupl...]
Compiling architecture synth of entity fir_compiler_v7_2_18.sp_mem [\sp_mem(c_xdevicefamily="zynqupl...]
Compiling architecture synth of entity fir_compiler_v7_2_18.filt_mem [\filt_mem(c_xdevicefamily="zynqu...]
Compiling architecture synth of entity fir_compiler_v7_2_18.sp_mem [\sp_mem(c_xdevicefamily="zynqupl...]
Compiling architecture synth of entity fir_compiler_v7_2_18.filt_mem [\filt_mem(c_xdevicefamily="zynqu...]
Compiling architecture synth of entity fir_compiler_v7_2_18.single_rate_hb_hilb_ipol [\single_rate_hb_hilb_ipol(c_xdev...]
Compiling architecture synth of entity fir_compiler_v7_2_18.fir_compiler_v7_2_18_viv [\fir_compiler_v7_2_18_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_18.fir_compiler_v7_2_18 [\fir_compiler_v7_2_18(c_xdevicef...]
Compiling architecture fir_4_arch of entity xil_defaultlib.fir_4 [fir_4_default]
Compiling architecture synth of entity fir_compiler_v7_2_18.sp_mem [\sp_mem(c_xdevicefamily="zynqupl...]
Compiling architecture synth of entity fir_compiler_v7_2_18.sp_mem [\sp_mem(c_xdevicefamily="zynqupl...]
Compiling architecture synth of entity fir_compiler_v7_2_18.filt_mem [\filt_mem(c_xdevicefamily="zynqu...]
Compiling architecture synth of entity fir_compiler_v7_2_18.sp_mem [\sp_mem(c_xdevicefamily="zynqupl...]
Compiling architecture synth of entity fir_compiler_v7_2_18.sp_mem [\sp_mem(c_xdevicefamily="zynqupl...]
Compiling architecture synth of entity fir_compiler_v7_2_18.filt_mem [\filt_mem(c_xdevicefamily="zynqu...]
Compiling architecture synth of entity fir_compiler_v7_2_18.sp_mem [\sp_mem(c_xdevicefamily="zynqupl...]
Compiling architecture synth of entity fir_compiler_v7_2_18.sp_mem [\sp_mem(c_xdevicefamily="zynqupl...]
Compiling architecture synth of entity fir_compiler_v7_2_18.filt_mem [\filt_mem(c_xdevicefamily="zynqu...]
Compiling architecture synth of entity fir_compiler_v7_2_18.sp_mem [\sp_mem(c_xdevicefamily="zynqupl...]
Compiling architecture synth of entity fir_compiler_v7_2_18.filt_mem [\filt_mem(c_xdevicefamily="zynqu...]
Compiling architecture synth of entity fir_compiler_v7_2_18.single_rate_hb_hilb_ipol [\single_rate_hb_hilb_ipol(c_xdev...]
Compiling architecture synth of entity fir_compiler_v7_2_18.fir_compiler_v7_2_18_viv [\fir_compiler_v7_2_18_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_18.fir_compiler_v7_2_18 [\fir_compiler_v7_2_18(c_xdevicef...]
Compiling architecture fir_6_arch of entity xil_defaultlib.fir_6 [fir_6_default]
Compiling architecture synth of entity fir_compiler_v7_2_18.sp_mem [\sp_mem(c_xdevicefamily="zynqupl...]
Compiling architecture synth of entity fir_compiler_v7_2_18.sp_mem [\sp_mem(c_xdevicefamily="zynqupl...]
Compiling architecture synth of entity fir_compiler_v7_2_18.filt_mem [\filt_mem(c_xdevicefamily="zynqu...]
Compiling architecture synth of entity fir_compiler_v7_2_18.sp_mem [\sp_mem(c_xdevicefamily="zynqupl...]
Compiling architecture synth of entity fir_compiler_v7_2_18.sp_mem [\sp_mem(c_xdevicefamily="zynqupl...]
Compiling architecture synth of entity fir_compiler_v7_2_18.filt_mem [\filt_mem(c_xdevicefamily="zynqu...]
Compiling architecture synth of entity fir_compiler_v7_2_18.sp_mem [\sp_mem(c_xdevicefamily="zynqupl...]
Compiling architecture synth of entity fir_compiler_v7_2_18.sp_mem [\sp_mem(c_xdevicefamily="zynqupl...]
Compiling architecture synth of entity fir_compiler_v7_2_18.filt_mem [\filt_mem(c_xdevicefamily="zynqu...]
Compiling architecture synth of entity fir_compiler_v7_2_18.sp_mem [\sp_mem(c_xdevicefamily="zynqupl...]
Compiling architecture synth of entity fir_compiler_v7_2_18.filt_mem [\filt_mem(c_xdevicefamily="zynqu...]
Compiling architecture synth of entity fir_compiler_v7_2_18.single_rate_hb_hilb_ipol [\single_rate_hb_hilb_ipol(c_xdev...]
Compiling architecture synth of entity fir_compiler_v7_2_18.fir_compiler_v7_2_18_viv [\fir_compiler_v7_2_18_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_18.fir_compiler_v7_2_18 [\fir_compiler_v7_2_18(c_xdevicef...]
Compiling architecture fir_1_arch of entity xil_defaultlib.fir_1 [fir_1_default]
Compiling architecture synth of entity fir_compiler_v7_2_18.sp_mem [\sp_mem(c_xdevicefamily="zynqupl...]
Compiling architecture synth of entity fir_compiler_v7_2_18.sp_mem [\sp_mem(c_xdevicefamily="zynqupl...]
Compiling architecture synth of entity fir_compiler_v7_2_18.filt_mem [\filt_mem(c_xdevicefamily="zynqu...]
Compiling architecture synth of entity fir_compiler_v7_2_18.sp_mem [\sp_mem(c_xdevicefamily="zynqupl...]
Compiling architecture synth of entity fir_compiler_v7_2_18.filt_mem [\filt_mem(c_xdevicefamily="zynqu...]
Compiling architecture synth of entity fir_compiler_v7_2_18.sp_mem [\sp_mem(c_xdevicefamily="zynqupl...]
Compiling architecture synth of entity fir_compiler_v7_2_18.sp_mem [\sp_mem(c_xdevicefamily="zynqupl...]
Compiling architecture synth of entity fir_compiler_v7_2_18.filt_mem [\filt_mem(c_xdevicefamily="zynqu...]
Compiling architecture synth of entity fir_compiler_v7_2_18.sp_mem [\sp_mem(c_xdevicefamily="zynqupl...]
Compiling architecture synth of entity fir_compiler_v7_2_18.filt_mem [\filt_mem(c_xdevicefamily="zynqu...]
Compiling architecture synth of entity fir_compiler_v7_2_18.single_rate_hb_hilb_ipol [\single_rate_hb_hilb_ipol(c_xdev...]
Compiling architecture synth of entity fir_compiler_v7_2_18.fir_compiler_v7_2_18_viv [\fir_compiler_v7_2_18_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_18.fir_compiler_v7_2_18 [\fir_compiler_v7_2_18(c_xdevicef...]
Compiling architecture fir_3_arch of entity xil_defaultlib.fir_3 [fir_3_default]
Compiling architecture synth of entity fir_compiler_v7_2_18.sp_mem [\sp_mem(c_xdevicefamily="zynqupl...]
Compiling architecture synth of entity fir_compiler_v7_2_18.sp_mem [\sp_mem(c_xdevicefamily="zynqupl...]
Compiling architecture synth of entity fir_compiler_v7_2_18.filt_mem [\filt_mem(c_xdevicefamily="zynqu...]
Compiling architecture synth of entity fir_compiler_v7_2_18.sp_mem [\sp_mem(c_xdevicefamily="zynqupl...]
Compiling architecture synth of entity fir_compiler_v7_2_18.filt_mem [\filt_mem(c_xdevicefamily="zynqu...]
Compiling architecture synth of entity fir_compiler_v7_2_18.sp_mem [\sp_mem(c_xdevicefamily="zynqupl...]
Compiling architecture synth of entity fir_compiler_v7_2_18.sp_mem [\sp_mem(c_xdevicefamily="zynqupl...]
Compiling architecture synth of entity fir_compiler_v7_2_18.filt_mem [\filt_mem(c_xdevicefamily="zynqu...]
Compiling architecture synth of entity fir_compiler_v7_2_18.sp_mem [\sp_mem(c_xdevicefamily="zynqupl...]
Compiling architecture synth of entity fir_compiler_v7_2_18.filt_mem [\filt_mem(c_xdevicefamily="zynqu...]
Compiling architecture synth of entity fir_compiler_v7_2_18.single_rate_hb_hilb_ipol [\single_rate_hb_hilb_ipol(c_xdev...]
Compiling architecture synth of entity fir_compiler_v7_2_18.fir_compiler_v7_2_18_viv [\fir_compiler_v7_2_18_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_18.fir_compiler_v7_2_18 [\fir_compiler_v7_2_18(c_xdevicef...]
Compiling architecture fir_5_arch of entity xil_defaultlib.fir_5 [fir_5_default]
Compiling architecture synth of entity fir_compiler_v7_2_18.sp_mem [\sp_mem(c_xdevicefamily="zynqupl...]
Compiling architecture synth of entity fir_compiler_v7_2_18.sp_mem [\sp_mem(c_xdevicefamily="zynqupl...]
Compiling architecture synth of entity fir_compiler_v7_2_18.filt_mem [\filt_mem(c_xdevicefamily="zynqu...]
Compiling architecture synth of entity fir_compiler_v7_2_18.sp_mem [\sp_mem(c_xdevicefamily="zynqupl...]
Compiling architecture synth of entity fir_compiler_v7_2_18.filt_mem [\filt_mem(c_xdevicefamily="zynqu...]
Compiling architecture synth of entity fir_compiler_v7_2_18.sp_mem [\sp_mem(c_xdevicefamily="zynqupl...]
Compiling architecture synth of entity fir_compiler_v7_2_18.sp_mem [\sp_mem(c_xdevicefamily="zynqupl...]
Compiling architecture synth of entity fir_compiler_v7_2_18.filt_mem [\filt_mem(c_xdevicefamily="zynqu...]
Compiling architecture synth of entity fir_compiler_v7_2_18.sp_mem [\sp_mem(c_xdevicefamily="zynqupl...]
Compiling architecture synth of entity fir_compiler_v7_2_18.filt_mem [\filt_mem(c_xdevicefamily="zynqu...]
Compiling architecture synth of entity fir_compiler_v7_2_18.single_rate_hb_hilb_ipol [\single_rate_hb_hilb_ipol(c_xdev...]
Compiling architecture synth of entity fir_compiler_v7_2_18.fir_compiler_v7_2_18_viv [\fir_compiler_v7_2_18_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_18.fir_compiler_v7_2_18 [\fir_compiler_v7_2_18(c_xdevicef...]
Compiling architecture fir_7_arch of entity xil_defaultlib.fir_7 [fir_7_default]
Compiling module xil_defaultlib.firs_default
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture structural of entity xil_defaultlib.single_reg_w_init [\single_reg_w_init(width=1)(0,3)...]
Compiling architecture structural of entity xil_defaultlib.synth_reg_w_init [\synth_reg_w_init(width=1)(0,3)\]
Compiling architecture behavior of entity xil_defaultlib.xlclockdriver [\xlclockdriver(period=1,log_2_pe...]
Compiling architecture structural of entity xil_defaultlib.ssr_8x8_default_clock_driver [ssr_8x8_default_clock_driver_def...]
Compiling architecture behavior of entity xil_defaultlib.ssr_8x8_xlslice [\ssr_8x8_xlslice(new_msb=53,new_...]
Compiling architecture behavior of entity xil_defaultlib.ssr_8x8_xlslice [\ssr_8x8_xlslice(new_msb=107,new...]
Compiling architecture behavior of entity xil_defaultlib.ssr_8x8_xlslice [\ssr_8x8_xlslice(new_msb=161,new...]
Compiling architecture behavior of entity xil_defaultlib.ssr_8x8_xlslice [\ssr_8x8_xlslice(new_msb=215,new...]
Compiling architecture behavior of entity xil_defaultlib.ssr_8x8_xlslice [\ssr_8x8_xlslice(new_msb=269,new...]
Compiling architecture behavior of entity xil_defaultlib.ssr_8x8_xlslice [\ssr_8x8_xlslice(new_msb=323,new...]
Compiling architecture behavior of entity xil_defaultlib.ssr_8x8_xlslice [\ssr_8x8_xlslice(new_msb=377,new...]
Compiling architecture behavior of entity xil_defaultlib.ssr_8x8_xlslice [\ssr_8x8_xlslice(new_msb=431,new...]
Compiling architecture structural of entity xil_defaultlib.ssr_8x8_scalar2vector [ssr_8x8_scalar2vector_default]
Compiling architecture behavior of entity xil_defaultlib.sysgen_concat_965a32611a [sysgen_concat_965a32611a_default]
Compiling architecture structural of entity xil_defaultlib.ssr_8x8_vector_concat [ssr_8x8_vector_concat_default]
Compiling architecture srlc32e_v of entity unisim.SRLC32E [\SRLC32E(0,31)\]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture structural of entity xil_defaultlib.srlc33e [\srlc33e(width=32,latency=4)\]
Compiling architecture structural of entity xil_defaultlib.synth_reg [\synth_reg(width=32,latency=4)\]
Compiling architecture behavior of entity xil_defaultlib.ssr_8x8_xldelay [\ssr_8x8_xldelay(width=32,latenc...]
Compiling architecture structural of entity xil_defaultlib.ssr_8x8_vector_delay [ssr_8x8_vector_delay_default]
Compiling architecture behavior of entity xil_defaultlib.sysgen_reinterpret_d1aaeed629 [sysgen_reinterpret_d1aaeed629_de...]
Compiling architecture structural of entity xil_defaultlib.ssr_8x8_vector_reinterpret [ssr_8x8_vector_reinterpret_defau...]
Compiling architecture structural of entity xil_defaultlib.ssr_8x8_vector_reinterpret1 [ssr_8x8_vector_reinterpret1_defa...]
Compiling architecture behavior of entity xil_defaultlib.sysgen_reinterpret_4035468568 [sysgen_reinterpret_4035468568_de...]
Compiling architecture structural of entity xil_defaultlib.ssr_8x8_vector_reinterpret2 [ssr_8x8_vector_reinterpret2_defa...]
Compiling architecture structural of entity xil_defaultlib.ssr_8x8_vector_reinterpret3 [ssr_8x8_vector_reinterpret3_defa...]
Compiling architecture behavior of entity xil_defaultlib.ssr_8x8_xlslice [\ssr_8x8_xlslice(new_msb=53,new_...]
Compiling architecture structural of entity xil_defaultlib.ssr_8x8_vector_slice_im [ssr_8x8_vector_slice_im_default]
Compiling architecture behavior of entity xil_defaultlib.ssr_8x8_xlslice [\ssr_8x8_xlslice(new_msb=26,new_...]
Compiling architecture structural of entity xil_defaultlib.ssr_8x8_vector_slice_re [ssr_8x8_vector_slice_re_default]
Compiling architecture behavior of entity xil_defaultlib.sysgen_concat_7ca5184bef [sysgen_concat_7ca5184bef_default]
Compiling architecture structural of entity xil_defaultlib.ssr_8x8_vector2scalar [ssr_8x8_vector2scalar_default]
Compiling architecture structural of entity xil_defaultlib.srlc33e [\srlc33e(width=1,latency=4)\]
Compiling architecture structural of entity xil_defaultlib.synth_reg [\synth_reg(width=1,latency=4)\]
Compiling architecture behavior of entity xil_defaultlib.ssr_8x8_xldelay [\ssr_8x8_xldelay(width=1,latency...]
Compiling architecture structural of entity xil_defaultlib.srlc33e [\srlc33e(width=3,latency=4)\]
Compiling architecture structural of entity xil_defaultlib.synth_reg [\synth_reg(width=3,latency=4)\]
Compiling architecture behavior of entity xil_defaultlib.ssr_8x8_xldelay [\ssr_8x8_xldelay(width=3,latency...]
Compiling architecture test of entity xil_defaultlib.CB [\CB(ssr=1)(31,0)(2,0)(31,0)(2,0)...]
Compiling architecture test of entity xil_defaultlib.CB [\CB(ssr=1)(63,32)(2,0)(31,0)(2,0...]
Compiling architecture test of entity xil_defaultlib.CB [\CB(ssr=1)(95,64)(2,0)(31,0)(2,0...]
Compiling architecture test of entity xil_defaultlib.CB [\CB(ssr=1)(127,96)(2,0)(31,0)(2,...]
Compiling architecture test of entity xil_defaultlib.CB [\CB(ssr=1)(159,128)(2,0)(31,0)(2...]
Compiling architecture test of entity xil_defaultlib.CB [\CB(ssr=1)(191,160)(2,0)(31,0)(2...]
Compiling architecture test of entity xil_defaultlib.CB [\CB(ssr=1)(223,192)(2,0)(31,0)(2...]
Compiling architecture test of entity xil_defaultlib.CB [\CB(ssr=1)(255,224)(2,0)(31,0)(2...]
Compiling architecture test of entity xil_defaultlib.INPUT_SWAP [\INPUT_SWAP(n=8,ssr=8,bram_thres...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000011111111000001...]
Compiling architecture carry8_v of entity unisim.CARRY8 [\CARRY8(1,10)\]
Compiling architecture fast of entity xil_defaultlib.BFS [\BFS(18,0)(18,0)(20,0)\]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111100000000111110...]
Compiling architecture fast of entity xil_defaultlib.BFS [\BFS(sub=true)(18,0)(18,0)(20,0)...]
Compiling architecture test of entity xil_defaultlib.CBFS [\CBFS(37,0)(37,0)(41,0)(41,0)\]
Compiling architecture test of entity xil_defaultlib.BDELAY [bdelay_default]
Compiling architecture test of entity xil_defaultlib.PARFFT [\PARFFT(n=2,rounding=true,w_low=...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture test of entity xil_defaultlib.SDELAY [\SDELAY(size=3)(20,0)(19,0)\]
Compiling architecture test of entity xil_defaultlib.CDELAY [\CDELAY(size=3)(41,0)(39,0)\]
Compiling architecture test of entity xil_defaultlib.CKCM [\CKCM(m=0,rounding=true)(41,0)(3...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="001111001100001111...]
Compiling architecture fast of entity xil_defaultlib.CSA3 [\CSA3(extra_msbs=0)(19,-1)(14,-6...]
Compiling architecture fast of entity xil_defaultlib.CSA3 [\CSA3(extra_msbs=0)(20,-14)(18,-...]
Compiling architecture fast of entity xil_defaultlib.CSA3 [\CSA3(extra_msbs=0)(20,0)(20,0)(...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="110000110011110000...]
Compiling architecture fast of entity xil_defaultlib.CSA3 [\CSA3(negative_a=true,extra_msbs...]
Compiling architecture test of entity xil_defaultlib.CKCM [\CKCM(rounding=true)(41,0)(39,0)...]
Compiling architecture test of entity xil_defaultlib.SDELAY [\SDELAY(size=2)(20,0)(19,0)\]
Compiling architecture test of entity xil_defaultlib.CKCM [\CKCM(m=2,rounding=true)(41,0)(3...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="001111001100001111...]
Compiling architecture fast of entity xil_defaultlib.CSA3 [\CSA3(negative_a=true,negative_b...]
Compiling architecture test of entity xil_defaultlib.CKCM [\CKCM(m=3,rounding=true)(41,0)(3...]
Compiling architecture fast of entity xil_defaultlib.BFS [\BFS(19,0)(19,0)(20,0)\]
Compiling architecture fast of entity xil_defaultlib.BFS [\BFS(sub=true)(19,0)(19,0)(20,0)...]
Compiling architecture test of entity xil_defaultlib.CBFS [\CBFS(39,0)(39,0)(41,0)(41,0)\]
Compiling architecture fast of entity xil_defaultlib.BFS [\BFS(20,0)(20,0)(26,0)\]
Compiling architecture fast of entity xil_defaultlib.BFS [\BFS(sub=true)(20,0)(20,0)(26,0)...]
Compiling architecture test of entity xil_defaultlib.CBFS [\CBFS(41,0)(41,0)(53,0)(53,0)\]
Compiling architecture test of entity xil_defaultlib.BDELAY [\BDELAY(size=2)\]
Compiling architecture test of entity xil_defaultlib.PARFFT [\PARFFT(rounding=true,w_low=-17,...]
Compiling architecture test of entity xil_defaultlib.UDELAY [\UDELAY(size=3)(2,0)(2,0)\]
Compiling architecture test of entity xil_defaultlib.BDELAY [\BDELAY(size=3)\]
Compiling architecture test of entity xil_defaultlib.PARFFT [\PARFFT(n=8,rounding=true,w_low=...]
Compiling architecture test of entity xil_defaultlib.SYSTOLIC_FFT [\SYSTOLIC_FFT(n=8,ssr=8,bram_thr...]
Compiling architecture test of entity xil_defaultlib.CB [\CB(ssr=1)(53,0)(2,0)(53,0)(2,0)...]
Compiling architecture test of entity xil_defaultlib.DS [\DS(n=8,ssr=8,bram_threshold=258...]
Compiling architecture test of entity xil_defaultlib.DSN [\DSN(n=8,ssr=8,bram_threshold=25...]
Compiling architecture test of entity xil_defaultlib.VECTOR_FFT [\VECTOR_FFT(n=8,i_high=-2,o_high...]
Compiling architecture wrapper of entity xil_defaultlib.WRAPPER_VECTOR_FFT [\WRAPPER_VECTOR_FFT(n=8,l2n=3,i_...]
Compiling architecture structural of entity xil_defaultlib.WRAPPER_VECTOR_FFT_29450ae4dbd3eb51515dab58c9ac6776 [wrapper_vector_fft_29450ae4dbd3e...]
Compiling architecture structural of entity xil_defaultlib.ssr_8x8_vector_fft [ssr_8x8_vector_fft_default]
Compiling architecture structural of entity xil_defaultlib.ssr_8x8_i_im [ssr_8x8_i_im_default]
Compiling architecture structural of entity xil_defaultlib.ssr_8x8_i_re [ssr_8x8_i_re_default]
Compiling architecture structural of entity xil_defaultlib.ssr_8x8_struct [ssr_8x8_struct_default]
Compiling architecture structural of entity xil_defaultlib.ssr_8x8 [ssr_8x8_default]
Compiling architecture rtl of entity xil_defaultlib.ssrfft_8x8 [ssrfft_8x8_default]
Compiling architecture rtl of entity xil_defaultlib.pimod [\pimod(n=8)\]
Compiling module xil_defaultlib.pfb
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_22.dds_compiler_v6_0_22_rdy [\dds_compiler_v6_0_22_rdy(c_has_...]
Compiling architecture synth of entity dds_compiler_v6_0_22.dither_wrap [\dither_wrap(ci_phase_err_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_22.pipe_add [\pipe_add(c_width=32,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_22.accum [\accum(c_xdevicefamily="zynquplu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_22.sin_cos [\sin_cos(c_xdevicefamily="zynqup...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_22.dds_compiler_v6_0_22_core [\dds_compiler_v6_0_22_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_22.dds_compiler_v6_0_22_viv [\dds_compiler_v6_0_22_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_22.dds_compiler_v6_0_22 [\dds_compiler_v6_0_22(c_xdevicef...]
Compiling architecture dds_0_arch of entity xil_defaultlib.dds_0 [dds_0_default]
Compiling module xil_defaultlib.ddsprod
Compiling module xil_defaultlib.ddsprod_v_default
Compiling module xil_defaultlib.pfb_mux
Compiling module xil_defaultlib.pfb_dds_mux
Compiling module xil_defaultlib.axis_pfb_readout_v2
WARNING: [VRFC 10-3705] select index 159 into 's_axis_tdata' is out of bounds [/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/tb/tb.sv:63]
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
execute_script: Time (s): cpu = 00:00:46 ; elapsed = 00:00:17 . Memory (MB): peak = 8282.441 ; gain = 0.000 ; free physical = 16244 ; free virtual = 85874
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/lstefana/rfsoc-vivado-2022-1/ip/axis_pfb_readout_v2/src/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb/axi_mst_0_agent was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
XilinxAXIVIP: Found at Path: tb.axi_mst_0_i.inst
WARNING: file ../../../../../tb/data_iq.txt could not be opened
xsim: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 8282.441 ; gain = 0.000 ; free physical = 16109 ; free virtual = 85743
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:11 ; elapsed = 00:00:31 . Memory (MB): peak = 8282.441 ; gain = 12.004 ; free physical = 16109 ; free virtual = 85743
close_sim
Executing Axi4 End Of Simulation checks
INFO: [Simtcl 6-16] Simulation closed
exit
