###################################################################

# Created by write_sdc for scenario [FUNC_WORST] on Sat May 13 19:25:27 2023

###################################################################
set sdc_version 2.1

set_units -time ps -resistance kOhm -capacitance fF -voltage V -current mA
#set_operating_conditions -analysis_type on_chip_variation typical_1.00 -library lib224_b0m_6t_108pp_base_hp_psss_0p765v_125c_tttt_ctyp_ccslnt
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__2__u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__3_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__0__u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__1_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_rvalid_reg_u_mem_tlul_u_tlul_adapter_sram_intg_error_q_reg]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__12__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__13_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__10__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__11_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__8__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__9_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__6__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__7_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__4__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__5_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__2__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__3_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__0__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__1_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__24__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__25_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__22__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__23_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__20__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__21_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__18__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__19_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__16__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__17_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__14__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__15_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__37__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__38_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__35__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__36_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__33__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__34_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__31__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__32_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__29__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__30_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__27__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__28_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__6__u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__7_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__4__u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__5_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__2__u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__3_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__0__u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__1_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__15__u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__16_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__13__u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__14_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__11__u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__12_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__9__u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__10_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__26_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__39_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__8_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__4_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_under_rst_reg]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_under_rst_reg]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_under_rst_reg]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_sram]
create_clock [get_pins {u_west/outi[3]}]  -name clk_i_PAD  -period 2500  -waveform {0 1250}
set_clock_latency 500  [get_clocks clk_i_PAD]
set_clock_uncertainty 150  [get_clocks clk_i_PAD]
set_clock_transition -max -rise 200 [get_clocks clk_i_PAD]
set_clock_transition -max -fall 200 [get_clocks clk_i_PAD]
set_clock_transition -min -rise 200 [get_clocks clk_i_PAD]
set_clock_transition -min -fall 200 [get_clocks clk_i_PAD]
group_path -weight 5  -name REG2REG  -from [list [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__0__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__1_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__2__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__3_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__4__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__5_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__6__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__7_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__8__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__9_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__10__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__11_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__12__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__13_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__14__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__15_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__16__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__17_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__18__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__19_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__20__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__21_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__22__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__23_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__24__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__25_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__26_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__27__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__28_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__29__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__30_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__31__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__32_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__33__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__34_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__35__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__36_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__37__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__38_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__39_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_under_rst_reg] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__0__u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__1_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__2__u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__3_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__4_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_under_rst_reg] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__0__u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__1_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__2__u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__3_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__4__u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__5_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__6__u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__7_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__8_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__9__u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__10_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__11__u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__12_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__13__u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__14_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__15__u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__16_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_under_rst_reg] [get_cells u_mem_tlul_u_sram] [get_cells u_mem_tlul_rvalid_reg_u_mem_tlul_u_tlul_adapter_sram_intg_error_q_reg]]  -to [list [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__0__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__1_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__2__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__3_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__4__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__5_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__6__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__7_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__8__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__9_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__10__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__11_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__12__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__13_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__14__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__15_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__16__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__17_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__18__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__19_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__20__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__21_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__22__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__23_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__24__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__25_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__26_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__27__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__28_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__29__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__30_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__31__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__32_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__33__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__34_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__35__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__36_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__37__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__38_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__39_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_under_rst_reg] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__0__u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__1_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__2__u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__3_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__4_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_under_rst_reg] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__0__u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__1_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__2__u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__3_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__4__u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__5_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__6__u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__7_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__8_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__9__u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__10_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__11__u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__12_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__13__u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__14_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__15__u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__16_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_under_rst_reg] [get_cells u_mem_tlul_u_sram] [get_cells u_mem_tlul_rvalid_reg_u_mem_tlul_u_tlul_adapter_sram_intg_error_q_reg]]
#set_load 2.87984  [get_nets read]
#set_resistance 0.384586  [get_nets read]
#set_load 1.25781  [get_nets {raddr[3]}]
#set_resistance 0.188346  [get_nets {raddr[3]}]
#set_load 0.920138  [get_nets {raddr[2]}]
#set_resistance 0.139266  [get_nets {raddr[2]}]
#set_load 1.14943  [get_nets {raddr[1]}]
#set_resistance 0.173064  [get_nets {raddr[1]}]
#set_load 1.00217  [get_nets {raddr[0]}]
#set_resistance 0.151239  [get_nets {raddr[0]}]
#set_load 0.359874  [get_nets {waddr[3]}]
#set_resistance 0.0536405  [get_nets {waddr[3]}]
#set_load 0.261254  [get_nets {waddr[2]}]
#set_resistance 0.0386431  [get_nets {waddr[2]}]
#set_load 0.256859  [get_nets {waddr[1]}]
#set_resistance 0.0391223  [get_nets {waddr[1]}]
#set_load 0.235544  [get_nets {waddr[0]}]
#set_resistance 0.0352542  [get_nets {waddr[0]}]
#set_load 5.41265  [get_nets rst_ni]
#set_resistance 0.450198  [get_nets rst_ni]
#set_load 0.854772  [get_nets n_27_net__8_]
#set_resistance 0.119107  [get_nets n_27_net__8_]
#set_load 0.330527  [get_nets n_27_net__3_]
#set_resistance 0.0497936  [get_nets n_27_net__3_]
#set_load 0.58175  [get_nets n_27_net__2_]
#set_resistance 0.0871707  [get_nets n_27_net__2_]
#set_load 0.0127745  [get_nets n_27_net__1_]
#set_resistance 0.00185667  [get_nets n_27_net__1_]
#set_load 0.00429454  [get_nets n_27_net__0_]
#set_resistance 0.00061231  [get_nets n_27_net__0_]
#set_load 0.117291  [get_nets {u_mem_tlul_rdata[0]}]
#set_resistance 0.0173861  [get_nets {u_mem_tlul_rdata[0]}]
#set_load 0.841664  [get_nets {u_mem_tlul_rdata[1]}]
#set_resistance 0.122778  [get_nets {u_mem_tlul_rdata[1]}]
#set_load 0.662695  [get_nets {u_mem_tlul_rdata[2]}]
#set_resistance 0.0963291  [get_nets {u_mem_tlul_rdata[2]}]
#set_load 0.70947  [get_nets {u_mem_tlul_rdata[3]}]
#set_resistance 0.103042  [get_nets {u_mem_tlul_rdata[3]}]
#set_load 0.717321  [get_nets {u_mem_tlul_rdata[4]}]
#set_resistance 0.104361  [get_nets {u_mem_tlul_rdata[4]}]
#set_load 0.770543  [get_nets {u_mem_tlul_rdata[5]}]
#set_resistance 0.111748  [get_nets {u_mem_tlul_rdata[5]}]
#set_load 0.535779  [get_nets {u_mem_tlul_rdata[6]}]
#set_resistance 0.0777252  [get_nets {u_mem_tlul_rdata[6]}]
#set_load 0.453986  [get_nets {u_mem_tlul_rdata[7]}]
#set_resistance 0.0659785  [get_nets {u_mem_tlul_rdata[7]}]
#set_load 0.155211  [get_nets {u_mem_tlul_rdata[8]}]
#set_resistance 0.0232949  [get_nets {u_mem_tlul_rdata[8]}]
#set_load 0.180093  [get_nets {u_mem_tlul_rdata[9]}]
#set_resistance 0.0271712  [get_nets {u_mem_tlul_rdata[9]}]
#set_load 0.2422  [get_nets {u_mem_tlul_rdata[10]}]
#set_resistance 0.0362252  [get_nets {u_mem_tlul_rdata[10]}]
#set_load 0.310394  [get_nets {u_mem_tlul_rdata[11]}]
#set_resistance 0.04633  [get_nets {u_mem_tlul_rdata[11]}]
#set_load 0.221773  [get_nets {u_mem_tlul_rdata[12]}]
#set_resistance 0.0325416  [get_nets {u_mem_tlul_rdata[12]}]
#set_load 0.327949  [get_nets {u_mem_tlul_rdata[13]}]
#set_resistance 0.0493539  [get_nets {u_mem_tlul_rdata[13]}]
#set_load 0.259873  [get_nets {u_mem_tlul_rdata[14]}]
#set_resistance 0.0393307  [get_nets {u_mem_tlul_rdata[14]}]
#set_load 0.416976  [get_nets {u_mem_tlul_rdata[15]}]
#set_resistance 0.0621312  [get_nets {u_mem_tlul_rdata[15]}]
#set_load 0.496534  [get_nets {u_mem_tlul_rdata[16]}]
#set_resistance 0.07362  [get_nets {u_mem_tlul_rdata[16]}]
#set_load 0.629462  [get_nets {u_mem_tlul_rdata[17]}]
#set_resistance 0.0929834  [get_nets {u_mem_tlul_rdata[17]}]
#set_load 0.574075  [get_nets {u_mem_tlul_rdata[18]}]
#set_resistance 0.0847541  [get_nets {u_mem_tlul_rdata[18]}]
#set_load 0.798757  [get_nets {u_mem_tlul_rdata[19]}]
#set_resistance 0.118374  [get_nets {u_mem_tlul_rdata[19]}]
#set_load 0.411217  [get_nets {u_mem_tlul_rdata[20]}]
#set_resistance 0.0598986  [get_nets {u_mem_tlul_rdata[20]}]
#set_load 0.661573  [get_nets {u_mem_tlul_rdata[21]}]
#set_resistance 0.0984992  [get_nets {u_mem_tlul_rdata[21]}]
#set_load 0.831691  [get_nets {u_mem_tlul_rdata[22]}]
#set_resistance 0.123408  [get_nets {u_mem_tlul_rdata[22]}]
#set_load 0.627458  [get_nets {u_mem_tlul_rdata[23]}]
#set_resistance 0.0932503  [get_nets {u_mem_tlul_rdata[23]}]
#set_load 0.356883  [get_nets {u_mem_tlul_rdata[24]}]
#set_resistance 0.0532352  [get_nets {u_mem_tlul_rdata[24]}]
#set_load 0.788562  [get_nets {u_mem_tlul_rdata[25]}]
#set_resistance 0.116944  [get_nets {u_mem_tlul_rdata[25]}]
#set_load 0.411339  [get_nets {u_mem_tlul_rdata[26]}]
#set_resistance 0.0608301  [get_nets {u_mem_tlul_rdata[26]}]
#set_load 0.473715  [get_nets {u_mem_tlul_rdata[27]}]
#set_resistance 0.0697364  [get_nets {u_mem_tlul_rdata[27]}]
#set_load 0.492262  [get_nets {u_mem_tlul_rdata[28]}]
#set_resistance 0.0727602  [get_nets {u_mem_tlul_rdata[28]}]
#set_load 0.299814  [get_nets {u_mem_tlul_rdata[29]}]
#set_resistance 0.044998  [get_nets {u_mem_tlul_rdata[29]}]
#set_load 0.347942  [get_nets {u_mem_tlul_rdata[30]}]
#set_resistance 0.051867  [get_nets {u_mem_tlul_rdata[30]}]
#set_load 0.386164  [get_nets {u_mem_tlul_rdata[31]}]
#set_resistance 0.0571587  [get_nets {u_mem_tlul_rdata[31]}]
#set_load 0.298683  [get_nets {u_mem_tlul_wdata[0]}]
#set_resistance 0.0439082  [get_nets {u_mem_tlul_wdata[0]}]
#set_load 0.456191  [get_nets {u_mem_tlul_wdata[1]}]
#set_resistance 0.0673148  [get_nets {u_mem_tlul_wdata[1]}]
#set_load 0.426502  [get_nets {u_mem_tlul_wdata[2]}]
#set_resistance 0.0639966  [get_nets {u_mem_tlul_wdata[2]}]
#set_load 0.39312  [get_nets {u_mem_tlul_wdata[3]}]
#set_resistance 0.0594912  [get_nets {u_mem_tlul_wdata[3]}]
#set_load 2.39777  [get_nets {u_mem_tlul_addr[0]}]
#set_resistance 0.344488  [get_nets {u_mem_tlul_addr[0]}]
#set_load 2.44494  [get_nets {u_mem_tlul_addr[1]}]
#set_resistance 0.352296  [get_nets {u_mem_tlul_addr[1]}]
#set_load 2.46656  [get_nets {u_mem_tlul_addr[2]}]
#set_resistance 0.354443  [get_nets {u_mem_tlul_addr[2]}]
#set_load 2.33657  [get_nets {u_mem_tlul_addr[3]}]
#set_resistance 0.337014  [get_nets {u_mem_tlul_addr[3]}]
#set_load 1.35284  [get_nets u_mem_tlul_N1]
#set_resistance 0.196752  [get_nets u_mem_tlul_N1]
#set_load 3.3722  [get_nets u_mem_tlul_wen]
#set_resistance 0.379728  [get_nets u_mem_tlul_wen]
#set_load 1.31107  [get_nets u_mem_tlul_rvalid]
#set_resistance 0.189683  [get_nets u_mem_tlul_rvalid]
#set_load 3.26377  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[0]}]
#set_resistance 0.475611  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[0]}]
#set_load 2.29344  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[1]}]
#set_resistance 0.332782  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[1]}]
#set_load 2.13625  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[2]}]
#set_resistance 0.304813  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[2]}]
#set_load 2.77912  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[3]}]
#set_resistance 0.40355  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[3]}]
#set_load 0.379036  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[4]}]
#set_resistance 0.0569646  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[4]}]
#set_load 0.335142  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[5]}]
#set_resistance 0.0508223  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[5]}]
#set_load 0.317019  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[6]}]
#set_resistance 0.0480622  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[6]}]
#set_load 0.303795  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[7]}]
#set_resistance 0.0461768  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[7]}]
#set_load 0.536859  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[8]}]
#set_resistance 0.0803945  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[8]}]
#set_load 0.46892  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[9]}]
#set_resistance 0.0702944  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[9]}]
#set_load 0.536989  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[10]}]
#set_resistance 0.0807108  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[10]}]
#set_load 0.442969  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[11]}]
#set_resistance 0.0670086  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[11]}]
#set_load 0.516079  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[12]}]
#set_resistance 0.0780514  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[12]}]
#set_load 0.384077  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[13]}]
#set_resistance 0.0576417  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[13]}]
#set_load 0.422983  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[14]}]
#set_resistance 0.0629542  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[14]}]
#set_load 0.240055  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[15]}]
#set_resistance 0.0365564  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[15]}]
#set_load 0.527088  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[16]}]
#set_resistance 0.0780932  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[16]}]
#set_load 0.368334  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[17]}]
#set_resistance 0.0551323  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[17]}]
#set_load 0.348663  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[18]}]
#set_resistance 0.0522048  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[18]}]
#set_load 0.464031  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[19]}]
#set_resistance 0.0691469  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[19]}]
#set_load 0.175794  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[20]}]
#set_resistance 0.0254681  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[20]}]
#set_load 0.290014  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[21]}]
#set_resistance 0.0417645  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[21]}]
#set_load 0.125504  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[22]}]
#set_resistance 0.0180487  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[22]}]
#set_load 0.306776  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[23]}]
#set_resistance 0.0461699  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[23]}]
#set_load 0.416178  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[24]}]
#set_resistance 0.0631322  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[24]}]
#set_load 0.856305  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[25]}]
#set_resistance 0.129379  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[25]}]
#set_load 0.272835  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[26]}]
#set_resistance 0.0394104  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[26]}]
#set_load 0.274401  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[27]}]
#set_resistance 0.0407066  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[27]}]
#set_load 0.212796  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[28]}]
#set_resistance 0.031459  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[28]}]
#set_load 0.336054  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[29]}]
#set_resistance 0.050125  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[29]}]
#set_load 0.236252  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[30]}]
#set_resistance 0.0357189  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[30]}]
#set_load 0.0711826  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[31]}]
#set_resistance 0.0108462  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[31]}]
#set_load 1.90857  [get_nets u_mem_tlul_u_tlul_adapter_sram_tl_i_int_a_data__0_]
#set_resistance 0.272482  [get_nets u_mem_tlul_u_tlul_adapter_sram_tl_i_int_a_data__0_]
#set_load 1.85446  [get_nets u_mem_tlul_u_tlul_adapter_sram_tl_i_int_a_data__1_]
#set_resistance 0.264834  [get_nets u_mem_tlul_u_tlul_adapter_sram_tl_i_int_a_data__1_]
#set_load 1.98754  [get_nets u_mem_tlul_u_tlul_adapter_sram_tl_i_int_a_data__2_]
#set_resistance 0.283911  [get_nets u_mem_tlul_u_tlul_adapter_sram_tl_i_int_a_data__2_]
#set_load 2.05539  [get_nets u_mem_tlul_u_tlul_adapter_sram_tl_i_int_a_data__3_]
#set_resistance 0.293669  [get_nets u_mem_tlul_u_tlul_adapter_sram_tl_i_int_a_data__3_]
#set_load 2.47486  [get_nets u_mem_tlul_u_tlul_adapter_sram_tl_i_int_a_valid_]
#set_resistance 0.336233  [get_nets u_mem_tlul_u_tlul_adapter_sram_tl_i_int_a_valid_]
#set_load 0.273681  [get_nets {u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[10]}]
#set_resistance 0.0404132  [get_nets {u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[10]}]
#set_load 0.0885475  [get_nets {u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[11]}]
#set_resistance 0.0132562  [get_nets {u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[11]}]
#set_load 0.0576041  [get_nets {u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[12]}]
#set_resistance 0.00870307  [get_nets {u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[12]}]
#set_load 0.607852  [get_nets {u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[13]}]
#set_resistance 0.0921362  [get_nets {u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[13]}]
#set_load 0.0303862  [get_nets {u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[14]}]
#set_resistance 0.00444893  [get_nets {u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[14]}]
#set_load 0.153266  [get_nets {u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[15]}]
#set_resistance 0.0230921  [get_nets {u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[15]}]
#set_load 0.113035  [get_nets {u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[16]}]
#set_resistance 0.0171794  [get_nets {u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[16]}]
#set_load 0.243609  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_rptr_value_0_]
#set_resistance 0.036254  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_rptr_value_0_]
#set_load 0.316744  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_wptr_value_0_]
#set_resistance 0.0476708  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_wptr_value_0_]
#set_load 0.260878  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_fifo_rptr_1_]
#set_resistance 0.0387216  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_fifo_rptr_1_]
#set_load 0.125911  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_fifo_wptr_1_]
#set_resistance 0.0183759  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_fifo_wptr_1_]
#set_load 0.479533  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_under_rst]
#set_resistance 0.0649988  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_under_rst]
#set_load 0.215285  [get_nets {u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[1]}]
#set_resistance 0.031671  [get_nets {u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[1]}]
#set_load 0.519683  [get_nets {u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[2]}]
#set_resistance 0.0748693  [get_nets {u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[2]}]
#set_load 0.58645  [get_nets {u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[3]}]
#set_resistance 0.0844952  [get_nets {u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[3]}]
#set_load 0.5147  [get_nets {u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[4]}]
#set_resistance 0.0751811  [get_nets {u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[4]}]
#set_load 0.12058  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_rptr_value_0_]
#set_resistance 0.0176625  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_rptr_value_0_]
#set_load 1.34711  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_wptr_value_0_]
#set_resistance 0.205041  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_wptr_value_0_]
#set_load 0.573569  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_fifo_rptr_1_]
#set_resistance 0.0827787  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_fifo_rptr_1_]
#set_load 1.67059  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_fifo_wptr_1_]
#set_resistance 0.252642  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_fifo_wptr_1_]
#set_load 0.413642  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_under_rst]
#set_resistance 0.0615126  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_under_rst]
#set_load 2.66884  [get_nets {u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[0]}]
#set_resistance 0.392295  [get_nets {u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[0]}]
#set_load 1.65108  [get_nets {u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[8]}]
#set_resistance 0.245845  [get_nets {u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[8]}]
#set_load 0.782186  [get_nets {u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[9]}]
#set_resistance 0.114703  [get_nets {u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[9]}]
#set_load 0.630853  [get_nets {u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[10]}]
#set_resistance 0.0935704  [get_nets {u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[10]}]
#set_load 0.743624  [get_nets {u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[11]}]
#set_resistance 0.112864  [get_nets {u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[11]}]
#set_load 0.216579  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_rptr_value_0_]
#set_resistance 0.0319732  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_rptr_value_0_]
#set_load 0.569083  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_wptr_value_0_]
#set_resistance 0.0832712  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_wptr_value_0_]
#set_load 0.286865  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_fifo_rptr_1_]
#set_resistance 0.0415062  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_fifo_rptr_1_]
#set_load 0.377286  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_fifo_wptr_1_]
#set_resistance 0.0555935  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_fifo_wptr_1_]
#set_load 0.316319  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_under_rst]
#set_resistance 0.0459485  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_under_rst]
#set_load 0.0856395  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N25]
#set_resistance 0.0129835  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N25]
#set_load 0.185519  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N23]
#set_resistance 0.0257955  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N23]
#set_load 0.288777  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N11]
#set_resistance 0.042965  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N11]
#set_load 1.80155  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N9]
#set_resistance 0.212946  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N9]
#set_load 0.139471  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_N25]
#set_resistance 0.0208299  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_N25]
#set_load 1.61429  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_N23]
#set_resistance 0.215049  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_N23]
#set_load 0.135169  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_N11]
#set_resistance 0.0202937  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_N11]
#set_load 3.10661  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_N9]
#set_resistance 0.343947  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_N9]
#set_load 0.191367  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_N25]
#set_resistance 0.0279215  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_N25]
#set_load 0.268118  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_N11]
#set_resistance 0.0384838  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_N11]
#set_load 1.53672  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_N9]
#set_resistance 0.193914  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_N9]
#set_load 0.202071  [get_nets n113]
#set_resistance 0.029443  [get_nets n113]
#set_load 0.0900877  [get_nets n116]
#set_resistance 0.0131192  [get_nets n116]
#set_load 0.115337  [get_nets n119]
#set_resistance 0.0166125  [get_nets n119]
#set_load 0.221098  [get_nets n122]
#set_resistance 0.0333197  [get_nets n122]
#set_load 2.11678  [get_nets n125]
#set_resistance 0.31526  [get_nets n125]
#set_load 1.86641  [get_nets n126]
#set_resistance 0.279272  [get_nets n126]
#set_load 0.381151  [get_nets n174]
#set_resistance 0.054344  [get_nets n174]
#set_load 0.924185  [get_nets n207]
#set_resistance 0.138548  [get_nets n207]
#set_load 0.0456111  [get_nets n208]
#set_resistance 0.00680955  [get_nets n208]
#set_load 0.108625  [get_nets n209]
#set_resistance 0.0163459  [get_nets n209]
#set_load 0.68699  [get_nets n210]
#set_resistance 0.104332  [get_nets n210]
#set_load 0.153888  [get_nets n211]
#set_resistance 0.0212057  [get_nets n211]
#set_load 0.911146  [get_nets n212]
#set_resistance 0.138373  [get_nets n212]
#set_load 0.072992  [get_nets n213]
#set_resistance 0.0107962  [get_nets n213]
#set_load 0.152988  [get_nets n214]
#set_resistance 0.0223455  [get_nets n214]
#set_load 0.0891666  [get_nets n215]
#set_resistance 0.0127384  [get_nets n215]
#set_load 0.394561  [get_nets n216]
#set_resistance 0.0596593  [get_nets n216]
#set_load 0.351971  [get_nets n217]
#set_resistance 0.0524811  [get_nets n217]
#set_load 1.47833  [get_nets n218]
#set_resistance 0.193036  [get_nets n218]
#set_load 1.27756  [get_nets n219]
#set_resistance 0.166852  [get_nets n219]
#set_load 0.0691946  [get_nets n220]
#set_resistance 0.0104851  [get_nets n220]
#set_load 1.52607  [get_nets n221]
#set_resistance 0.188688  [get_nets n221]
#set_load 1.27937  [get_nets n222]
#set_resistance 0.161369  [get_nets n222]
#set_load 0.63081  [get_nets n223]
#set_resistance 0.090387  [get_nets n223]
#set_load 0.627231  [get_nets n224]
#set_resistance 0.0910891  [get_nets n224]
#set_load 1.13771  [get_nets n225]
#set_resistance 0.164319  [get_nets n225]
#set_load 0.116357  [get_nets n226]
#set_resistance 0.0170878  [get_nets n226]
#set_load 0.101295  [get_nets n227]
#set_resistance 0.015335  [get_nets n227]
#set_load 1.42193  [get_nets n228]
#set_resistance 0.208253  [get_nets n228]
#set_load 0.105708  [get_nets n229]
#set_resistance 0.0158641  [get_nets n229]
#set_load 0.12525  [get_nets n230]
#set_resistance 0.0170099  [get_nets n230]
#set_load 0.734827  [get_nets n231]
#set_resistance 0.107023  [get_nets n231]
#set_load 2.00245  [get_nets n232]
#set_resistance 0.212802  [get_nets n232]
#set_load 0.299018  [get_nets n233]
#set_resistance 0.0379589  [get_nets n233]
#set_load 1.8519  [get_nets n234]
#set_resistance 0.19761  [get_nets n234]
#set_load 0.982635  [get_nets n235]
#set_resistance 0.104313  [get_nets n235]
#set_load 1.93889  [get_nets n236]
#set_resistance 0.206169  [get_nets n236]
#set_load 0.771205  [get_nets n237]
#set_resistance 0.113139  [get_nets n237]
#set_load 2.64219  [get_nets n238]
#set_resistance 0.390751  [get_nets n238]
#set_load 2.95754  [get_nets n239]
#set_resistance 0.436066  [get_nets n239]
#set_load 0.09143  [get_nets n240]
#set_resistance 0.0133894  [get_nets n240]
#set_load 0.220865  [get_nets n241]
#set_resistance 0.0295129  [get_nets n241]
#set_load 0.0926095  [get_nets n242]
#set_resistance 0.0132865  [get_nets n242]
#set_load 0.177053  [get_nets n243]
#set_resistance 0.0255739  [get_nets n243]
#set_load 0.222834  [get_nets n244]
#set_resistance 0.028823  [get_nets n244]
#set_load 0.396836  [get_nets n246]
#set_resistance 0.0474952  [get_nets n246]
#set_load 0.196219  [get_nets n247]
#set_resistance 0.0275253  [get_nets n247]
#set_load 0.00488982  [get_nets n248]
#set_resistance 0.000697185  [get_nets n248]
#set_load 0.00488982  [get_nets n249]
#set_resistance 0.000697185  [get_nets n249]
#set_load 0.0678807  [get_nets n250]
#set_resistance 0.00971364  [get_nets n250]
#set_load 0.00429454  [get_nets n251]
#set_resistance 0.00061231  [get_nets n251]
#set_load 0.513474  [get_nets n252]
#set_resistance 0.077447  [get_nets n252]
#set_load 0.00488982  [get_nets n253]
#set_resistance 0.000697185  [get_nets n253]
#set_load 0  [get_nets n254]
#set_resistance 0  [get_nets n254]
#set_load 0.0678807  [get_nets n255]
#set_resistance 0.00971364  [get_nets n255]
#set_load 0  [get_nets n256]
#set_resistance 0  [get_nets n256]
#set_load 0.0219588  [get_nets n257]
#set_resistance 0.00316617  [get_nets n257]
#set_load 0.00918436  [get_nets n258]
#set_resistance 0.00130949  [get_nets n258]
#set_load 0.0793541  [get_nets n259]
#set_resistance 0.0113252  [get_nets n259]
#set_load 0.0633491  [get_nets n260]
#set_resistance 0.00928682  [get_nets n260]
#set_load 0.103782  [get_nets n261]
#set_resistance 0.0151854  [get_nets n261]
#set_load 0  [get_nets n262]
#set_resistance 0  [get_nets n262]
#set_load 0.17164  [get_nets n263]
#set_resistance 0.0250261  [get_nets n263]
#set_load 0.145791  [get_nets n264]
#set_resistance 0.0210864  [get_nets n264]
#set_load 0.154407  [get_nets n265]
#set_resistance 0.0223996  [get_nets n265]
#set_load 0.145791  [get_nets n266]
#set_resistance 0.0210864  [get_nets n266]
#set_load 0.163023  [get_nets n267]
#set_resistance 0.0237128  [get_nets n267]
#set_load 0  [get_nets SYNOPSYS_UNCONNECTED_1]
#set_resistance 0  [get_nets SYNOPSYS_UNCONNECTED_1]
#set_load 0  [get_nets SYNOPSYS_UNCONNECTED_2]
#set_resistance 0  [get_nets SYNOPSYS_UNCONNECTED_2]
#set_load 0  [get_nets SYNOPSYS_UNCONNECTED_3]
#set_resistance 0  [get_nets SYNOPSYS_UNCONNECTED_3]
#set_load 0  [get_nets SYNOPSYS_UNCONNECTED_4]
#set_resistance 0  [get_nets SYNOPSYS_UNCONNECTED_4]
#set_load 0  [get_nets SYNOPSYS_UNCONNECTED_6]
#set_resistance 0  [get_nets SYNOPSYS_UNCONNECTED_6]
#set_load 0  [get_nets SYNOPSYS_UNCONNECTED_7]
#set_resistance 0  [get_nets SYNOPSYS_UNCONNECTED_7]
#set_load 0  [get_nets SYNOPSYS_UNCONNECTED_8]
#set_resistance 0  [get_nets SYNOPSYS_UNCONNECTED_8]
#set_load 0  [get_nets SYNOPSYS_UNCONNECTED_9]
#set_resistance 0  [get_nets SYNOPSYS_UNCONNECTED_9]
#set_load 0  [get_nets SYNOPSYS_UNCONNECTED_10]
#set_resistance 0  [get_nets SYNOPSYS_UNCONNECTED_10]
#set_load 0  [get_nets SYNOPSYS_UNCONNECTED_11]
#set_resistance 0  [get_nets SYNOPSYS_UNCONNECTED_11]
#set_load 0  [get_nets SYNOPSYS_UNCONNECTED_12]
#set_resistance 0  [get_nets SYNOPSYS_UNCONNECTED_12]
#set_load 0  [get_nets SYNOPSYS_UNCONNECTED_13]
#set_resistance 0  [get_nets SYNOPSYS_UNCONNECTED_13]
#set_load 0  [get_nets SYNOPSYS_UNCONNECTED_14]
#set_resistance 0  [get_nets SYNOPSYS_UNCONNECTED_14]
#set_load 0  [get_nets SYNOPSYS_UNCONNECTED_15]
#set_resistance 0  [get_nets SYNOPSYS_UNCONNECTED_15]
#set_load 0  [get_nets SYNOPSYS_UNCONNECTED_16]
#set_resistance 0  [get_nets SYNOPSYS_UNCONNECTED_16]
#set_load 0  [get_nets SYNOPSYS_UNCONNECTED_17]
#set_resistance 0  [get_nets SYNOPSYS_UNCONNECTED_17]
#set_load 0  [get_nets SYNOPSYS_UNCONNECTED_18]
#set_resistance 0  [get_nets SYNOPSYS_UNCONNECTED_18]
#set_load 0  [get_nets SYNOPSYS_UNCONNECTED_19]
#set_resistance 0  [get_nets SYNOPSYS_UNCONNECTED_19]
#set_load 0  [get_nets SYNOPSYS_UNCONNECTED_20]
#set_resistance 0  [get_nets SYNOPSYS_UNCONNECTED_20]
#set_load 0  [get_nets SYNOPSYS_UNCONNECTED_21]
#set_resistance 0  [get_nets SYNOPSYS_UNCONNECTED_21]
#set_load 0  [get_nets SYNOPSYS_UNCONNECTED_22]
#set_resistance 0  [get_nets SYNOPSYS_UNCONNECTED_22]
#set_load 0  [get_nets SYNOPSYS_UNCONNECTED_23]
#set_resistance 0  [get_nets SYNOPSYS_UNCONNECTED_23]
