m255
K3
Ealu
Z0 w1590474580
Z1 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z2 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z3 dD:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor
Z4 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/ALU.vhd
Z5 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/ALU.vhd
l0
L4
VmULR06dI8KL[d_fB0K4[D2
Z6 OV;C;10.1d;51
32
Z7 !s108 1591076926.193000
Z8 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/ALU.vhd|
Z9 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/ALU.vhd|
Z10 o-work work -2002 -explicit -O0
Z11 tExplicit 1
!s100 D0mCeP:E^Dho9RTVX>NEj1
!i10b 1
Aarchalu
R1
R2
DEx4 work 3 alu 0 22 mULR06dI8KL[d_fB0K4[D2
l47
L13
VOb@KOI2kLHBiPJV42CFgX0
R6
32
R7
R8
R9
R10
R11
!s100 7429fBmHT6i2?]Yg0I[4E3
!i10b 1
Eand_2_gate
Z12 w1590062128
R1
R2
R3
Z13 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/AND_2_Gate.vhd
Z14 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/AND_2_Gate.vhd
l0
L4
VYFDeza>0@bPAUb]fOCm<B2
R6
32
Z15 !s108 1591076926.615000
Z16 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/AND_2_Gate.vhd|
Z17 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/AND_2_Gate.vhd|
R10
R11
!s100 8`3BGOEY[5b?=IRVOeBI83
!i10b 1
Aarch_and_2_gate
R1
R2
DEx4 work 10 and_2_gate 0 22 YFDeza>0@bPAUb]fOCm<B2
l12
L11
VNbdn_mEVFLF=YW?kj:O0T2
R6
32
R15
R16
R17
R10
R11
!s100 e5cDL1QLV3BUT1P1ESPzN1
!i10b 1
Eccr
Z18 w1591010414
R1
R2
R3
Z19 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/ConditionCode_Register.vhd
Z20 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/ConditionCode_Register.vhd
l0
L5
V=^HJF<HD>THYihU4cJjCQ1
R6
32
Z21 !s108 1591076926.846000
Z22 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/ConditionCode_Register.vhd|
Z23 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/ConditionCode_Register.vhd|
R10
R11
!s100 a1hSJGUzgoKz7fRD0mg:C3
!i10b 1
Aarch_ccr
R1
R2
DEx4 work 3 ccr 0 22 =^HJF<HD>THYihU4cJjCQ1
l17
L15
VLL`9=ZligVl@:VO`aK:n:1
R6
32
R21
R22
R23
R10
R11
!s100 1BN9VaGScEQ`geTLZfKNe3
!i10b 1
Econtrol
Z24 w1591018048
Z25 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
R1
R2
R3
Z26 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Control.vhd
Z27 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Control.vhd
l0
L5
VGjBfGFze`VOJH92Y01A5]2
R6
32
Z28 !s108 1591076927.113000
Z29 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Control.vhd|
Z30 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Control.vhd|
R10
R11
!s100 V0X>^XQeXHCO>S:Vg?2=J0
!i10b 1
Aarch_control
R25
R1
R2
DEx4 work 7 control 0 22 GjBfGFze`VOJH92Y01A5]2
l45
L43
V;LMGgm776e10hXe2l=mnZ3
R6
32
R28
R29
R30
R10
R11
!s100 ;[>F6n5<GB:g7]G4cJ7J^3
!i10b 1
Ed
Z31 w1590861739
R1
R2
R3
Z32 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/delay.vhd
Z33 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/delay.vhd
l0
L5
Vo_54^NFmXTia2[NTo=L5l0
R6
32
Z34 !s108 1590861749.912000
Z35 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/delay.vhd|
Z36 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/delay.vhd|
R10
R11
!s100 kXORb3dhMbHR3g;BP5InW1
!i10b 1
Aarch_d
R1
R2
DEx4 work 1 d 0 22 o_54^NFmXTia2[NTo=L5l0
l14
L13
V8V0=3?LZ7z31bVg3<21[U0
R6
32
R34
R35
R36
R10
R11
!s100 I_0MG;Q4Zi02z8I7O1UFS1
!i10b 1
Edatamemory
Z37 w1590829236
R25
R1
R2
R3
Z38 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/DataMemory.vhd
Z39 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/DataMemory.vhd
l0
L5
VAzWdm?la:fM3nG5>oR]j^3
R6
32
Z40 !s108 1591076927.353000
Z41 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/DataMemory.vhd|
Z42 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/DataMemory.vhd|
R10
R11
!s100 N>:MSz=5m1C72i7e]E2iz2
!i10b 1
Aarch_datamemory
R25
R1
R2
DEx4 work 10 datamemory 0 22 AzWdm?la:fM3nG5>oR]j^3
l18
L14
V6dH3;1O71eMh8]7fY_K9X3
R6
32
R40
R41
R42
R10
R11
!s100 Y[jFad5h>f1`jXnVdL97A0
!i10b 1
Edecoder
Z43 w1588388967
R1
R2
R3
Z44 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/DecoderRegisterFile.vhd
Z45 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/DecoderRegisterFile.vhd
l0
L4
Vf7D3<]Z=Kl9jd[[GB7dCm2
R6
32
Z46 !s108 1591076927.614000
Z47 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/DecoderRegisterFile.vhd|
Z48 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/DecoderRegisterFile.vhd|
R10
R11
!s100 `bc:8[8jNee3=QFCmLX:`2
!i10b 1
Aarch_decoder
R1
R2
DEx4 work 7 decoder 0 22 f7D3<]Z=Kl9jd[[GB7dCm2
l11
L10
V=kB^;E0czNlHLZ5Adem?M2
R6
32
R46
R47
R48
R10
R11
!s100 DGkfN7zAmR<NRKo]Zg>SF1
!i10b 1
Edelay
Z49 w1590861846
R1
R2
R3
R32
R33
l0
L5
V[GG?T36iaGK>A]UZ^fZS;3
R6
32
Z50 !s108 1591076937.313000
R35
R36
R10
R11
!s100 51^N0hX?0WAJS2@ERIHQY3
!i10b 1
Aarch_delay
R1
R2
DEx4 work 5 delay 0 22 [GG?T36iaGK>A]UZ^fZS;3
l14
L13
VA^eac_fC4ziJmD6cNDGnX2
R6
32
R50
R35
R36
R10
R11
!s100 `6C4nkZ]oDg`YOGXHzR5?3
!i10b 1
Efallingregisterr
Z51 w1590930506
R1
R2
R3
Z52 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/FallingRegister.vhd
Z53 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/FallingRegister.vhd
l0
L5
Vh9cIX>G[k4>m`aBcQP_EK1
R6
32
Z54 !s108 1591076937.556000
Z55 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/FallingRegister.vhd|
Z56 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/FallingRegister.vhd|
R10
R11
!s100 LL_Hz_]iHk^_?N?W^D6l]3
!i10b 1
Aarch_fallingregisterr
R1
R2
DEx4 work 16 fallingregisterr 0 22 h9cIX>G[k4>m`aBcQP_EK1
l14
L13
V3DGUf_2D@;5Y5GLJ3SM^b2
!s100 0@UXF9V^QkgAFec=l13lX0
R6
32
R54
R55
R56
R10
R11
!i10b 1
Efu
Z57 w1590763114
R1
R2
R3
Z58 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/FU.vhd
Z59 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/FU.vhd
l0
L4
Vbna1]LX;e4@Dm6AIfc0bW3
R6
32
Z60 !s108 1591076927.835000
Z61 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/FU.vhd|
Z62 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/FU.vhd|
R10
R11
!s100 gWjYXDceoGS7kYoHJbfYo0
!i10b 1
Aarchfu
R1
R2
DEx4 work 2 fu 0 22 bna1]LX;e4@Dm6AIfc0bW3
l17
L16
Vfok`gfG9L=jdMaENk]_Nn1
R6
32
R60
R61
R62
R10
R11
!s100 KGJjb[Z?l?:A2l[QGIN:e3
!i10b 1
Ehdu
Z63 w1590952783
R1
R2
R3
Z64 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/HDU.vhd
Z65 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/HDU.vhd
l0
L4
VzO2B1X]i80ojb]b>RDJL@2
R6
32
Z66 !s108 1591076928.102000
Z67 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/HDU.vhd|
Z68 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/HDU.vhd|
R10
R11
!s100 3dl<9N>^aYMD<?4zoJ=1U2
!i10b 1
Aarchhdu
R1
R2
DEx4 work 3 hdu 0 22 zO2B1X]i80ojb]b>RDJL@2
l12
L11
VRVhdbhB=4L[S2T5g?Zm_^0
R6
32
R66
R67
R68
R10
R11
!s100 ?BzcQ6koXA017_kD78:T51
!i10b 1
Eid_ie
Z69 w1591027590
R25
R1
R2
R3
Z70 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/ID_IE.vhd
Z71 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/ID_IE.vhd
l0
L5
V1eF;UmVQE__:;64VR6H`52
R6
32
Z72 !s108 1591076928.338000
Z73 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/ID_IE.vhd|
Z74 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/ID_IE.vhd|
R10
R11
!s100 Y<dgN[g?M`3Mi_PCb4fCN1
!i10b 1
Aarch_id_ie
R25
R1
R2
DEx4 work 5 id_ie 0 22 1eF;UmVQE__:;64VR6H`52
l92
L81
ViG@6E=9i0d9c[?R]A4<j91
R6
32
R72
R73
R74
R10
R11
!s100 Ji8hRboWM[WnISjIo055A2
!i10b 1
Eid_ie_registerr
Z75 w1591027588
R1
R2
R3
Z76 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/ID_IE_Registerr.vhd
Z77 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/ID_IE_Registerr.vhd
l0
L5
VbGnJ_HfViFN8HYVIROB?C1
R6
32
Z78 !s108 1591076936.357000
Z79 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/ID_IE_Registerr.vhd|
Z80 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/ID_IE_Registerr.vhd|
R10
R11
!s100 k:QF[hB:FcFF3NE`6Iz5@2
!i10b 1
Aarch_id_ie_registerr
R1
R2
DEx4 work 15 id_ie_registerr 0 22 bGnJ_HfViFN8HYVIROB?C1
l14
L13
V;zfmo7ARDR<2YWP24JQcG1
R6
32
R78
R79
R80
R10
R11
!s100 VanKhA=a6VdgPkl02mYEQ1
!i10b 1
Eie_mem
Z81 w1591075242
R25
R1
R2
R3
Z82 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/IE_MEM.vhd
Z83 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/IE_MEM.vhd
l0
L5
VnQYc4_BXjJCha?zVLP<i:0
R6
32
Z84 !s108 1591076928.767000
Z85 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/IE_MEM.vhd|
Z86 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/IE_MEM.vhd|
R10
R11
!s100 @`97QT]6R@:3z>41m@lcm2
!i10b 1
Aarch_ie_mem
R25
R1
R2
DEx4 work 6 ie_mem 0 22 nQYc4_BXjJCha?zVLP<i:0
l77
L66
V6R^@3An_8GgZh:@NdZQYM1
R6
32
R84
R85
R86
R10
R11
!s100 ^E0kEG[Wh8;ThMMVG5aF=3
!i10b 1
Eie_mem_registerr
Z87 w1590855449
R1
R2
R3
Z88 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/IE_MEM_Registerr.vhd
Z89 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/IE_MEM_Registerr.vhd
l0
L5
VgVlCGD005lg@Pni?W6C8l2
R6
32
Z90 !s108 1591076936.644000
Z91 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/IE_MEM_Registerr.vhd|
Z92 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/IE_MEM_Registerr.vhd|
R10
R11
!s100 ]JUW^:=od0W271LA9S94@2
!i10b 1
Aarch_ie_mem_registerr
R1
R2
DEx4 work 16 ie_mem_registerr 0 22 gVlCGD005lg@Pni?W6C8l2
l14
L13
VP6aCQ[<mH<Rf;?h^a=na62
R6
32
R90
R91
R92
R10
R11
!s100 dW]omjN:mCF8j?=c_j_nN0
!i10b 1
Eif_id
Z93 w1590835079
R25
R1
R2
R3
Z94 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/IF_ID.vhd
Z95 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/IF_ID.vhd
l0
L5
V4gc7j;RfJ^G]_^3KEE?;n2
R6
32
Z96 !s108 1591076928.998000
Z97 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/IF_ID.vhd|
Z98 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/IF_ID.vhd|
R10
R11
!s100 5M0@lf:GGC[U^9cHjzRnZ1
!i10b 1
Aarch_if_id
R25
R1
R2
DEx4 work 5 if_id 0 22 4gc7j;RfJ^G]_^3KEE?;n2
l40
L28
VjXk]4>Aae2F0YY13gRzDh2
R6
32
R96
R97
R98
R10
R11
!s100 Fl:>d]005XKG?:K`RTODS1
!i10b 1
Eif_id_registerr
Z99 w1590855462
R1
R2
R3
Z100 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/IF_ID_Register.vhd
Z101 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/IF_ID_Register.vhd
l0
L5
VIUBbkB9m2=1Y9o2IJ=]UP2
R6
32
Z102 !s108 1591076936.090000
Z103 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/IF_ID_Register.vhd|
Z104 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/IF_ID_Register.vhd|
R10
R11
!s100 jzo>WD2iPR>L19T?6Va`n2
!i10b 1
Aarch_if_id_registerr
R1
R2
DEx4 work 15 if_id_registerr 0 22 IUBbkB9m2=1Y9o2IJ=]UP2
l17
L13
VRzH5Na7k6iJD3KA7g0?Zh1
R6
32
R102
R103
R104
R10
R11
!s100 i_djS_GHfQOS3M@>[^E;^0
!i10b 1
Einstructionmemory
Z105 w1590474580
R25
R1
R2
R3
Z106 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/InstructionMemory.vhd
Z107 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/InstructionMemory.vhd
l0
L6
V@[A57b<Yg7f5cFdek=[@23
R6
32
Z108 !s108 1591076929.236000
Z109 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/InstructionMemory.vhd|
Z110 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/InstructionMemory.vhd|
R10
R11
!s100 8A>QK=a_j[EE;Si;EJL7^3
!i10b 1
Aarch_instructionmemory
R25
R1
R2
DEx4 work 17 instructionmemory 0 22 @[A57b<Yg7f5cFdek=[@23
l17
L13
Va0D0AKQb2lKD[5fo1ZlkW3
R6
32
R108
R109
R110
R10
R11
!s100 j`2@a8UgT9HFlOjPlS8ed0
!i10b 1
Emem_wb
Z111 w1590842230
R25
R1
R2
R3
Z112 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MEM_WB.vhd
Z113 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MEM_WB.vhd
l0
L5
VNOZCGADQ>P=3N14zmBV9C2
R6
32
Z114 !s108 1591076929.458000
Z115 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MEM_WB.vhd|
Z116 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MEM_WB.vhd|
R10
R11
!s100 <VVo?6<Lk9XGj3XLf58@?3
!i10b 1
Aarch_mem_wb
R25
R1
R2
DEx4 work 6 mem_wb 0 22 NOZCGADQ>P=3N14zmBV9C2
l41
L31
VO@7<<]b_L:VM13;BD9olT1
R6
32
R114
R115
R116
R10
R11
!s100 B;8XXU1G3M3odB_P]m7Rc2
!i10b 1
Emem_wb_registerr
Z117 w1590855440
R1
R2
R3
Z118 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MEM_WB_Registerr.vhd
Z119 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MEM_WB_Registerr.vhd
l0
L5
V3Q41czVMlz`05z5<dbOTU0
R6
32
Z120 !s108 1591076937.008000
Z121 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MEM_WB_Registerr.vhd|
Z122 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MEM_WB_Registerr.vhd|
R10
R11
!s100 RLKEO8e@M_DV7:d5PSCnC2
!i10b 1
Aarch_mem_wb_registerr
R1
R2
DEx4 work 16 mem_wb_registerr 0 22 3Q41czVMlz`05z5<dbOTU0
l14
L13
VHbZJ;5jU>nzfhR@I:@:]C1
R6
32
R120
R121
R122
R10
R11
!s100 n>bkF2VE2>4MjA5QG^0g:2
!i10b 1
Ememorylocation
w1590825083
R25
R1
R2
R3
8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Location.vhd
FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Location.vhd
l0
L5
VcHG`M8e:1Dg@i[0Gk8EV61
R6
32
R10
R11
!s100 Z=4j5oXBUW@YCa]YO>OS_3
!i10b 1
!s108 1590825137.629000
!s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Location.vhd|
!s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Location.vhd|
Emicroprocessor
Z123 w1591076915
Z124 DPx4 ieee 18 std_logic_unsigned 0 22 RYmj;=TK`k=k>D@Cz`zoB3
Z125 DPx4 ieee 15 std_logic_arith 0 22 4`Y?g_lkdn;7UL9IiJck01
R1
R2
R3
Z126 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Microprocessor.vhd
Z127 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Microprocessor.vhd
l0
L7
VSWiD<L[8BYdOQ7l_?5TzZ3
R6
32
Z128 !s108 1591076929.716000
Z129 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Microprocessor.vhd|
Z130 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Microprocessor.vhd|
R10
R11
!s100 @F:BD]UbjCjAF@I9NQ>@:2
!i10b 1
Aarch_microprocessor
R124
R125
R1
R2
DEx4 work 14 microprocessor 0 22 SWiD<L[8BYdOQ7l_?5TzZ3
l739
L18
VRl@`]NobcQMPi=gAXI8YN3
R6
32
R128
R129
R130
R10
R11
!s100 fE7GOG17d?D;<`bf8nW_T3
!i10b 1
Emux2_1
R43
R1
R2
R3
Z131 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MultiplexerRegisterFile2to1.vhd
Z132 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MultiplexerRegisterFile2to1.vhd
l0
L4
Ve8ofg:X4OMZ=WC28ACT@?2
R6
32
Z133 !s108 1591076930.147000
Z134 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MultiplexerRegisterFile2to1.vhd|
Z135 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MultiplexerRegisterFile2to1.vhd|
R10
R11
!s100 7;7ilg[<li]_2dE]nZ^5Y0
!i10b 1
Aarch_mux2_1
R1
R2
DEx4 work 6 mux2_1 0 22 e8ofg:X4OMZ=WC28ACT@?2
l12
L11
VNIhG@BnbYoOFz?B9om8<;1
R6
32
R133
R134
R135
R10
R11
!s100 EefKnCVYFcba]fOM;9[lN2
!i10b 1
Emux2by1_3bits
R12
R1
R2
R3
Z136 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Mux2By1_3bits.vhd
Z137 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Mux2By1_3bits.vhd
l0
L4
VBk?=O73ageY_7^4KcNf8b3
R6
32
Z138 !s108 1591076930.593000
Z139 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Mux2By1_3bits.vhd|
Z140 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Mux2By1_3bits.vhd|
R10
R11
!s100 oR9ZXgM]o6Hc8BagkR2H]0
!i10b 1
Aarch_mux2by1_3bits
R1
R2
DEx4 work 13 mux2by1_3bits 0 22 Bk?=O73ageY_7^4KcNf8b3
l12
L11
V1]a:Qb0W_TS0N8b6>jkfC1
R6
32
R138
R139
R140
R10
R11
!s100 ^hA4zD`z_WULfd0YID;iD1
!i10b 1
Emux4by2_1bits
R105
R1
R2
R3
Z141 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Mux4By2_1bit.vhd
Z142 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Mux4By2_1bit.vhd
l0
L4
VOVWV[lkh3aSW47fONMeZh3
R6
32
Z143 !s108 1591076930.802000
Z144 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Mux4By2_1bit.vhd|
Z145 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Mux4By2_1bit.vhd|
R10
R11
!s100 Fk<ADO_jAQU;hJj[>dhZY1
!i10b 1
Aarch_mux4by2_1bits
R1
R2
DEx4 work 13 mux4by2_1bits 0 22 OVWV[lkh3aSW47fONMeZh3
l12
L11
VGPL<nRHe7;5=Sb;:Ch?Q?2
R6
32
R143
R144
R145
R10
R11
!s100 2I^0c0[?We^Nd0U2O_ZH[3
!i10b 1
Emux4by2_32bits
R105
R1
R2
R3
Z146 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Mux4By2_32bits.vhd
Z147 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Mux4By2_32bits.vhd
l0
L4
ViVW4OSgAZR<bk2^DUo2Y<3
R6
32
Z148 !s108 1591076931.009000
Z149 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Mux4By2_32bits.vhd|
Z150 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Mux4By2_32bits.vhd|
R10
R11
!s100 I<bj2V<2CF1Ef?hG`>6[L0
!i10b 1
Aarch_mux4by2_32bits
R1
R2
DEx4 work 14 mux4by2_32bits 0 22 iVW4OSgAZR<bk2^DUo2Y<3
l12
L11
VdkfY5OGO^SdPJQhMLA_@e3
R6
32
R148
R149
R150
R10
R11
!s100 ^T>YT9Lh>UNJ5=YfGZQ2>0
!i10b 1
Emux5by3_32bits
Z151 w1590564039
R1
R2
R3
Z152 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Mux5By3_32bits.vhd
Z153 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Mux5By3_32bits.vhd
l0
L4
Vn0EfV_R>TXQLXB3gaV]1n3
R6
32
Z154 !s108 1591076935.507000
Z155 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Mux5By3_32bits.vhd|
Z156 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Mux5By3_32bits.vhd|
R10
R11
!s100 `T:n5Q_MOfO^]Ki;3iCi91
!i10b 1
Aarch_mux5by3_32bits
R1
R2
DEx4 work 14 mux5by3_32bits 0 22 n0EfV_R>TXQLXB3gaV]1n3
l12
L11
VILbUG53L:_zZ:klHNGKiW3
R6
32
R154
R155
R156
R10
R11
!s100 =[0UI=]^2<[?bcP5ChK3F0
!i10b 1
Emux8_1
R43
R1
R2
R3
Z157 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MultiplexerRegisterFile8to1.vhd
Z158 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MultiplexerRegisterFile8to1.vhd
l0
L4
VjFXd64GoffA>Od8C5gSB@2
R6
32
Z159 !s108 1591076930.340000
Z160 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MultiplexerRegisterFile8to1.vhd|
Z161 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MultiplexerRegisterFile8to1.vhd|
R10
R11
!s100 7P[dW9:7::NMhP^gB[Z953
!i10b 1
Aarch_mux8_1
R1
R2
DEx4 work 6 mux8_1 0 22 jFXd64GoffA>Od8C5gSB@2
l12
L11
Vgh76[=YUgefn5[d4DOP2I0
R6
32
R159
R160
R161
R10
R11
!s100 [bcX_QNkbi@IL7?>08:P91
!i10b 1
Emuxstall
Z162 w1591027393
R1
R2
R3
Z163 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MuxStall.vhd
Z164 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MuxStall.vhd
l0
L4
VReBBmOPhToUQogKQC=fTA3
R6
32
Z165 !s108 1591076935.840000
Z166 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MuxStall.vhd|
Z167 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MuxStall.vhd|
R10
R11
!s100 B0fi]9bRkSXbGAl3BEL]I0
!i10b 1
Aarch_muxstall
R1
R2
DEx4 work 8 muxstall 0 22 ReBBmOPhToUQogKQC=fTA3
l64
L62
VJme@8Nhg9hM2MFQ<EIl6k1
R6
32
R165
R166
R167
R10
R11
!s100 k^55I@RX_^GBOcaM[VecU3
!i10b 1
Eor_2
R43
R1
R2
R3
Z168 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/OrRegisterFile.vhd
Z169 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/OrRegisterFile.vhd
l0
L4
VT2j]AcZoconT=;BL;SkgY2
R6
32
Z170 !s108 1591076931.540000
Z171 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/OrRegisterFile.vhd|
Z172 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/OrRegisterFile.vhd|
R10
R11
!s100 ZG_3QDbKPUn33AjdIJY>J0
!i10b 1
Aarch_or_2
R1
R2
DEx4 work 4 or_2 0 22 T2j]AcZoconT=;BL;SkgY2
l11
L10
VVMUbT][L0o1c>bbX;4C^>1
R6
32
R170
R171
R172
R10
R11
!s100 KERf20J81ObKVTkiN@JWb1
!i10b 1
Eor_2_gate
Z173 w1591014364
R1
R2
R3
Z174 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/OR_2_Gate.vhd
Z175 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/OR_2_Gate.vhd
l0
L5
VZKS?R[1G:R5c@_Yo273XX0
!s100 G<UJ;lL2lHQdVj9k=QYT[2
R6
32
!i10b 1
Z176 !s108 1591076937.832000
Z177 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/OR_2_Gate.vhd|
Z178 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/OR_2_Gate.vhd|
R10
R11
Aarch_or_2_gate
R1
R2
Z179 DEx4 work 9 or_2_gate 0 22 ZKS?R[1G:R5c@_Yo273XX0
l14
L13
Z180 VaBdF@]WEU[@]BWTKEFd@o3
Z181 !s100 omRdCzMEDh_HaoRm_7V?K2
R6
32
!i10b 1
R176
R177
R178
R10
R11
Eor_5_gate
Z182 w1591043768
R1
R2
R3
Z183 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/OR_5_Gate.vhd
Z184 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/OR_5_Gate.vhd
l0
L4
V?[54WWYkb5Z8_WVbIP;bg2
R6
32
Z185 !s108 1591076931.246000
Z186 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/OR_5_Gate.vhd|
Z187 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/OR_5_Gate.vhd|
R10
R11
!s100 8:W6_]<=`D4eio?8NIT5m2
!i10b 1
Aarch_or_5_gate
R1
R2
DEx4 work 9 or_5_gate 0 22 ?[54WWYkb5Z8_WVbIP;bg2
l16
L15
VPoLBX`IXFUfX]NYgieabR1
R6
32
R185
R186
R187
R10
R11
!s100 MhVI5WM:3e0PkFFBB2KW92
!i10b 1
Eoutput_register
R12
R1
R2
R3
Z188 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Output_Register.vhd
Z189 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Output_Register.vhd
l0
L5
V`U_^4TMMfNX]VRL^ScHiY1
R6
32
Z190 !s108 1591076931.805000
Z191 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Output_Register.vhd|
Z192 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Output_Register.vhd|
R10
R11
!s100 A8hWLfifaAf4k0d9dFiXE3
!i10b 1
Aarch_output_register
R1
R2
DEx4 work 15 output_register 0 22 `U_^4TMMfNX]VRL^ScHiY1
l14
L13
VFHDmh2T8G=fM2<b5ZP9FX3
R6
32
R190
R191
R192
R10
R11
!s100 ;`7=@Q[`fc`gEm5S_J@4?3
!i10b 1
Eparta
Z193 w1588713028
R25
R1
R2
R3
Z194 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartA_ALU.vhd
Z195 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartA_ALU.vhd
l0
L5
Vd:jGTNZHH7cARm3PoW80m2
R6
32
Z196 !s108 1591076932.068000
Z197 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartA_ALU.vhd|
Z198 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartA_ALU.vhd|
R10
R11
!s100 GHR6cn`g^lf5zffPj]hF73
!i10b 1
Aarcha
R25
R1
R2
DEx4 work 5 parta 0 22 d:jGTNZHH7cARm3PoW80m2
l14
L12
VHj;?Ke<cbjin>=[CQi==d3
R6
32
R196
R197
R198
R10
R11
!s100 0SgAdool`3K1hanVJYEOQ0
!i10b 1
Epartb
R193
R1
R2
R3
Z199 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartB_ALU.vhd
Z200 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartB_ALU.vhd
l0
L4
V9aG[znQI291FbViOaHHaj2
R6
32
Z201 !s108 1591076932.318000
Z202 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartB_ALU.vhd|
Z203 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartB_ALU.vhd|
R10
R11
!s100 NhI`kdXNhTmLIa<]o:0Gc2
!i10b 1
Aarchb
R1
R2
DEx4 work 5 partb 0 22 9aG[znQI291FbViOaHHaj2
l13
L11
V[]Cd_b^4dh>QYV5`fZhk:0
R6
32
R201
R202
R203
R10
R11
!s100 i81T137eP5hV9a0d^f^Dh0
!i10b 1
Epartc
R193
R25
R1
R2
R3
Z204 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartC_ALU.vhd
Z205 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartC_ALU.vhd
l0
L5
VAc^CE7Fg:P9<80CBSj<g23
R6
32
Z206 !s108 1591076932.562000
Z207 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartC_ALU.vhd|
Z208 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartC_ALU.vhd|
R10
R11
!s100 h4KM_kaF6^i[1FLa;MAgG0
!i10b 1
Aarchc
R25
R1
R2
DEx4 work 5 partc 0 22 Ac^CE7Fg:P9<80CBSj<g23
l17
L13
VR9N=aC9W8M?L97aaFdT^T2
R6
32
R206
R207
R208
R10
R11
!s100 V9zaCF2HiFRfJHY53^>jX0
!i10b 1
Epartd
R193
R25
R1
R2
R3
Z209 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartD_ALU.vhd
Z210 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartD_ALU.vhd
l0
L5
VPPI9kFA<U8NJmOzM]2Sl12
R6
32
Z211 !s108 1591076932.872000
Z212 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartD_ALU.vhd|
Z213 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartD_ALU.vhd|
R10
R11
!s100 E]l<Q<8]NGD3TiOdNR_j<2
!i10b 1
Aarchd
R25
R1
R2
DEx4 work 5 partd 0 22 PPI9kFA<U8NJmOzM]2Sl12
l14
L13
V_FS_o>:o5EXhU[0oQaVMW1
R6
32
R211
R212
R213
R10
R11
!s100 1hYg9PQdRCeASU`jYPPAl3
!i10b 1
Epc
Z214 w1591075668
R1
R2
R3
Z215 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PC_Register.vhd
Z216 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PC_Register.vhd
l0
L4
V76]Wz69dM]8kA_10aEKfO3
R6
32
Z217 !s108 1591076933.211000
Z218 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PC_Register.vhd|
Z219 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PC_Register.vhd|
R10
R11
!s100 ^T5h8AeR8dWn>[;22Kj]V0
!i10b 1
Aarch_pc
R1
R2
DEx4 work 2 pc 0 22 76]Wz69dM]8kA_10aEKfO3
l23
L12
VAz;87@z_]822H8aeUjUYJ2
R6
32
R217
R218
R219
R10
R11
!s100 oR0]LD<zg>@?9A=]VUomB1
!i10b 1
Epc_plus1
Z220 w1590933000
R25
R1
R2
R3
Z221 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Adder_PC_Plus1.vhd
Z222 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Adder_PC_Plus1.vhd
l0
L5
Vk[`T1jjd6mNh3I7z;D`nV0
R6
32
Z223 !s108 1591076925.087000
Z224 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Adder_PC_Plus1.vhd|
Z225 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Adder_PC_Plus1.vhd|
R10
R11
!s100 79>LY[T^nY4<l;eh4Rk==2
!i10b 1
Aarch_pc_plus1
R25
R1
R2
DEx4 work 8 pc_plus1 0 22 k[`T1jjd6mNh3I7z;D`nV0
l15
L12
V[;U;oB2AGjd[X9VZ_b=O;3
R6
32
R223
R224
R225
R10
R11
!s100 ?Dag7`Tnh[90TGQLDPQOE0
!i10b 1
Epc_plus2
Z226 w1590933027
R25
R1
R2
R3
Z227 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Adder_PC_Plus2.vhd
Z228 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Adder_PC_Plus2.vhd
l0
L5
V=R4O4zO0M_:f^YgZocJ1^3
R6
32
Z229 !s108 1591076925.496000
Z230 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Adder_PC_Plus2.vhd|
Z231 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Adder_PC_Plus2.vhd|
R10
R11
!s100 Qc`JDbgBJ>h4^gnGo82LO2
!i10b 1
Aarch_pc_plus2
R25
R1
R2
DEx4 work 8 pc_plus2 0 22 =R4O4zO0M_:f^YgZocJ1^3
l15
L12
V2C?;oCmgOnQDR6nem`aY63
R6
32
R229
R230
R231
R10
R11
!s100 ZFFjHZK=CFI1ZX7fKbC@f3
!i10b 1
Epreserved_ccr
R12
R1
R2
R3
Z232 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PreservedConditionCode_Register.vhd
Z233 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PreservedConditionCode_Register.vhd
l0
L5
VQGRm_ZM1zVe>hz3oWHbXE1
R6
32
Z234 !s108 1591076933.471000
Z235 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PreservedConditionCode_Register.vhd|
Z236 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PreservedConditionCode_Register.vhd|
R10
R11
!s100 NM@]>9EZa9J5:^jL2YmT:3
!i10b 1
Aarch_preserved_ccr
R1
R2
DEx4 work 13 preserved_ccr 0 22 QGRm_ZM1zVe>hz3oWHbXE1
l16
L14
VbA;4SPPh6lDQK4Cg24SLW2
R6
32
R234
R235
R236
R10
R11
!s100 U;nAR>4;]WGG6hmYNOkXh1
!i10b 1
Eregisterfile
R105
R1
R2
R3
Z237 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Registerfile.vhd
Z238 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Registerfile.vhd
l0
L4
V^lbOAIiZg50Ph338mF14z2
R6
32
Z239 !s108 1591076934.055000
Z240 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Registerfile.vhd|
Z241 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Registerfile.vhd|
R10
R11
!s100 FaoCHJRMPI66;=gOnKi`z3
!i10b 1
Aarch_registerfile
R1
R2
DEx4 work 12 registerfile 0 22 ^lbOAIiZg50Ph338mF14z2
l62
L16
VlJHXV4BaXniEb5=k6RONT1
R6
32
R239
R240
R241
R10
R11
!s100 H<O27=DQ[faLTkSQdi?ao3
!i10b 1
Eregisterr
R43
R1
R2
R3
Z242 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Register.vhd
Z243 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Register.vhd
l0
L5
VDcceU0@gjU[5UalfM1^n92
R6
32
Z244 !s108 1591076933.767000
Z245 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Register.vhd|
Z246 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Register.vhd|
R10
R11
!s100 7T98bmd_F=23WdYHnE2kI0
!i10b 1
Aarch_registerr
R1
R2
DEx4 work 9 registerr 0 22 DcceU0@gjU[5UalfM1^n92
l14
L13
VFiCDO;;YZo4THK>FRBW^U1
R6
32
R244
R245
R246
R10
R11
!s100 >PFXzZoQDNe>GL68OiOQ_3
!i10b 1
Esignextend
Z247 w1590584321
R25
R1
R2
R3
Z248 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/SignExtend_IMM_Ea.vhd
Z249 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/SignExtend_IMM_Ea.vhd
l0
L5
V9Z]^MQdQ?lJlz?LoD=DWQ2
R6
32
Z250 !s108 1591076934.308000
Z251 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/SignExtend_IMM_Ea.vhd|
Z252 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/SignExtend_IMM_Ea.vhd|
R10
R11
!s100 VMGCkGgV<db]hfK82ULLY0
!i10b 1
Aarch_signextend
R25
R1
R2
DEx4 work 10 signextend 0 22 9Z]^MQdQ?lJlz?LoD=DWQ2
l15
L12
VDkcY^mLa?^]THz1`cjaBJ2
R6
32
R250
R251
R252
R10
R11
!s100 35nVJL4]Qa;m`o;nf4Z1K0
!i10b 1
Esp_register
Z253 w1590774907
R25
R1
R2
R3
Z254 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/SP_Register.vhd
Z255 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/SP_Register.vhd
l0
L5
V5YC?^OOa<HN6FdkiM2KA;1
R6
32
Z256 !s108 1591076934.593000
Z257 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/SP_Register.vhd|
Z258 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/SP_Register.vhd|
R10
R11
!s100 ml?7<b>=S4FIV0j=F6@Iz2
!i10b 1
Aarch_sp_register
R25
R1
R2
DEx4 work 11 sp_register 0 22 5YC?^OOa<HN6FdkiM2KA;1
l14
L13
VB7>b0OgE1^d<Rd5IHNkU33
R6
32
R256
R257
R258
R10
R11
!s100 @V`bfjjbLoTh@ZL;Q;;EJ2
!i10b 1
Estack_cu
Z259 w1590828504
R25
R1
R2
R3
Z260 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Stack_CU.vhd
Z261 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Stack_CU.vhd
l0
L6
VMH;g[[gU8TdZBUISfSZR]3
R6
32
Z262 !s108 1591076934.851000
Z263 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Stack_CU.vhd|
Z264 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Stack_CU.vhd|
R10
R11
!s100 94mzc4JQ:Tf=FcW^DD=o]1
!i10b 1
Aarch_stack_cu
R25
R1
R2
DEx4 work 8 stack_cu 0 22 MH;g[[gU8TdZBUISfSZR]3
l32
L20
V]=knGh[g9[m`k]hWZbVAB1
R6
32
R262
R263
R264
R10
R11
!s100 _;EO^NfC]_MW5UbJNkoGL2
!i10b 1
