/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [3:0] _01_;
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  reg [6:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [18:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [4:0] celloutsig_0_23z;
  wire [8:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [18:0] celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [7:0] celloutsig_0_43z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire [14:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [5:0] celloutsig_0_52z;
  wire celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_74z;
  wire celloutsig_0_75z;
  wire celloutsig_0_7z;
  reg [4:0] celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire [19:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire [14:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_37z = !(celloutsig_0_30z ? celloutsig_0_13z : celloutsig_0_33z);
  assign celloutsig_1_15z = !(celloutsig_1_8z ? celloutsig_1_3z : celloutsig_1_8z);
  assign celloutsig_0_17z = !(celloutsig_0_5z ? in_data[17] : celloutsig_0_1z);
  assign celloutsig_0_22z = !(celloutsig_0_10z[1] ? celloutsig_0_15z : celloutsig_0_3z);
  assign celloutsig_0_28z = !(celloutsig_0_24z[3] ? celloutsig_0_15z : celloutsig_0_18z);
  assign celloutsig_0_40z = ~((celloutsig_0_1z | celloutsig_0_35z[18]) & (celloutsig_0_5z | celloutsig_0_23z[4]));
  assign celloutsig_0_75z = ~((celloutsig_0_21z | celloutsig_0_48z[11]) & (celloutsig_0_3z | celloutsig_0_22z));
  assign celloutsig_1_6z = ~((in_data[188] | in_data[123]) & (in_data[128] | celloutsig_1_3z));
  assign celloutsig_1_8z = ~((_00_ | celloutsig_1_0z) & (celloutsig_1_0z | celloutsig_1_0z));
  assign celloutsig_0_20z = ~((celloutsig_0_4z | celloutsig_0_0z) & (celloutsig_0_13z | celloutsig_0_3z));
  assign celloutsig_0_31z = ~((celloutsig_0_1z | celloutsig_0_29z) & (celloutsig_0_23z[4] | celloutsig_0_20z));
  assign celloutsig_0_4z = celloutsig_0_3z | ~(celloutsig_0_1z);
  assign celloutsig_0_47z = celloutsig_0_23z[4] | ~(celloutsig_0_9z[1]);
  assign celloutsig_1_9z = celloutsig_1_4z | ~(celloutsig_1_0z);
  assign celloutsig_0_21z = celloutsig_0_15z | ~(celloutsig_0_12z);
  reg [3:0] _17_;
  always_ff @(negedge clkin_data[64], negedge clkin_data[32])
    if (!clkin_data[32]) _17_ <= 4'h0;
    else _17_ <= { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z };
  assign { _01_[3:1], _00_ } = _17_;
  assign celloutsig_0_52z = { celloutsig_0_40z, celloutsig_0_10z, celloutsig_0_32z } / { 1'h1, celloutsig_0_10z, celloutsig_0_25z };
  assign celloutsig_0_19z = { celloutsig_0_16z[12:11], celloutsig_0_12z, celloutsig_0_0z } / { 1'h1, celloutsig_0_9z[3], celloutsig_0_6z, celloutsig_0_18z };
  assign celloutsig_0_38z = { celloutsig_0_12z, celloutsig_0_21z, celloutsig_0_13z, celloutsig_0_30z, celloutsig_0_1z, celloutsig_0_5z } >= { celloutsig_0_19z[1:0], celloutsig_0_30z, celloutsig_0_32z, celloutsig_0_20z, celloutsig_0_13z };
  assign celloutsig_0_33z = { celloutsig_0_10z[0], celloutsig_0_12z, celloutsig_0_20z, celloutsig_0_22z, celloutsig_0_26z, celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_22z, celloutsig_0_3z, celloutsig_0_22z, celloutsig_0_31z, celloutsig_0_17z } && { celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_31z, celloutsig_0_21z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_25z, celloutsig_0_23z };
  assign celloutsig_1_17z = { in_data[150:134], celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_16z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_15z } && { in_data[139:108], celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_15z };
  assign celloutsig_0_15z = { in_data[43], celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_3z } && { celloutsig_0_10z[0], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_6z };
  assign celloutsig_0_5z = ! { in_data[42:34], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_1_3z = ! { in_data[141:129], celloutsig_1_0z };
  assign celloutsig_1_10z = ! { _01_[3:1], _00_, celloutsig_1_8z, celloutsig_1_6z, _01_[3:1], _00_ };
  assign celloutsig_1_16z = ! { celloutsig_1_15z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_15z, celloutsig_1_15z, celloutsig_1_13z };
  assign celloutsig_0_18z = ! { celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_1_7z = { in_data[189:184], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z, _01_[3:1], _00_, celloutsig_1_6z } % { 1'h1, in_data[115:103], celloutsig_1_0z };
  assign celloutsig_0_16z = { celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_11z } % { 1'h1, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_14z };
  assign celloutsig_0_23z = { celloutsig_0_8z[3:0], celloutsig_0_7z } % { 1'h1, celloutsig_0_14z[5:2] };
  assign celloutsig_0_35z = - { celloutsig_0_16z[12:4], celloutsig_0_31z, celloutsig_0_7z, celloutsig_0_33z, celloutsig_0_8z, celloutsig_0_27z, celloutsig_0_20z };
  assign celloutsig_0_48z = - { celloutsig_0_16z[18:6], celloutsig_0_0z, celloutsig_0_13z };
  assign celloutsig_0_74z = - { celloutsig_0_0z, celloutsig_0_55z, celloutsig_0_7z, celloutsig_0_25z };
  assign celloutsig_0_32z = & { celloutsig_0_26z, celloutsig_0_23z, celloutsig_0_22z, celloutsig_0_21z, celloutsig_0_19z, celloutsig_0_14z[3], celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_19z = & { celloutsig_1_17z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_7z[5], celloutsig_1_3z };
  assign celloutsig_0_29z = & { celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_6z };
  assign celloutsig_0_0z = in_data[51] & in_data[65];
  assign celloutsig_0_50z = celloutsig_0_27z & celloutsig_0_37z;
  assign celloutsig_1_1z = celloutsig_1_0z & in_data[131];
  assign celloutsig_1_4z = in_data[146] & celloutsig_1_3z;
  assign celloutsig_0_11z = celloutsig_0_3z & celloutsig_0_7z;
  assign celloutsig_0_12z = celloutsig_0_1z & celloutsig_0_0z;
  assign celloutsig_0_13z = celloutsig_0_9z[5] & celloutsig_0_1z;
  assign celloutsig_0_30z = celloutsig_0_0z & celloutsig_0_7z;
  assign celloutsig_0_46z = ^ celloutsig_0_43z[3:1];
  assign celloutsig_0_55z = ^ { celloutsig_0_52z[5:3], celloutsig_0_50z, celloutsig_0_22z, celloutsig_0_46z, celloutsig_0_47z, celloutsig_0_19z, celloutsig_0_50z, celloutsig_0_38z };
  assign celloutsig_0_6z = ^ in_data[93:69];
  assign celloutsig_0_7z = ^ { in_data[56], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_1_13z = ^ celloutsig_1_12z[4:1];
  assign celloutsig_1_18z = ^ { celloutsig_1_12z[18:15], celloutsig_1_10z, celloutsig_1_8z };
  assign celloutsig_0_25z = ^ { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_22z, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_26z = ^ celloutsig_0_14z[6:1];
  assign celloutsig_0_27z = ^ { celloutsig_0_24z[4:1], celloutsig_0_3z };
  assign celloutsig_0_43z = { celloutsig_0_16z[3:0], celloutsig_0_12z, celloutsig_0_28z, celloutsig_0_33z, celloutsig_0_26z } << celloutsig_0_16z[16:9];
  assign celloutsig_0_9z = { celloutsig_0_8z[2:1], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_0z } << { celloutsig_0_8z[4:2], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_10z = { in_data[30:28], celloutsig_0_5z } << celloutsig_0_9z[5:2];
  assign celloutsig_0_24z = { celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_12z } << { celloutsig_0_19z[2:0], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_18z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_1_11z = { celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_1z } <<< { _01_[3:1], _00_ };
  assign celloutsig_1_12z = { celloutsig_1_11z[3:2], celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_3z } <<< { in_data[154:152], celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_10z };
  assign celloutsig_0_3z = ~((in_data[13] & celloutsig_0_0z) | in_data[82]);
  assign celloutsig_1_0z = ~((in_data[160] & in_data[146]) | in_data[177]);
  assign celloutsig_1_2z = ~((celloutsig_1_1z & in_data[154]) | in_data[132]);
  assign celloutsig_0_1z = ~((in_data[30] & celloutsig_0_0z) | in_data[44]);
  always_latch
    if (!clkin_data[0]) celloutsig_0_8z = 5'h00;
    else if (!celloutsig_1_18z) celloutsig_0_8z = { celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_4z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_14z = 7'h00;
    else if (!celloutsig_1_18z) celloutsig_0_14z = { celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_11z };
  assign _01_[0] = _00_;
  assign { out_data[128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_74z, celloutsig_0_75z };
endmodule
