#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Oct 16 16:09:13 2023
# Process ID: 57034
# Current directory: /home/tigran/Desktop/experiments/Hardware/adder_sync/adder_sync.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/tigran/Desktop/experiments/Hardware/adder_sync/adder_sync.runs/synth_1/top.vds
# Journal file: /home/tigran/Desktop/experiments/Hardware/adder_sync/adder_sync.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1370.508 ; gain = 36.023 ; free physical = 108 ; free virtual = 3979
Command: synth_design -top top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 57167 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1770.602 ; gain = 152.688 ; free physical = 128 ; free virtual = 3594
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/tigran/Desktop/experiments/Hardware/adder_sync/adder_sync.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'lab5' [/home/tigran/Desktop/experiments/Hardware/adder_sync/adder_sync.srcs/sources_1/new/lab5.v:23]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'register' [/home/tigran/Desktop/experiments/Hardware/adder_sync/adder_sync.srcs/sources_1/new/register.v:23]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (1#1) [/home/tigran/Desktop/experiments/Hardware/adder_sync/adder_sync.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6157] synthesizing module 'unit_delay' [/home/tigran/Desktop/experiments/Hardware/adder_sync/adder_sync.srcs/sources_1/new/unit_delay.v:23]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'unit_delay' (2#1) [/home/tigran/Desktop/experiments/Hardware/adder_sync/adder_sync.srcs/sources_1/new/unit_delay.v:23]
INFO: [Synth 8-6157] synthesizing module 'adder' [/home/tigran/Desktop/experiments/Hardware/adder/adder.srcs/sources_1/new/adder.v:23]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adder' (3#1) [/home/tigran/Desktop/experiments/Hardware/adder/adder.srcs/sources_1/new/adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'unit_delay__parameterized0' [/home/tigran/Desktop/experiments/Hardware/adder_sync/adder_sync.srcs/sources_1/new/unit_delay.v:23]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'unit_delay__parameterized0' (3#1) [/home/tigran/Desktop/experiments/Hardware/adder_sync/adder_sync.srcs/sources_1/new/unit_delay.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lab5' (4#1) [/home/tigran/Desktop/experiments/Hardware/adder_sync/adder_sync.srcs/sources_1/new/lab5.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (5#1) [/home/tigran/Desktop/experiments/Hardware/adder_sync/adder_sync.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3331] design lab5 has unconnected port SW[9]
WARNING: [Synth 8-3331] design top has unconnected port KEY[3]
WARNING: [Synth 8-3331] design top has unconnected port KEY[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1825.352 ; gain = 207.438 ; free physical = 166 ; free virtual = 3590
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1828.320 ; gain = 210.406 ; free physical = 179 ; free virtual = 3614
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1828.320 ; gain = 210.406 ; free physical = 179 ; free virtual = 3614
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tigran/Desktop/experiments/Hardware/adder_sync/adder_sync.srcs/constrs_1/new/lab5.xdc]
WARNING: [Vivado 12-584] No ports matched 'MAX10_CLK1_50'. [/home/tigran/Desktop/experiments/Hardware/adder_sync/adder_sync.srcs/constrs_1/new/lab5.xdc:1]
CRITICAL WARNING: [Common 17-161] Invalid option value '50.0 MHz' specified for 'period'. [/home/tigran/Desktop/experiments/Hardware/adder_sync/adder_sync.srcs/constrs_1/new/lab5.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'MAX10_CLK2_50'. [/home/tigran/Desktop/experiments/Hardware/adder_sync/adder_sync.srcs/constrs_1/new/lab5.xdc:2]
CRITICAL WARNING: [Common 17-161] Invalid option value '50.0 MHz' specified for 'period'. [/home/tigran/Desktop/experiments/Hardware/adder_sync/adder_sync.srcs/constrs_1/new/lab5.xdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'derive_clock_uncertainty' is not supported in the xdc constraint file. [/home/tigran/Desktop/experiments/Hardware/adder_sync/adder_sync.srcs/constrs_1/new/lab5.xdc:4]
INFO: [Vivado 12-2286] Implicit search of objects for pattern '*' matched to 'port' objects. [/home/tigran/Desktop/experiments/Hardware/adder_sync/adder_sync.srcs/constrs_1/new/lab5.xdc:6]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
WARNING: [Constraints 18-402] set_false_path: 'LEDR[0]' is not a valid startpoint. [/home/tigran/Desktop/experiments/Hardware/adder_sync/adder_sync.srcs/constrs_1/new/lab5.xdc:6]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'LEDR[1]' is not a valid startpoint. [/home/tigran/Desktop/experiments/Hardware/adder_sync/adder_sync.srcs/constrs_1/new/lab5.xdc:6]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'LEDR[2]' is not a valid startpoint. [/home/tigran/Desktop/experiments/Hardware/adder_sync/adder_sync.srcs/constrs_1/new/lab5.xdc:6]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'LEDR[3]' is not a valid startpoint. [/home/tigran/Desktop/experiments/Hardware/adder_sync/adder_sync.srcs/constrs_1/new/lab5.xdc:6]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'LEDR[4]' is not a valid startpoint. [/home/tigran/Desktop/experiments/Hardware/adder_sync/adder_sync.srcs/constrs_1/new/lab5.xdc:6]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'LEDR[5]' is not a valid startpoint. [/home/tigran/Desktop/experiments/Hardware/adder_sync/adder_sync.srcs/constrs_1/new/lab5.xdc:6]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'LEDR[6]' is not a valid startpoint. [/home/tigran/Desktop/experiments/Hardware/adder_sync/adder_sync.srcs/constrs_1/new/lab5.xdc:6]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'LEDR[7]' is not a valid startpoint. [/home/tigran/Desktop/experiments/Hardware/adder_sync/adder_sync.srcs/constrs_1/new/lab5.xdc:6]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'LEDR[8]' is not a valid startpoint. [/home/tigran/Desktop/experiments/Hardware/adder_sync/adder_sync.srcs/constrs_1/new/lab5.xdc:6]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'LEDR[9]' is not a valid startpoint. [/home/tigran/Desktop/experiments/Hardware/adder_sync/adder_sync.srcs/constrs_1/new/lab5.xdc:6]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Vivado 12-828] No clocks found. [/home/tigran/Desktop/experiments/Hardware/adder_sync/adder_sync.srcs/constrs_1/new/lab5.xdc:8]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/tigran/Desktop/experiments/Hardware/adder_sync/adder_sync.srcs/constrs_1/new/lab5.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [all_clocks]'. [/home/tigran/Desktop/experiments/Hardware/adder_sync/adder_sync.srcs/constrs_1/new/lab5.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-828] No clocks found. [/home/tigran/Desktop/experiments/Hardware/adder_sync/adder_sync.srcs/constrs_1/new/lab5.xdc:9]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/tigran/Desktop/experiments/Hardware/adder_sync/adder_sync.srcs/constrs_1/new/lab5.xdc:9]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [all_clocks]'. [/home/tigran/Desktop/experiments/Hardware/adder_sync/adder_sync.srcs/constrs_1/new/lab5.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/tigran/Desktop/experiments/Hardware/adder_sync/adder_sync.srcs/constrs_1/new/lab5.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1962.992 ; gain = 0.000 ; free physical = 108 ; free virtual = 3542
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1962.992 ; gain = 0.000 ; free physical = 108 ; free virtual = 3543
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 1962.992 ; gain = 345.078 ; free physical = 189 ; free virtual = 3626
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 1962.992 ; gain = 345.078 ; free physical = 189 ; free virtual = 3626
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:30 . Memory (MB): peak = 1962.992 ; gain = 345.078 ; free physical = 189 ; free virtual = 3626
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:30 . Memory (MB): peak = 1962.992 ; gain = 345.078 ; free physical = 177 ; free virtual = 3624
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module register 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module unit_delay 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
Module unit_delay__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design top has port LEDR[8] driven by constant 0
WARNING: [Synth 8-3331] design top has unconnected port KEY[3]
WARNING: [Synth 8-3331] design top has unconnected port KEY[2]
WARNING: [Synth 8-3331] design top has unconnected port SW[9]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 1962.992 ; gain = 345.078 ; free physical = 151 ; free virtual = 3605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 1962.992 ; gain = 345.078 ; free physical = 111 ; free virtual = 3501
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 1962.992 ; gain = 345.078 ; free physical = 111 ; free virtual = 3501
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 1962.992 ; gain = 345.078 ; free physical = 116 ; free virtual = 3499
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 1962.992 ; gain = 345.078 ; free physical = 115 ; free virtual = 3499
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 1962.992 ; gain = 345.078 ; free physical = 115 ; free virtual = 3499
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 1962.992 ; gain = 345.078 ; free physical = 115 ; free virtual = 3499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 1962.992 ; gain = 345.078 ; free physical = 115 ; free virtual = 3499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 1962.992 ; gain = 345.078 ; free physical = 115 ; free virtual = 3499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 1962.992 ; gain = 345.078 ; free physical = 115 ; free virtual = 3499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     3|
|3     |LUT1   |     1|
|4     |LUT2   |    10|
|5     |FDCE   |    16|
|6     |FDRE   |    10|
|7     |IBUF   |    12|
|8     |OBUF   |    10|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+---------------------------+------+
|      |Instance               |Module                     |Cells |
+------+-----------------------+---------------------------+------+
|1     |top                    |                           |    63|
|2     |  adder                |lab5                       |    40|
|3     |    carry_in_register  |unit_delay                 |     1|
|4     |    carry_out_register |unit_delay_0               |     1|
|5     |    i_adder            |adder                      |    11|
|6     |    x_register         |register                   |    10|
|7     |    y_register         |register_1                 |     9|
|8     |    z_register         |unit_delay__parameterized0 |     8|
+------+-----------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 1962.992 ; gain = 345.078 ; free physical = 115 ; free virtual = 3499
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 1962.992 ; gain = 210.406 ; free physical = 169 ; free virtual = 3554
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 1963.000 ; gain = 345.078 ; free physical = 169 ; free virtual = 3554
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1963.000 ; gain = 0.000 ; free physical = 116 ; free virtual = 3507
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 21 Warnings, 5 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:57 . Memory (MB): peak = 1963.000 ; gain = 592.492 ; free physical = 202 ; free virtual = 3593
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1963.000 ; gain = 0.000 ; free physical = 202 ; free virtual = 3594
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/tigran/Desktop/experiments/Hardware/adder_sync/adder_sync.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct 16 16:10:56 2023...
