--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml Perger.twx Perger.ncd -o Perger.twr Perger.pcf -ucf
Perger.ucf

Design file:              Perger.ncd
Physical constraint file: Perger.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: ts_osc = PERIOD TIMEGRP "clk" 50 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 170025 paths analyzed, 6617 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.909ns.
--------------------------------------------------------------------------------

Paths for end point displayer_inst/lcd_controller_inst/clk_count_19 (SLICE_X3Y58.D2), 3425 paths
--------------------------------------------------------------------------------
Slack (setup path):     40.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayer_inst/lcd_controller_inst/clk_count_3 (FF)
  Destination:          displayer_inst/lcd_controller_inst/clk_count_19 (FF)
  Requirement:          50.000ns
  Data Path Delay:      9.868ns (Levels of Logic = 11)
  Clock Path Skew:      -0.006ns (0.332 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: displayer_inst/lcd_controller_inst/clk_count_3 to displayer_inst/lcd_controller_inst/clk_count_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y55.BQ       Tcko                  0.430   displayer_inst/lcd_controller_inst/clk_count<5>
                                                       displayer_inst/lcd_controller_inst/clk_count_3
    SLICE_X2Y54.D2       net (fanout=5)        1.192   displayer_inst/lcd_controller_inst/clk_count<3>
    SLICE_X2Y54.COUT     Topcyd                0.290   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<3>
                                                       displayer_inst/lcd_controller_inst/clk_count<3>_rt
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<3>
    SLICE_X2Y55.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<3>
    SLICE_X2Y55.COUT     Tbyp                  0.091   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<7>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<7>
    SLICE_X2Y56.CIN      net (fanout=1)        0.082   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<7>
    SLICE_X2Y56.COUT     Tbyp                  0.091   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<11>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<11>
    SLICE_X2Y57.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<11>
    SLICE_X2Y57.COUT     Tbyp                  0.091   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<15>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<15>
    SLICE_X2Y58.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<15>
    SLICE_X2Y58.COUT     Tbyp                  0.091   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<19>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<19>
    SLICE_X2Y59.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<19>
    SLICE_X2Y59.AMUX     Tcina                 0.210   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_10_o_lutdi3
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_xor<20>
    SLICE_X6Y55.D1       net (fanout=10)       2.205   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_10_o_lutdi3
    SLICE_X6Y55.COUT     Topcyd                0.335   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_12_o_cy<3>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_12_o_lutdi31
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_12_o_cy<3>
    SLICE_X6Y56.CIN      net (fanout=1)        0.082   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_12_o_cy<3>
    SLICE_X6Y56.BMUX     Tcinb                 0.239   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_12_o_cy<5>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_12_o_cy<5>
    SLICE_X3Y57.D1       net (fanout=8)        1.157   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_12_o_cy<5>
    SLICE_X3Y57.D        Tilo                  0.259   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_19_o_wide_mux_107_OUT1022
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_19_o_wide_mux_107_OUT1022
    SLICE_X5Y57.A6       net (fanout=2)        0.960   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_19_o_wide_mux_107_OUT1022
    SLICE_X5Y57.A        Tilo                  0.259   displayer_inst/lcd_controller_inst/clk_count<15>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_19_o_wide_mux_107_OUT1023
    SLICE_X3Y58.D2       net (fanout=11)       1.419   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_19_o_wide_mux_107_OUT102
    SLICE_X3Y58.CLK      Tas                   0.373   displayer_inst/lcd_controller_inst/clk_count<19>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_19_o_wide_mux_107_OUT221
                                                       displayer_inst/lcd_controller_inst/clk_count_19
    -------------------------------------------------  ---------------------------
    Total                                      9.868ns (2.759ns logic, 7.109ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     40.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayer_inst/lcd_controller_inst/clk_count_3 (FF)
  Destination:          displayer_inst/lcd_controller_inst/clk_count_19 (FF)
  Requirement:          50.000ns
  Data Path Delay:      9.823ns (Levels of Logic = 11)
  Clock Path Skew:      -0.006ns (0.332 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: displayer_inst/lcd_controller_inst/clk_count_3 to displayer_inst/lcd_controller_inst/clk_count_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y55.BQ       Tcko                  0.430   displayer_inst/lcd_controller_inst/clk_count<5>
                                                       displayer_inst/lcd_controller_inst/clk_count_3
    SLICE_X2Y54.D2       net (fanout=5)        1.192   displayer_inst/lcd_controller_inst/clk_count<3>
    SLICE_X2Y54.COUT     Topcyd                0.290   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<3>
                                                       displayer_inst/lcd_controller_inst/clk_count<3>_rt
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<3>
    SLICE_X2Y55.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<3>
    SLICE_X2Y55.COUT     Tbyp                  0.091   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<7>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<7>
    SLICE_X2Y56.CIN      net (fanout=1)        0.082   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<7>
    SLICE_X2Y56.COUT     Tbyp                  0.091   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<11>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<11>
    SLICE_X2Y57.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<11>
    SLICE_X2Y57.COUT     Tbyp                  0.091   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<15>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<15>
    SLICE_X2Y58.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<15>
    SLICE_X2Y58.COUT     Tbyp                  0.091   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<19>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<19>
    SLICE_X2Y59.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<19>
    SLICE_X2Y59.AMUX     Tcina                 0.210   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_10_o_lutdi3
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_xor<20>
    SLICE_X6Y55.D1       net (fanout=10)       2.205   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_10_o_lutdi3
    SLICE_X6Y55.COUT     Topcyd                0.290   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_12_o_cy<3>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_12_o_lut<3>1
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_12_o_cy<3>
    SLICE_X6Y56.CIN      net (fanout=1)        0.082   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_12_o_cy<3>
    SLICE_X6Y56.BMUX     Tcinb                 0.239   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_12_o_cy<5>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_12_o_cy<5>
    SLICE_X3Y57.D1       net (fanout=8)        1.157   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_12_o_cy<5>
    SLICE_X3Y57.D        Tilo                  0.259   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_19_o_wide_mux_107_OUT1022
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_19_o_wide_mux_107_OUT1022
    SLICE_X5Y57.A6       net (fanout=2)        0.960   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_19_o_wide_mux_107_OUT1022
    SLICE_X5Y57.A        Tilo                  0.259   displayer_inst/lcd_controller_inst/clk_count<15>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_19_o_wide_mux_107_OUT1023
    SLICE_X3Y58.D2       net (fanout=11)       1.419   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_19_o_wide_mux_107_OUT102
    SLICE_X3Y58.CLK      Tas                   0.373   displayer_inst/lcd_controller_inst/clk_count<19>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_19_o_wide_mux_107_OUT221
                                                       displayer_inst/lcd_controller_inst/clk_count_19
    -------------------------------------------------  ---------------------------
    Total                                      9.823ns (2.714ns logic, 7.109ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     40.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayer_inst/lcd_controller_inst/clk_count_5 (FF)
  Destination:          displayer_inst/lcd_controller_inst/clk_count_19 (FF)
  Requirement:          50.000ns
  Data Path Delay:      9.747ns (Levels of Logic = 10)
  Clock Path Skew:      -0.006ns (0.332 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: displayer_inst/lcd_controller_inst/clk_count_5 to displayer_inst/lcd_controller_inst/clk_count_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y55.DQ       Tcko                  0.430   displayer_inst/lcd_controller_inst/clk_count<5>
                                                       displayer_inst/lcd_controller_inst/clk_count_5
    SLICE_X2Y55.B1       net (fanout=5)        1.007   displayer_inst/lcd_controller_inst/clk_count<5>
    SLICE_X2Y55.COUT     Topcyb                0.448   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<7>
                                                       displayer_inst/lcd_controller_inst/clk_count<5>_rt
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<7>
    SLICE_X2Y56.CIN      net (fanout=1)        0.082   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<7>
    SLICE_X2Y56.COUT     Tbyp                  0.091   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<11>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<11>
    SLICE_X2Y57.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<11>
    SLICE_X2Y57.COUT     Tbyp                  0.091   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<15>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<15>
    SLICE_X2Y58.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<15>
    SLICE_X2Y58.COUT     Tbyp                  0.091   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<19>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<19>
    SLICE_X2Y59.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<19>
    SLICE_X2Y59.AMUX     Tcina                 0.210   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_10_o_lutdi3
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_xor<20>
    SLICE_X6Y55.D1       net (fanout=10)       2.205   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_10_o_lutdi3
    SLICE_X6Y55.COUT     Topcyd                0.335   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_12_o_cy<3>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_12_o_lutdi31
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_12_o_cy<3>
    SLICE_X6Y56.CIN      net (fanout=1)        0.082   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_12_o_cy<3>
    SLICE_X6Y56.BMUX     Tcinb                 0.239   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_12_o_cy<5>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_12_o_cy<5>
    SLICE_X3Y57.D1       net (fanout=8)        1.157   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_12_o_cy<5>
    SLICE_X3Y57.D        Tilo                  0.259   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_19_o_wide_mux_107_OUT1022
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_19_o_wide_mux_107_OUT1022
    SLICE_X5Y57.A6       net (fanout=2)        0.960   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_19_o_wide_mux_107_OUT1022
    SLICE_X5Y57.A        Tilo                  0.259   displayer_inst/lcd_controller_inst/clk_count<15>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_19_o_wide_mux_107_OUT1023
    SLICE_X3Y58.D2       net (fanout=11)       1.419   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_19_o_wide_mux_107_OUT102
    SLICE_X3Y58.CLK      Tas                   0.373   displayer_inst/lcd_controller_inst/clk_count<19>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_19_o_wide_mux_107_OUT221
                                                       displayer_inst/lcd_controller_inst/clk_count_19
    -------------------------------------------------  ---------------------------
    Total                                      9.747ns (2.826ns logic, 6.921ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Paths for end point displayer_inst/lcd_controller_inst/clk_count_17 (SLICE_X3Y58.B1), 3425 paths
--------------------------------------------------------------------------------
Slack (setup path):     40.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayer_inst/lcd_controller_inst/clk_count_3 (FF)
  Destination:          displayer_inst/lcd_controller_inst/clk_count_17 (FF)
  Requirement:          50.000ns
  Data Path Delay:      9.656ns (Levels of Logic = 11)
  Clock Path Skew:      -0.006ns (0.332 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: displayer_inst/lcd_controller_inst/clk_count_3 to displayer_inst/lcd_controller_inst/clk_count_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y55.BQ       Tcko                  0.430   displayer_inst/lcd_controller_inst/clk_count<5>
                                                       displayer_inst/lcd_controller_inst/clk_count_3
    SLICE_X2Y54.D2       net (fanout=5)        1.192   displayer_inst/lcd_controller_inst/clk_count<3>
    SLICE_X2Y54.COUT     Topcyd                0.290   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<3>
                                                       displayer_inst/lcd_controller_inst/clk_count<3>_rt
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<3>
    SLICE_X2Y55.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<3>
    SLICE_X2Y55.COUT     Tbyp                  0.091   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<7>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<7>
    SLICE_X2Y56.CIN      net (fanout=1)        0.082   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<7>
    SLICE_X2Y56.COUT     Tbyp                  0.091   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<11>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<11>
    SLICE_X2Y57.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<11>
    SLICE_X2Y57.COUT     Tbyp                  0.091   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<15>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<15>
    SLICE_X2Y58.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<15>
    SLICE_X2Y58.COUT     Tbyp                  0.091   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<19>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<19>
    SLICE_X2Y59.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<19>
    SLICE_X2Y59.AMUX     Tcina                 0.210   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_10_o_lutdi3
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_xor<20>
    SLICE_X6Y55.D1       net (fanout=10)       2.205   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_10_o_lutdi3
    SLICE_X6Y55.COUT     Topcyd                0.335   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_12_o_cy<3>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_12_o_lutdi31
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_12_o_cy<3>
    SLICE_X6Y56.CIN      net (fanout=1)        0.082   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_12_o_cy<3>
    SLICE_X6Y56.BMUX     Tcinb                 0.239   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_12_o_cy<5>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_12_o_cy<5>
    SLICE_X3Y57.D1       net (fanout=8)        1.157   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_12_o_cy<5>
    SLICE_X3Y57.D        Tilo                  0.259   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_19_o_wide_mux_107_OUT1022
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_19_o_wide_mux_107_OUT1022
    SLICE_X5Y57.A6       net (fanout=2)        0.960   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_19_o_wide_mux_107_OUT1022
    SLICE_X5Y57.A        Tilo                  0.259   displayer_inst/lcd_controller_inst/clk_count<15>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_19_o_wide_mux_107_OUT1023
    SLICE_X3Y58.B1       net (fanout=11)       1.207   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_19_o_wide_mux_107_OUT102
    SLICE_X3Y58.CLK      Tas                   0.373   displayer_inst/lcd_controller_inst/clk_count<19>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_19_o_wide_mux_107_OUT181
                                                       displayer_inst/lcd_controller_inst/clk_count_17
    -------------------------------------------------  ---------------------------
    Total                                      9.656ns (2.759ns logic, 6.897ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     40.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayer_inst/lcd_controller_inst/clk_count_3 (FF)
  Destination:          displayer_inst/lcd_controller_inst/clk_count_17 (FF)
  Requirement:          50.000ns
  Data Path Delay:      9.611ns (Levels of Logic = 11)
  Clock Path Skew:      -0.006ns (0.332 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: displayer_inst/lcd_controller_inst/clk_count_3 to displayer_inst/lcd_controller_inst/clk_count_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y55.BQ       Tcko                  0.430   displayer_inst/lcd_controller_inst/clk_count<5>
                                                       displayer_inst/lcd_controller_inst/clk_count_3
    SLICE_X2Y54.D2       net (fanout=5)        1.192   displayer_inst/lcd_controller_inst/clk_count<3>
    SLICE_X2Y54.COUT     Topcyd                0.290   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<3>
                                                       displayer_inst/lcd_controller_inst/clk_count<3>_rt
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<3>
    SLICE_X2Y55.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<3>
    SLICE_X2Y55.COUT     Tbyp                  0.091   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<7>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<7>
    SLICE_X2Y56.CIN      net (fanout=1)        0.082   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<7>
    SLICE_X2Y56.COUT     Tbyp                  0.091   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<11>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<11>
    SLICE_X2Y57.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<11>
    SLICE_X2Y57.COUT     Tbyp                  0.091   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<15>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<15>
    SLICE_X2Y58.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<15>
    SLICE_X2Y58.COUT     Tbyp                  0.091   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<19>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<19>
    SLICE_X2Y59.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<19>
    SLICE_X2Y59.AMUX     Tcina                 0.210   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_10_o_lutdi3
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_xor<20>
    SLICE_X6Y55.D1       net (fanout=10)       2.205   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_10_o_lutdi3
    SLICE_X6Y55.COUT     Topcyd                0.290   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_12_o_cy<3>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_12_o_lut<3>1
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_12_o_cy<3>
    SLICE_X6Y56.CIN      net (fanout=1)        0.082   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_12_o_cy<3>
    SLICE_X6Y56.BMUX     Tcinb                 0.239   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_12_o_cy<5>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_12_o_cy<5>
    SLICE_X3Y57.D1       net (fanout=8)        1.157   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_12_o_cy<5>
    SLICE_X3Y57.D        Tilo                  0.259   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_19_o_wide_mux_107_OUT1022
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_19_o_wide_mux_107_OUT1022
    SLICE_X5Y57.A6       net (fanout=2)        0.960   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_19_o_wide_mux_107_OUT1022
    SLICE_X5Y57.A        Tilo                  0.259   displayer_inst/lcd_controller_inst/clk_count<15>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_19_o_wide_mux_107_OUT1023
    SLICE_X3Y58.B1       net (fanout=11)       1.207   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_19_o_wide_mux_107_OUT102
    SLICE_X3Y58.CLK      Tas                   0.373   displayer_inst/lcd_controller_inst/clk_count<19>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_19_o_wide_mux_107_OUT181
                                                       displayer_inst/lcd_controller_inst/clk_count_17
    -------------------------------------------------  ---------------------------
    Total                                      9.611ns (2.714ns logic, 6.897ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     40.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayer_inst/lcd_controller_inst/clk_count_5 (FF)
  Destination:          displayer_inst/lcd_controller_inst/clk_count_17 (FF)
  Requirement:          50.000ns
  Data Path Delay:      9.535ns (Levels of Logic = 10)
  Clock Path Skew:      -0.006ns (0.332 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: displayer_inst/lcd_controller_inst/clk_count_5 to displayer_inst/lcd_controller_inst/clk_count_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y55.DQ       Tcko                  0.430   displayer_inst/lcd_controller_inst/clk_count<5>
                                                       displayer_inst/lcd_controller_inst/clk_count_5
    SLICE_X2Y55.B1       net (fanout=5)        1.007   displayer_inst/lcd_controller_inst/clk_count<5>
    SLICE_X2Y55.COUT     Topcyb                0.448   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<7>
                                                       displayer_inst/lcd_controller_inst/clk_count<5>_rt
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<7>
    SLICE_X2Y56.CIN      net (fanout=1)        0.082   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<7>
    SLICE_X2Y56.COUT     Tbyp                  0.091   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<11>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<11>
    SLICE_X2Y57.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<11>
    SLICE_X2Y57.COUT     Tbyp                  0.091   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<15>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<15>
    SLICE_X2Y58.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<15>
    SLICE_X2Y58.COUT     Tbyp                  0.091   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<19>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<19>
    SLICE_X2Y59.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<19>
    SLICE_X2Y59.AMUX     Tcina                 0.210   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_10_o_lutdi3
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_xor<20>
    SLICE_X6Y55.D1       net (fanout=10)       2.205   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_10_o_lutdi3
    SLICE_X6Y55.COUT     Topcyd                0.335   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_12_o_cy<3>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_12_o_lutdi31
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_12_o_cy<3>
    SLICE_X6Y56.CIN      net (fanout=1)        0.082   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_12_o_cy<3>
    SLICE_X6Y56.BMUX     Tcinb                 0.239   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_12_o_cy<5>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_12_o_cy<5>
    SLICE_X3Y57.D1       net (fanout=8)        1.157   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_12_o_cy<5>
    SLICE_X3Y57.D        Tilo                  0.259   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_19_o_wide_mux_107_OUT1022
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_19_o_wide_mux_107_OUT1022
    SLICE_X5Y57.A6       net (fanout=2)        0.960   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_19_o_wide_mux_107_OUT1022
    SLICE_X5Y57.A        Tilo                  0.259   displayer_inst/lcd_controller_inst/clk_count<15>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_19_o_wide_mux_107_OUT1023
    SLICE_X3Y58.B1       net (fanout=11)       1.207   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_19_o_wide_mux_107_OUT102
    SLICE_X3Y58.CLK      Tas                   0.373   displayer_inst/lcd_controller_inst/clk_count<19>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_19_o_wide_mux_107_OUT181
                                                       displayer_inst/lcd_controller_inst/clk_count_17
    -------------------------------------------------  ---------------------------
    Total                                      9.535ns (2.826ns logic, 6.709ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------

Paths for end point displayer_inst/lcd_controller_inst/clk_count_18 (SLICE_X3Y58.C3), 3425 paths
--------------------------------------------------------------------------------
Slack (setup path):     40.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayer_inst/lcd_controller_inst/clk_count_3 (FF)
  Destination:          displayer_inst/lcd_controller_inst/clk_count_18 (FF)
  Requirement:          50.000ns
  Data Path Delay:      9.493ns (Levels of Logic = 11)
  Clock Path Skew:      -0.006ns (0.332 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: displayer_inst/lcd_controller_inst/clk_count_3 to displayer_inst/lcd_controller_inst/clk_count_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y55.BQ       Tcko                  0.430   displayer_inst/lcd_controller_inst/clk_count<5>
                                                       displayer_inst/lcd_controller_inst/clk_count_3
    SLICE_X2Y54.D2       net (fanout=5)        1.192   displayer_inst/lcd_controller_inst/clk_count<3>
    SLICE_X2Y54.COUT     Topcyd                0.290   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<3>
                                                       displayer_inst/lcd_controller_inst/clk_count<3>_rt
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<3>
    SLICE_X2Y55.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<3>
    SLICE_X2Y55.COUT     Tbyp                  0.091   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<7>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<7>
    SLICE_X2Y56.CIN      net (fanout=1)        0.082   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<7>
    SLICE_X2Y56.COUT     Tbyp                  0.091   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<11>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<11>
    SLICE_X2Y57.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<11>
    SLICE_X2Y57.COUT     Tbyp                  0.091   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<15>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<15>
    SLICE_X2Y58.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<15>
    SLICE_X2Y58.COUT     Tbyp                  0.091   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<19>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<19>
    SLICE_X2Y59.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<19>
    SLICE_X2Y59.AMUX     Tcina                 0.210   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_10_o_lutdi3
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_xor<20>
    SLICE_X6Y55.D1       net (fanout=10)       2.205   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_10_o_lutdi3
    SLICE_X6Y55.COUT     Topcyd                0.335   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_12_o_cy<3>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_12_o_lutdi31
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_12_o_cy<3>
    SLICE_X6Y56.CIN      net (fanout=1)        0.082   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_12_o_cy<3>
    SLICE_X6Y56.BMUX     Tcinb                 0.239   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_12_o_cy<5>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_12_o_cy<5>
    SLICE_X3Y57.D1       net (fanout=8)        1.157   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_12_o_cy<5>
    SLICE_X3Y57.D        Tilo                  0.259   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_19_o_wide_mux_107_OUT1022
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_19_o_wide_mux_107_OUT1022
    SLICE_X5Y57.A6       net (fanout=2)        0.960   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_19_o_wide_mux_107_OUT1022
    SLICE_X5Y57.A        Tilo                  0.259   displayer_inst/lcd_controller_inst/clk_count<15>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_19_o_wide_mux_107_OUT1023
    SLICE_X3Y58.C3       net (fanout=11)       1.044   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_19_o_wide_mux_107_OUT102
    SLICE_X3Y58.CLK      Tas                   0.373   displayer_inst/lcd_controller_inst/clk_count<19>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_19_o_wide_mux_107_OUT201
                                                       displayer_inst/lcd_controller_inst/clk_count_18
    -------------------------------------------------  ---------------------------
    Total                                      9.493ns (2.759ns logic, 6.734ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     40.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayer_inst/lcd_controller_inst/clk_count_3 (FF)
  Destination:          displayer_inst/lcd_controller_inst/clk_count_18 (FF)
  Requirement:          50.000ns
  Data Path Delay:      9.448ns (Levels of Logic = 11)
  Clock Path Skew:      -0.006ns (0.332 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: displayer_inst/lcd_controller_inst/clk_count_3 to displayer_inst/lcd_controller_inst/clk_count_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y55.BQ       Tcko                  0.430   displayer_inst/lcd_controller_inst/clk_count<5>
                                                       displayer_inst/lcd_controller_inst/clk_count_3
    SLICE_X2Y54.D2       net (fanout=5)        1.192   displayer_inst/lcd_controller_inst/clk_count<3>
    SLICE_X2Y54.COUT     Topcyd                0.290   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<3>
                                                       displayer_inst/lcd_controller_inst/clk_count<3>_rt
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<3>
    SLICE_X2Y55.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<3>
    SLICE_X2Y55.COUT     Tbyp                  0.091   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<7>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<7>
    SLICE_X2Y56.CIN      net (fanout=1)        0.082   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<7>
    SLICE_X2Y56.COUT     Tbyp                  0.091   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<11>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<11>
    SLICE_X2Y57.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<11>
    SLICE_X2Y57.COUT     Tbyp                  0.091   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<15>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<15>
    SLICE_X2Y58.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<15>
    SLICE_X2Y58.COUT     Tbyp                  0.091   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<19>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<19>
    SLICE_X2Y59.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<19>
    SLICE_X2Y59.AMUX     Tcina                 0.210   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_10_o_lutdi3
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_xor<20>
    SLICE_X6Y55.D1       net (fanout=10)       2.205   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_10_o_lutdi3
    SLICE_X6Y55.COUT     Topcyd                0.290   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_12_o_cy<3>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_12_o_lut<3>1
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_12_o_cy<3>
    SLICE_X6Y56.CIN      net (fanout=1)        0.082   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_12_o_cy<3>
    SLICE_X6Y56.BMUX     Tcinb                 0.239   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_12_o_cy<5>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_12_o_cy<5>
    SLICE_X3Y57.D1       net (fanout=8)        1.157   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_12_o_cy<5>
    SLICE_X3Y57.D        Tilo                  0.259   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_19_o_wide_mux_107_OUT1022
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_19_o_wide_mux_107_OUT1022
    SLICE_X5Y57.A6       net (fanout=2)        0.960   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_19_o_wide_mux_107_OUT1022
    SLICE_X5Y57.A        Tilo                  0.259   displayer_inst/lcd_controller_inst/clk_count<15>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_19_o_wide_mux_107_OUT1023
    SLICE_X3Y58.C3       net (fanout=11)       1.044   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_19_o_wide_mux_107_OUT102
    SLICE_X3Y58.CLK      Tas                   0.373   displayer_inst/lcd_controller_inst/clk_count<19>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_19_o_wide_mux_107_OUT201
                                                       displayer_inst/lcd_controller_inst/clk_count_18
    -------------------------------------------------  ---------------------------
    Total                                      9.448ns (2.714ns logic, 6.734ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     40.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayer_inst/lcd_controller_inst/clk_count_5 (FF)
  Destination:          displayer_inst/lcd_controller_inst/clk_count_18 (FF)
  Requirement:          50.000ns
  Data Path Delay:      9.372ns (Levels of Logic = 10)
  Clock Path Skew:      -0.006ns (0.332 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: displayer_inst/lcd_controller_inst/clk_count_5 to displayer_inst/lcd_controller_inst/clk_count_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y55.DQ       Tcko                  0.430   displayer_inst/lcd_controller_inst/clk_count<5>
                                                       displayer_inst/lcd_controller_inst/clk_count_5
    SLICE_X2Y55.B1       net (fanout=5)        1.007   displayer_inst/lcd_controller_inst/clk_count<5>
    SLICE_X2Y55.COUT     Topcyb                0.448   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<7>
                                                       displayer_inst/lcd_controller_inst/clk_count<5>_rt
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<7>
    SLICE_X2Y56.CIN      net (fanout=1)        0.082   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<7>
    SLICE_X2Y56.COUT     Tbyp                  0.091   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<11>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<11>
    SLICE_X2Y57.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<11>
    SLICE_X2Y57.COUT     Tbyp                  0.091   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<15>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<15>
    SLICE_X2Y58.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<15>
    SLICE_X2Y58.COUT     Tbyp                  0.091   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<19>
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<19>
    SLICE_X2Y59.CIN      net (fanout=1)        0.003   displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_cy<19>
    SLICE_X2Y59.AMUX     Tcina                 0.210   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_10_o_lutdi3
                                                       displayer_inst/lcd_controller_inst/Madd_clk_count[30]_GND_22_o_add_5_OUT_xor<20>
    SLICE_X6Y55.D1       net (fanout=10)       2.205   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_10_o_lutdi3
    SLICE_X6Y55.COUT     Topcyd                0.335   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_12_o_cy<3>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_12_o_lutdi31
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_12_o_cy<3>
    SLICE_X6Y56.CIN      net (fanout=1)        0.082   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_12_o_cy<3>
    SLICE_X6Y56.BMUX     Tcinb                 0.239   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_12_o_cy<5>
                                                       displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_12_o_cy<5>
    SLICE_X3Y57.D1       net (fanout=8)        1.157   displayer_inst/lcd_controller_inst/Mcompar_clk_count[30]_GND_22_o_LessThan_12_o_cy<5>
    SLICE_X3Y57.D        Tilo                  0.259   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_19_o_wide_mux_107_OUT1022
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_19_o_wide_mux_107_OUT1022
    SLICE_X5Y57.A6       net (fanout=2)        0.960   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_19_o_wide_mux_107_OUT1022
    SLICE_X5Y57.A        Tilo                  0.259   displayer_inst/lcd_controller_inst/clk_count<15>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_19_o_wide_mux_107_OUT1023
    SLICE_X3Y58.C3       net (fanout=11)       1.044   displayer_inst/lcd_controller_inst/Mmux_state[2]_X_19_o_wide_mux_107_OUT102
    SLICE_X3Y58.CLK      Tas                   0.373   displayer_inst/lcd_controller_inst/clk_count<19>
                                                       displayer_inst/lcd_controller_inst/Mmux_state[2]_X_19_o_wide_mux_107_OUT201
                                                       displayer_inst/lcd_controller_inst/clk_count_18
    -------------------------------------------------  ---------------------------
    Total                                      9.372ns (2.826ns logic, 6.546ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------

Hold Paths: ts_osc = PERIOD TIMEGRP "clk" 50 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point input_cleaner_inst/g_sw_debounce[0].debounce_inst/flipflops_1 (SLICE_X22Y2.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.396ns (requirement - (clock path skew + uncertainty - data path))
  Source:               input_cleaner_inst/g_sw_debounce[0].debounce_inst/flipflops_0 (FF)
  Destination:          input_cleaner_inst/g_sw_debounce[0].debounce_inst/flipflops_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 50.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: input_cleaner_inst/g_sw_debounce[0].debounce_inst/flipflops_0 to input_cleaner_inst/g_sw_debounce[0].debounce_inst/flipflops_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y2.CQ       Tcko                  0.200   input_cleaner_inst/g_sw_debounce[0].debounce_inst/flipflops<1>
                                                       input_cleaner_inst/g_sw_debounce[0].debounce_inst/flipflops_0
    SLICE_X22Y2.DX       net (fanout=23)       0.148   input_cleaner_inst/g_sw_debounce[0].debounce_inst/flipflops<0>
    SLICE_X22Y2.CLK      Tckdi       (-Th)    -0.048   input_cleaner_inst/g_sw_debounce[0].debounce_inst/flipflops<1>
                                                       input_cleaner_inst/g_sw_debounce[0].debounce_inst/flipflops_1
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.248ns logic, 0.148ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------

Paths for end point displayer_inst/lcd_controller_inst/lcd_data_7 (SLICE_X2Y51.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               displayer_inst/lcd_controller_inst/lcd_data_7 (FF)
  Destination:          displayer_inst/lcd_controller_inst/lcd_data_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 50.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: displayer_inst/lcd_controller_inst/lcd_data_7 to displayer_inst/lcd_controller_inst/lcd_data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y51.AQ       Tcko                  0.200   displayer_inst/lcd_controller_inst/lcd_data<7>
                                                       displayer_inst/lcd_controller_inst/lcd_data_7
    SLICE_X2Y51.A6       net (fanout=2)        0.023   displayer_inst/lcd_controller_inst/lcd_data<7>
    SLICE_X2Y51.CLK      Tah         (-Th)    -0.190   displayer_inst/lcd_controller_inst/lcd_data<7>
                                                       displayer_inst/lcd_controller_inst/lcd_data_7_rstpot
                                                       displayer_inst/lcd_controller_inst/lcd_data_7
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point communicator_inst/uart_inst/uart_rx_bit (SLICE_X18Y56.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               communicator_inst/uart_inst/uart_rx_bit (FF)
  Destination:          communicator_inst/uart_inst/uart_rx_bit (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 50.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: communicator_inst/uart_inst/uart_rx_bit to communicator_inst/uart_inst/uart_rx_bit
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y56.AQ      Tcko                  0.200   communicator_inst/uart_inst/uart_rx_bit
                                                       communicator_inst/uart_inst/uart_rx_bit
    SLICE_X18Y56.A6      net (fanout=4)        0.027   communicator_inst/uart_inst/uart_rx_bit
    SLICE_X18Y56.CLK     Tah         (-Th)    -0.190   communicator_inst/uart_inst/uart_rx_bit
                                                       communicator_inst/uart_inst/uart_rx_bit_rstpot
                                                       communicator_inst/uart_inst/uart_rx_bit
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.390ns logic, 0.027ns route)
                                                       (93.5% logic, 6.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: ts_osc = PERIOD TIMEGRP "clk" 50 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 47.334ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y8.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 49.520ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: input_cleaner_inst/g_sw_debounce[0].debounce_inst/count<3>/CLK
  Logical resource: input_cleaner_inst/g_sw_debounce[0].debounce_inst/count_0/CK
  Location pin: SLICE_X16Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 49.520ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: input_cleaner_inst/g_sw_debounce[0].debounce_inst/count<3>/CLK
  Logical resource: input_cleaner_inst/g_sw_debounce[0].debounce_inst/count_1/CK
  Location pin: SLICE_X16Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.909|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 170025 paths, 0 nets, and 8855 connections

Design statistics:
   Minimum period:   9.909ns{1}   (Maximum frequency: 100.918MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov  7 17:48:37 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 407 MB



