;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP @121, <123
	DJN <-28, 9
	MOV -1, <-20
	DJN <-28, 9
	SUB 86, @50
	SUB 86, @50
	DJN <-30, 9
	JMN 16, #30
	ADD 210, 30
	SUB #-0, <2
	SUB <0, @2
	SUB #25, 39
	SPL @712, <301
	MOV <5, <10
	ADD 210, 30
	ADD 210, 30
	SUB <0, @2
	SUB <16, @0
	SLT #712, @301
	SUB <16, @0
	SUB #76, <0
	SLT <0, @2
	SUB 0, @11
	SLT 650, 390
	SLT 650, 390
	SUB #12, @200
	SUB <0, @2
	SLT -72, @-11
	SLT -72, @-11
	SLT -72, @-11
	JMN 0, <11
	SLT #270, 0
	ADD <300, -97
	ADD <300, -97
	DJN <-28, 9
	CMP -207, <-120
	CMP -207, <-120
	SUB 161, 300
	SUB #12, @200
	CMP <16, @0
	SPL 0, <753
	DJN -1, @-20
	CMP @121, <123
	CMP @121, <123
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
