#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Jul 16 17:07:16 2025
# Process ID: 105244
# Current directory: /home/user/Work/MEDS/rv-workshop/project/logs
# Command line: vivado
# Log file: /home/user/Work/MEDS/rv-workshop/project/logs/vivado.log
# Journal file: /home/user/Work/MEDS/rv-workshop/project/logs/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/user/Tools/Vivado/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 6191.273 ; gain = 189.613 ; free physical = 1628 ; free virtual = 17209
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_pc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_pc_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.srcs/sources_1/imports/rtl/pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.srcs/sim_1/imports/verif/tb_pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_pc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/user/Tools/Vivado/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 8dd43452c99547aebbc7a83d0e6566e9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_pc_behav xil_defaultlib.tb_pc xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.tb_pc
Compiling module xil_defaultlib.glbl
ERROR: [XSIM 43-3409] Failed to compile generated C file xsim.dir/tb_pc_behav/obj/xsim_1.c.
ERROR: [XSIM 43-3915] Encountered a fatal error. Cannot continue. Exiting... 
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_pc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_pc_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.srcs/sources_1/imports/rtl/pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.srcs/sim_1/imports/verif/tb_pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_pc
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/user/Tools/Vivado/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 8dd43452c99547aebbc7a83d0e6566e9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_pc_behav xil_defaultlib.tb_pc xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.tb_pc
Compiling module xil_defaultlib.glbl
ERROR: [XSIM 43-3409] Failed to compile generated C file xsim.dir/tb_pc_behav/obj/xsim_1.c.
ERROR: [XSIM 43-3915] Encountered a fatal error. Cannot continue. Exiting... 
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_pc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_pc_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.srcs/sources_1/imports/rtl/pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.srcs/sim_1/imports/verif/tb_pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_pc
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/user/Tools/Vivado/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 8dd43452c99547aebbc7a83d0e6566e9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_pc_behav xil_defaultlib.tb_pc xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.srcs/sources_1/imports/rtl/pc.sv" Line 15. Module pc doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.tb_pc
Compiling module xil_defaultlib.glbl
ERROR: [XSIM 43-3409] Failed to compile generated C file xsim.dir/tb_pc_behav/obj/xsim_1.c.
ERROR: [XSIM 43-3915] Encountered a fatal error. Cannot continue. Exiting... 
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_pc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_pc_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.srcs/sources_1/imports/rtl/pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.srcs/sim_1/imports/verif/tb_pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_pc
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/user/Tools/Vivado/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 8dd43452c99547aebbc7a83d0e6566e9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_pc_behav xil_defaultlib.tb_pc xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.srcs/sources_1/imports/rtl/pc.sv" Line 15. Module pc doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.tb_pc
Compiling module xil_defaultlib.glbl
ERROR: [XSIM 43-3409] Failed to compile generated C file xsim.dir/tb_pc_behav/obj/xsim_1.c.
ERROR: [XSIM 43-3915] Encountered a fatal error. Cannot continue. Exiting... 
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_pc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_pc_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.srcs/sources_1/imports/rtl/pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.srcs/sim_1/imports/verif/tb_pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_pc
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/user/Tools/Vivado/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 8dd43452c99547aebbc7a83d0e6566e9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_pc_behav xil_defaultlib.tb_pc xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.srcs/sources_1/imports/rtl/pc.sv" Line 15. Module pc doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.tb_pc
Compiling module xil_defaultlib.glbl
ERROR: [XSIM 43-3409] Failed to compile generated C file xsim.dir/tb_pc_behav/obj/xsim_1.c.
ERROR: [XSIM 43-3915] Encountered a fatal error. Cannot continue. Exiting... 
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_pc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_pc_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.srcs/sources_1/imports/rtl/pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
WARNING: [VRFC 10-1315] redeclaration of ansi port pc is not allowed [/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.srcs/sources_1/imports/rtl/pc.sv:21]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.srcs/sim_1/imports/verif/tb_pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_pc
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/user/Tools/Vivado/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 8dd43452c99547aebbc7a83d0e6566e9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_pc_behav xil_defaultlib.tb_pc xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.srcs/sources_1/imports/rtl/pc.sv" Line 15. Module pc doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.tb_pc
Compiling module xil_defaultlib.glbl
ERROR: [XSIM 43-3409] Failed to compile generated C file xsim.dir/tb_pc_behav/obj/xsim_1.c.
ERROR: [XSIM 43-3915] Encountered a fatal error. Cannot continue. Exiting... 
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_pc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_pc_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.srcs/sources_1/imports/rtl/pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
WARNING: [VRFC 10-1315] redeclaration of ansi port pc is not allowed [/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.srcs/sources_1/imports/rtl/pc.sv:21]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.srcs/sim_1/imports/verif/tb_pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_pc
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/user/Tools/Vivado/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 8dd43452c99547aebbc7a83d0e6566e9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_pc_behav xil_defaultlib.tb_pc xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.srcs/sources_1/imports/rtl/pc.sv" Line 15. Module pc doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.tb_pc
Compiling module xil_defaultlib.glbl
ERROR: [XSIM 43-3409] Failed to compile generated C file xsim.dir/tb_pc_behav/obj/xsim_1.c.
ERROR: [XSIM 43-3915] Encountered a fatal error. Cannot continue. Exiting... 
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_pc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_pc_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.srcs/sources_1/imports/rtl/pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.srcs/sim_1/imports/verif/tb_pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_pc
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/user/Tools/Vivado/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 8dd43452c99547aebbc7a83d0e6566e9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_pc_behav xil_defaultlib.tb_pc xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.srcs/sources_1/imports/rtl/pc.sv" Line 15. Module pc doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.tb_pc
Compiling module xil_defaultlib.glbl
ERROR: [XSIM 43-3409] Failed to compile generated C file xsim.dir/tb_pc_behav/obj/xsim_1.c.
ERROR: [XSIM 43-3915] Encountered a fatal error. Cannot continue. Exiting... 
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/user/Work/MEDS/rv-workshop/project/logs/riscv/riscv.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jul 16 17:15:39 2025...
