Tyler Anderson Thu May 18 10:46:04 EDT 2017

A super simple verilog module template. 
