
                         Lattice Mapping Report File

Design:  top_level
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2023.2.1.288.0
Mapped on: Tue Jul 22 15:49:00 2025

Design Information
------------------

Command line:   map -i FPGA_Intan_Driver_impl_1_syn.udb -pdc
     C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage
     V2/FPGA/FPGA_Intan_Driver/Constrain.pdc -o FPGA_Intan_Driver_impl_1_map.udb
     -mp FPGA_Intan_Driver_impl_1.mrp -hierrpt -gui -msgset
     C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage
     V2/FPGA/FPGA_Intan_Driver/promote.xml

Design Summary
--------------

   Number of slice registers: 451 out of  5280 (9%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:           996 out of  5280 (19%)
      Number of logic LUT4s:             600
      Number of inserted feedthru LUT4s: 141
      Number of replicated LUT4s:         33
      Number of ripple logic:            111 (222 LUT4s)
   Number of IO sites used:   12 out of 39 (31%)
      Number of IO sites used for general PIO: 11
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 11 out of 36 (31%)
      Number of IO sites used for OD+RGB IO buffers: 1 out of 3 (33%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 12 out of 39 (31%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             1 out of 1 (100%)
   Number of Clocks:  2
      Net i_clk_c: 1 loads, 1 rising, 0 falling (Driver: Port i_clk)
      Net pll_clk_internal: 427 loads, 427 rising, 0 falling (Driver: Pin
     pll_spi_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL)
   Number of Clock Enables:  29
      Net n8493: 1 loads, 1 SLICEs
      Net n8599: 1 loads, 1 SLICEs
      Net Controller_inst.int_STM32_TX_DV: 64 loads, 64 SLICEs
      Net Controller_inst.n6953: 4 loads, 4 SLICEs

                                    Page 1





Design Summary (cont)
---------------------
      Net Controller_inst.n18561: 1 loads, 1 SLICEs
      Net Controller_inst.n14707: 1 loads, 1 SLICEs
      Net Controller_inst.n4_adj_675: 32 loads, 32 SLICEs
      Net Controller_inst.n3: 1 loads, 1 SLICEs
      Net Controller_inst.n2457: 4 loads, 4 SLICEs
      Net Controller_inst.n4_adj_677: 32 loads, 32 SLICEs
      Net Controller_inst.int_RHD_TX_DV: 5 loads, 5 SLICEs
      Net Controller_inst.SPI_Master_CS_STM32_1.n6968: 7 loads, 7 SLICEs
      Net Controller_inst.SPI_Master_CS_STM32_1.n15699: 1 loads, 1 SLICEs
      Net Controller_inst.SPI_Master_CS_STM32_1.n5834: 1 loads, 1 SLICEs
      Net Controller_inst.SPI_Master_CS_STM32_1.n7011: 5 loads, 5 SLICEs
      Net Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n15064: 1 loads, 1
     SLICEs
      Net Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n9422: 8 loads, 8
     SLICEs
      Net Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n6943: 1 loads, 1
     SLICEs
      Net Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n6993: 5 loads, 5
     SLICEs
      Net Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n6967: 5 loads,
     5 SLICEs
      Net Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n6946: 1 loads,
     1 SLICEs
      Net Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n7003: 6 loads,
     6 SLICEs
      Net
     Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n8522: 6
     loads, 6 SLICEs
      Net
     Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6939: 1
     loads, 1 SLICEs
      Net
     Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6971: 4
     loads, 4 SLICEs
      Net
     Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n5866: 1
     loads, 1 SLICEs
      Net
     Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6981: 3
     loads, 3 SLICEs
      Net Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FAB
     RIC.u_fifo.rd_addr_nxt_w_0__N_391: 8 loads, 8 SLICEs
      Net Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FAB
     RIC.u_fifo.wr_addr_nxt_w_0__N_383: 8 loads, 8 SLICEs
   Number of LSRs:  3
      Net n8493: 17 loads, 17 SLICEs
      Net n11352: 1 loads, 1 SLICEs
      Net w_reset: 397 loads, 397 SLICEs
   Top 10 highest fanout non-clock nets:
      Net w_reset: 494 loads
      Net Controller_inst.int_STM32_TX_DV: 85 loads
      Net VCC_net: 71 loads
      Net Controller_inst.n2455: 64 loads
      Net Controller_inst.stm32_state[0]: 45 loads
      Net Controller_inst.n4391: 32 loads
      Net Controller_inst.n4_adj_675: 32 loads
      Net Controller_inst.n4_adj_677: 32 loads

                                    Page 2





Design Summary (cont)
---------------------
      Net Controller_inst.int_FIFO_RE: 27 loads
      Net Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0]:
     27 loads





   Number of warnings:  4
   Number of errors:    0

Design Errors/Warnings
----------------------

INFO <52291017> - map: Port 'pll_clk' is located on BB_OD pad '40'. Its IO
     buffer is mapped to BB_OD accordingly. Please notice PULLMODE is not
     applicable to BB_OD.
WARNING <71003020> - map: Top module port 'i_STM32_SPI_MISO' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'i_RHD_SPI_MISO' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'i_STM32_SPI_MISO' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'i_RHD_SPI_MISO' does not connect to
     anything.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB_1               | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_RHD_SPI_CS_n      | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_RHD_SPI_Clk       | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_RHD_SPI_MOSI      | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB_2               | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_STM32_SPI_CS_n    | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_STM32_SPI_Clk     | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| o_STM32_SPI_MOSI    | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB_3               | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB_4               | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| i_clk               | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| pll_clk             | OUTPUT    |           |       |       | OD        |
+---------------------+-----------+-----------+-------+-------+-----------+


                                    Page 3





PLL/DLL Summary
---------------

PLL 1:                                 Pin/Node Value
  PLL Instance Name:
       pll_spi_inst/lscc_pll_inst/u_PLL_B
  Input Reference Clock:               PIN      i_clk_c
  Output Clock(CoreA):                          NONE
  Output Clock(GlobalA):               NODE     pll_clk_internal
  Output Clock(CoreB):                          NONE
  Output Clock(GlobalB):                        NONE
  Feedback input:                      NODE
       pll_spi_inst.lscc_pll_inst.feedback_w
  Internal Feedback output:            NODE
       pll_spi_inst.lscc_pll_inst.feedback_w
  BYPASS signal:                                GND
  LATCH signal:                                 GND
  Lock Signal:                                  NONE
  Input Clock Frequency (MHz):                  NA
  Reference Divider:                            0
  Feedback Divider:                             87
  VCO Divider:                                  4
  ENABLE_ICEGATE_PORTA:                         0
  ENABLE_ICEGATE_PORTB:                         0
  PLLOUT_SELECT_PORTA:                          GENCLK
  PLLOUT_SELECT_PORTB:                          GENCLK
  SHIFTREG_DIV_MODE:                            0
  DELAY_ADJUSTMENT_MODE_RELATIVE:               FIXED
  FDA_RELATIVE:                                 0
  FEEDBACK_PATH:                                SIMPLE
  DELAY_ADJUSTMENT_MODE_FEEDBACK:               FIXED
  FDA_FEEDBACK:                                 0
  FILTER_RANGE:                                 1
  EXTERNAL_DIVIDE_FACTOR:                       NONE
  TEST Mode:                                    0

ASIC Components
---------------

Instance Name: pll_spi_inst/lscc_pll_inst/u_PLL_B
         Type: PLL

Constraint Summary
------------------

   Total number of constraints: 15
   Total number of constraints dropped: 0

Run Time and Memory Usage
-------------------------

   Total CPU Time: 1 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 79 MB
Checksum -- map: fc407a92891a9c06aafdcf5f711b4700718965fe





                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor
     Corporation,  All rights reserved.
