<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: PLLTS16FFCFRACF_loopfilter_sc_core</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_PLLTS16FFCFRACF_loopfilter_sc_core'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_PLLTS16FFCFRACF_loopfilter_sc_core')">PLLTS16FFCFRACF_loopfilter_sc_core</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.43</td>
<td class="s2 cl rt"><a href="mod1842.html#Line" > 23.53</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1842.html#Toggle" >  5.77</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1842.html#Branch" > 20.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/cadlib/gemini/TSMC16NMFFC/ip/pll/silicon_creations/rev_020822/PLLTS16FFCFRACF_2020_12_22_v1p1p0p0p3/PLLTS16FFCFRACF/verilog/PLLTS16FFCFRACF_model/PLLTS16FFCFRACF_library.v')">/cadlib/gemini/TSMC16NMFFC/ip/pll/silicon_creations/rev_020822/PLLTS16FFCFRACF_2020_12_22_v1p1p0p0p3/PLLTS16FFCFRACF/verilog/PLLTS16FFCFRACF_model/PLLTS16FFCFRACF_library.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1842.html#inst_tag_109526"  onclick="showContent('inst_tag_109526')">gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xloopfilter_sc.Xloopfilter</a></td>
<td class="s1 cl rt"> 16.43</td>
<td class="s2 cl rt"><a href="mod1842.html#Line" > 23.53</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1842.html#Toggle" >  5.77</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1842.html#Branch" > 20.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_PLLTS16FFCFRACF_loopfilter_sc_core'>
<hr>
<a name="inst_tag_109526"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy47.html#tag_urg_inst_109526" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xloopfilter_sc.Xloopfilter</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.43</td>
<td class="s2 cl rt"><a href="mod1842.html#Line" > 23.53</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1842.html#Toggle" >  5.77</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1842.html#Branch" > 20.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 16.43</td>
<td class="s2 cl rt"> 23.53</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  5.77</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 20.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 10.17</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.17</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1429.html#inst_tag_77609" >Xloopfilter_sc</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_PLLTS16FFCFRACF_loopfilter_sc_core'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1842.html" >PLLTS16FFCFRACF_loopfilter_sc_core</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s2"><td class="lf">TOTAL</td><td></td><td>68</td><td>16</td><td>23.53</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>6145</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ROUTINE</td><td>6149</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">ROUTINE</td><td>6157</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>6162</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s1"><td class="lf">INITIAL</td><td>6172</td><td>36</td><td>6</td><td>16.67</td></tr>
<tr class="s0"><td class="lf">ROUTINE</td><td>6229</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">ROUTINE</td><td>6240</td><td>6</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">ROUTINE</td><td>6253</td><td>3</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>6268</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>6279</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ROUTINE</td><td>6288</td><td>3</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">ROUTINE</td><td>6300</td><td>3</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">ROUTINE</td><td>6307</td><td>3</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">ROUTINE</td><td>6313</td><td>1</td><td>0</td><td>0.00</td></tr>
</table>
<pre class="code"><br clear=all>
6144                        input real voltage;
6145       1/1              volttobin = $rtoi((voltage/maxv)*(2.0**$itor(voltage_bus_size-1)-1.0));
6146                    endfunction
6147                    function automatic real  bintovolt;
6148                        input reg [voltage_bus_size-1:0] binary;
6149       <font color = "red">0/1     ==>      bintovolt = $itor($signed(binary))/(2.0**$itor(voltage_bus_size-1)-1.0)*maxv;</font>
6150                    endfunction
6151                    function automatic reg [current_bus_size-1:0] currenttobin;
6152                        input real current;
6153                        currenttobin = $rtoi((current/maxi)*(2.0**$itor(current_bus_size-1)-1.0));
6154                    endfunction
6155                    function automatic real  bintocurrent;
6156                        input reg [current_bus_size-1:0] binary;
6157       <font color = "red">0/1     ==>      bintocurrent = $itor($signed(binary))/(2.0**$itor(current_bus_size-1)-1.0)*maxi;</font>
6158                    endfunction
6159                    
6160                    
6161                    initial begin
6162       2/2          	wait (fastlock);
6163       1/1          	disable calc_vout;
6164                    end
6165                    
6166                    initial begin : calc_vout
6167                    	integer i;
6168                        realtime tlast;
6169                        realtime tdither;
6170                    	reg [current_bus_size-1:0] VTUNEI_i_last;
6171                    	reg [voltage_bus_size-1:0] VTUNEI_v_last;
6172       1/1              reg_semaphore = 0;
6173       1/1              lf_state = PD_TRIGGERED;
6174       1/1          	forever begin
6175       1/1                  case (lf_state) 
6176                                PD_TRIGGERED: begin
6177       1/1                          initialize(vout, iin, VTUNEI_i_last, VTUNEI_v_reg, VTUNEI_v_last);
6178                                    
6179       <font color = "red">1/2     ==>                  wait(!PD);</font>
6180       <font color = "red">0/1     ==>                  tlast = $realtime;</font>
6181                                end
6182                                STARTUP_TRIGGERED: begin
6183       <font color = "red">0/1     ==>                  apply_startup(vout);</font>
6184       <font color = "red">0/1     ==>                  integrate_current(tlast, vout, iin);</font>
6185       <font color = "red">0/1     ==>                  check_vout_bounds(vout);</font>
6186       <font color = "red">0/1     ==>                  convert_to_vtunei_v(vout, VTUNEI_v_reg, VTUNEI_v_last);</font>
6187                                end
6188                                CURRENT_TRIGGERED, DELAY_ELAPSED: begin
6189                                    
6190       <font color = "red">0/1     ==>                  if (lbint_mode &amp;&amp; VTUNEI_v_last != VTUNEI_v) begin</font>
6191       <font color = "red">0/1     ==>                      vout = bintovolt(VTUNEI_v);</font>
6192                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
6193       <font color = "red">0/1     ==>                  integrate_current(tlast, vout, iin);</font>
6194       <font color = "red">0/1     ==>                  check_vout_bounds(vout);</font>
6195       <font color = "red">0/1     ==>                  convert_to_vtunei_v(vout, VTUNEI_v_reg, VTUNEI_v_last);</font>
6196                                end
                   <font color = "red">==>  MISSING_DEFAULT</font>
6197                            endcase
6198       <font color = "red">0/1     ==>          gen_tdither(tdither);</font>
6199       <font color = "red">0/1     ==>          get_current(VTUNEI_i_last, VTUNEI_i, iin);</font>
6200                    		
6201                            fork : calc_vout_pd_fork
6202                                begin 
6203       <font color = "red">0/2     ==>                  @(phi) take_semaphore;</font>
6204       <font color = "red">0/1     ==>                  lf_state = STARTUP_TRIGGERED;</font>
6205       <font color = "red">0/1     ==>                  disable calc_vout_pd_fork;</font>
6206                                end
6207                                begin
6208       <font color = "red">0/2     ==>                  @(VTUNEI_i) take_semaphore;</font>
6209       <font color = "red">0/1     ==>                  lf_state = CURRENT_TRIGGERED;</font>
6210       <font color = "red">0/1     ==>                  disable calc_vout_pd_fork;</font>
6211                                end
6212                                begin
6213       <font color = "red">0/2     ==>                  #(tdither) take_semaphore;</font>
6214       <font color = "red">0/1     ==>                  lf_state = DELAY_ELAPSED;</font>
6215       <font color = "red">0/1     ==>                  disable calc_vout_pd_fork;</font>
6216                                end
6217                                begin
6218       <font color = "red">0/2     ==>                  wait(PD) take_semaphore;</font>
6219       <font color = "red">0/1     ==>                  lf_state = PD_TRIGGERED;</font>
6220       <font color = "red">0/1     ==>                  disable calc_vout_pd_fork;</font>
6221                                end
6222                            join
6223       <font color = "red">0/1     ==>          release_semaphore;</font>
6224                    	end
6225                    end
6226                    task gen_tdither;
6227                        output realtime t;
6228                        begin
6229       <font color = "red">0/1     ==>          t = tsample * (1 + 0.01 * $random / two_to_31);</font>
6230                        end
6231                    endtask
6232                    task apply_startup;
6233                        inout real v;
6234                        integer total_switched_c;
6235                        integer i;
6236                    	reg [(startup_sig_pairs*32-1):0] startup_caps_reg;
6237                        begin
6238                            
6239                            
6240       <font color = "red">0/1     ==>          startup_caps_reg = startup_caps_vct; </font>
6241       <font color = "red">0/1     ==>          total_switched_c = 0;</font>
6242       <font color = "red">0/1     ==>          for (i = 0; i &lt; startup_sig_pairs; i = i+1) begin</font>
6243       <font color = "red">0/1     ==>              if (|phi[2*i +: 2]) begin</font>
6244       <font color = "red">0/1     ==>                  total_switched_c = total_switched_c + startup_caps_reg[32*i +: 32];</font>
6245                                end
                   <font color = "red">==>  MISSING_ELSE</font>
6246                            end
6247       <font color = "red">0/1     ==>          v = v * $itor(cint)/$itor(cint + total_switched_c) ;</font>
6248                        end
6249                    endtask
6250                    task check_vout_bounds;
6251                        inout real v;
6252                        begin
6253       <font color = "red">0/1     ==>          if (v &gt; vsupply) begin</font>
6254       <font color = "red">0/1     ==>              v = vsupply;</font>
6255                            end
6256                            else begin
6257       <font color = "red">0/1     ==>              v = (v &lt; 0) ? 0 : v;</font>
6258                            end
6259                        end
6260                    endtask
6261                    task initialize;
6262                        output real vout;
6263                        output real iin;
6264                        output reg [current_bus_size-1:0] VTUNEI_i_last;
6265                        output reg [voltage_bus_size-1:0] VTUNEI_v_reg;
6266                        output reg [voltage_bus_size-1:0] VTUNEI_v_last;
6267                        begin
6268       1/1                  vout = vsupply;
6269       1/1                  iin = 0;
6270       1/1                  VTUNEI_i_last = 0;
6271       1/1                  convert_to_vtunei_v(vout, VTUNEI_v_reg, VTUNEI_v_last);
6272                        end
6273                    endtask
6274                    task convert_to_vtunei_v;
6275                        input real vout;
6276                        output reg [voltage_bus_size-1:0] VTUNEI_v_reg;
6277                        output reg [voltage_bus_size-1:0] VTUNEI_v_last;
6278                        begin
6279       1/1                  VTUNEI_v_reg = volttobin(vout);
6280       1/1                  VTUNEI_v_last = VTUNEI_v_reg;
6281                        end
6282                    endtask
6283                    task get_current;
6284                        inout reg [current_bus_size-1:0] VTUNEI_i_last;
6285                        input reg [current_bus_size-1:0] VTUNEI_i;
6286                        output real iin;
6287                        begin
6288       <font color = "red">0/1     ==>          if(VTUNEI_i_last != VTUNEI_i) begin</font>
6289       <font color = "red">0/1     ==>              iin = bintocurrent(VTUNEI_i);</font>
6290       <font color = "red">0/1     ==>              VTUNEI_i_last = VTUNEI_i;</font>
6291                            end
                   <font color = "red">==>  MISSING_ELSE</font>
6292                        end
6293                    endtask
6294                    task integrate_current;
6295                        inout realtime tlast;
6296                        inout real v;
6297                        input real i;
6298                        realtime tdiff;
6299                        begin
6300       <font color = "red">0/1     ==>          tdiff = $realtime - tlast;</font>
6301       <font color = "red">0/1     ==>          v = v + tstep_lf * (tdiff * i)/($itor(cint)*cscale_factor);</font>
6302       <font color = "red">0/1     ==>          tlast = $realtime;</font>
6303                        end
6304                    endtask
6305                    task automatic take_semaphore;
6306                        begin
6307       <font color = "red">0/2     ==>          wait(!reg_semaphore);</font>
6308       <font color = "red">0/1     ==>          reg_semaphore = 1'b1;</font>
6309                        end
6310                    endtask
6311                    task automatic release_semaphore;
6312                        begin
6313       <font color = "red">0/1     ==>          reg_semaphore = 1'b0;</font>
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1842.html" >PLLTS16FFCFRACF_loopfilter_sc_core</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">104</td>
<td class="rt">6</td>
<td class="rt">5.77  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">52</td>
<td class="rt">3</td>
<td class="rt">5.77  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">52</td>
<td class="rt">3</td>
<td class="rt">5.77  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">104</td>
<td class="rt">6</td>
<td class="rt">5.77  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">52</td>
<td class="rt">3</td>
<td class="rt">5.77  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">52</td>
<td class="rt">3</td>
<td class="rt">5.77  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>PD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>phi[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>VTUNEI[47:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INOUT</td>
</tr><tr>
<td>fastlock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1842.html" >PLLTS16FFCFRACF_loopfilter_sc_core</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">6175</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6175               case (lf_state) 
                   <font color = "red">-1-</font>  
6176                   PD_TRIGGERED: begin
6177                       initialize(vout, iin, VTUNEI_i_last, VTUNEI_v_reg, VTUNEI_v_last);
           <font color = "green">                ==></font>
6178                       
6179                       wait(!PD);
6180                       tlast = $realtime;
6181                   end
6182                   STARTUP_TRIGGERED: begin
6183                       apply_startup(vout);
           <font color = "red">                ==></font>
6184                       integrate_current(tlast, vout, iin);
6185                       check_vout_bounds(vout);
6186                       convert_to_vtunei_v(vout, VTUNEI_v_reg, VTUNEI_v_last);
6187                   end
6188                   CURRENT_TRIGGERED, DELAY_ELAPSED: begin
6189                       
6190                       if (lbint_mode && VTUNEI_v_last != VTUNEI_v) begin
                           <font color = "red">-2-</font>  
6191                           vout = bintovolt(VTUNEI_v);
           <font color = "red">                    ==></font>
6192                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
6193                       integrate_current(tlast, vout, iin);
6194                       check_vout_bounds(vout);
6195                       convert_to_vtunei_v(vout, VTUNEI_v_reg, VTUNEI_v_last);
6196                   end
                       MISSING_DEFAULT
           <font color = "red">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>PD_TRIGGERED </td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>STARTUP_TRIGGERED </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>CURRENT_TRIGGERED DELAY_ELAPSED </td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>CURRENT_TRIGGERED DELAY_ELAPSED </td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_109526">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_PLLTS16FFCFRACF_loopfilter_sc_core">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
