// Seed: 1522449564
module module_0 (
    output tri0 id_0,
    output tri1 id_1,
    input  wire id_2,
    input  tri1 id_3,
    input  tri0 id_4
);
  wire id_6;
  id_7(
      1, (1)
  );
  wire id_8, id_9;
  wire id_10, id_11 = id_9, id_12 = id_11, id_13, id_15 = id_12;
endmodule
module module_1 (
    output logic id_0,
    inout logic id_1,
    inout uwire id_2,
    input wand id_3,
    input supply1 id_4,
    output supply1 id_5
);
  always id_1 <= 1;
  initial id_0 = id_1;
  module_0(
      id_2, id_5, id_2, id_3, id_2
  );
  tri id_7 = 1'b0;
endmodule
