#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Mon Nov 24 19:43:02 2025
# Process ID         : 11300
# Current directory  : D:/Projekte/Arty/hw/hw.runs/impl_1
# Command line       : vivado.exe -log GPIO_demo.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source GPIO_demo.tcl -notrace
# Log file           : D:/Projekte/Arty/hw/hw.runs/impl_1/GPIO_demo.vdi
# Journal file       : D:/Projekte/Arty/hw/hw.runs/impl_1\vivado.jou
# Running On         : DESKTOP-E28LK6R
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : AMD Ryzen 9 5900X 12-Core Processor            
# CPU Frequency      : 3693 MHz
# CPU Physical cores : 12
# CPU Logical cores  : 24
# Host memory        : 34257 MB
# Swap memory        : 5100 MB
# Total Virtual      : 39358 MB
# Available Virtual  : 21846 MB
#-----------------------------------------------------------
source GPIO_demo.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/VivadoMigrations2025.1/Arty-S7/hw/repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
Command: link_design -top GPIO_demo -part xc7s25csga324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s25csga324-1
INFO: [Project 1-5699] Read binary netlist with skipMacroContent - 1
INFO: [Project 1-454] Reading design checkpoint 'd:/Projekte/Arty/hw/hw.gen/sources_1/ip/DataRam/DataRam.dcp' for cell 'inst_DataRam'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projekte/Arty/hw/hw.gen/sources_1/ip/ProgRam/ProgRam.dcp' for cell 'inst_ProgRam'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projekte/Arty/hw/hw.gen/sources_1/ip/Add/Add.dcp' for cell 'inst_LogicUnit/inst_add'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projekte/Arty/hw/hw.gen/sources_1/ip/Sub/Sub.dcp' for cell 'inst_LogicUnit/inst_sub'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 695.969 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 369 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'GPIO_demo' is not ideal for floorplanning, since the cellview 'LogicUnit' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Projekte/Arty/hw/hw.srcs/constrs_1/imports/constraints/Arty-S7-25-Master.xdc]
Finished Parsing XDC File [D:/Projekte/Arty/hw/hw.srcs/constrs_1/imports/constraints/Arty-S7-25-Master.xdc]
Parsing XDC File [D:/Projekte/Arty/hw/hw.srcs/constrs_1/new/Arty-S7-25-Debug.xdc]
Finished Parsing XDC File [D:/Projekte/Arty/hw/hw.srcs/constrs_1/new/Arty-S7-25-Debug.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 827.848 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.806 . Memory (MB): peak = 862.434 ; gain = 34.586

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1b4ab88d1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1271.277 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1b4ab88d1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1271.277 ; gain = 0.000
Phase 1 Initialization | Checksum: 1b4ab88d1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1271.277 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 2.1 Timer Update | Checksum: 1b4ab88d1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1610.883 ; gain = 339.605

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1b4ab88d1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1610.883 ; gain = 339.605
Phase 2 Timer Update And Timing Data Collection | Checksum: 1b4ab88d1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1610.883 ; gain = 339.605

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 23 inverters resulting in an inversion of 852 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 8 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 247268dc2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1610.883 ; gain = 339.605
Retarget | Checksum: 247268dc2
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 47 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 279dad0d7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1610.883 ; gain = 339.605
Constant propagation | Checksum: 279dad0d7
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1610.883 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1610.883 ; gain = 0.000
Phase 5 Sweep | Checksum: 2d3acd6ae

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1610.883 ; gain = 339.605
Sweep | Checksum: 2d3acd6ae
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2d3acd6ae

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1610.883 ; gain = 339.605
BUFG optimization | Checksum: 2d3acd6ae
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2d3acd6ae

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1610.883 ; gain = 339.605
Shift Register Optimization | Checksum: 2d3acd6ae
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
INFO: [Opt 31-1555] control_set_opt supports Versal devices only, and device 7s25 is unsupported

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2d3acd6ae

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1610.883 ; gain = 339.605
Post Processing Netlist | Checksum: 2d3acd6ae
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1b0aa7461

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1610.883 ; gain = 339.605

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1610.883 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1b0aa7461

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1610.883 ; gain = 339.605
Phase 9 Finalization | Checksum: 1b0aa7461

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1610.883 ; gain = 339.605
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              47  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1b0aa7461

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1610.883 ; gain = 339.605

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1610.883 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1b0aa7461

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1610.883 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1610.883 ; gain = 783.035
INFO: [Vivado 12-24828] Executing command : report_drc -file GPIO_demo_drc_opted.rpt -pb GPIO_demo_drc_opted.pb -rpx GPIO_demo_drc_opted.rpx
Command: report_drc -file GPIO_demo_drc_opted.rpt -pb GPIO_demo_drc_opted.pb -rpx GPIO_demo_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Projekte/Arty/hw/hw.runs/impl_1/GPIO_demo_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1613.965 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1613.965 ; gain = 0.000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1613.965 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1613.965 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1613.965 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1613.965 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1613.965 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Projekte/Arty/hw/hw.runs/impl_1/GPIO_demo_opt.dcp' has been generated.
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Vivado_Tcl 4-2302] The placer was invoked with the 'Explore' directive.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1622.914 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 12f862a3c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1622.914 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1622.914 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1e84a42cf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.300 . Memory (MB): peak = 1638.855 ; gain = 15.941

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2b8a2d44b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.870 . Memory (MB): peak = 1646.477 ; gain = 23.562

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2b8a2d44b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.875 . Memory (MB): peak = 1646.477 ; gain = 23.562
Phase 1 Placer Initialization | Checksum: 2b8a2d44b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.881 . Memory (MB): peak = 1646.477 ; gain = 23.562

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2563c3b3a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1646.477 ; gain = 23.562

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2b5a381f3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1646.477 ; gain = 23.562

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2b5a381f3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1646.477 ; gain = 23.562

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 157a5bc7c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1646.477 ; gain = 23.562

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 151fc59da

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1646.477 ; gain = 23.562

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 533 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 210 nets or LUTs. Breaked 0 LUT, combined 210 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1646.477 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            210  |                   210  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            210  |                   210  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 2a1537a10

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1646.477 ; gain = 23.562
Phase 2.5 Global Place Phase2 | Checksum: 2f99eeee7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1646.477 ; gain = 23.562
Phase 2 Global Placement | Checksum: 2f99eeee7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1646.477 ; gain = 23.562

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 23bfe3806

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1646.477 ; gain = 23.562

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 299142322

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1646.477 ; gain = 23.562

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2a2abebbb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1646.477 ; gain = 23.562

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 325e447f5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1646.477 ; gain = 23.562

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 33bbe49fc

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1646.477 ; gain = 23.562

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2a987a594

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1646.477 ; gain = 23.562

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2e5d934d8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1646.477 ; gain = 23.562

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 26b2197b2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1646.477 ; gain = 23.562
Phase 3 Detail Placement | Checksum: 26b2197b2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1646.477 ; gain = 23.562

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 231be7745

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.302 | TNS=-124.140 |
Phase 1 Physical Synthesis Initialization | Checksum: 1734eed00

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1682.676 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1e91a2d05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1682.676 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 231be7745

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1682.676 ; gain = 59.762

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.284. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1f0569296

Time (s): cpu = 00:01:00 ; elapsed = 00:00:55 . Memory (MB): peak = 1682.676 ; gain = 59.762

Time (s): cpu = 00:01:00 ; elapsed = 00:00:55 . Memory (MB): peak = 1682.676 ; gain = 59.762
Phase 4.1 Post Commit Optimization | Checksum: 1f0569296

Time (s): cpu = 00:01:00 ; elapsed = 00:00:55 . Memory (MB): peak = 1682.676 ; gain = 59.762

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f0569296

Time (s): cpu = 00:01:00 ; elapsed = 00:00:55 . Memory (MB): peak = 1682.676 ; gain = 59.762

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1f0569296

Time (s): cpu = 00:01:00 ; elapsed = 00:00:56 . Memory (MB): peak = 1682.676 ; gain = 59.762
Phase 4.3 Placer Reporting | Checksum: 1f0569296

Time (s): cpu = 00:01:00 ; elapsed = 00:00:56 . Memory (MB): peak = 1682.676 ; gain = 59.762

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1682.676 ; gain = 0.000

Time (s): cpu = 00:01:00 ; elapsed = 00:00:56 . Memory (MB): peak = 1682.676 ; gain = 59.762
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c8d8971b

Time (s): cpu = 00:01:00 ; elapsed = 00:00:56 . Memory (MB): peak = 1682.676 ; gain = 59.762
Ending Placer Task | Checksum: 14e2c584d

Time (s): cpu = 00:01:00 ; elapsed = 00:00:56 . Memory (MB): peak = 1682.676 ; gain = 59.762
81 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:02 ; elapsed = 00:00:57 . Memory (MB): peak = 1682.676 ; gain = 66.625
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_utilization -file GPIO_demo_utilization_placed.rpt -pb GPIO_demo_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file GPIO_demo_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1682.676 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file GPIO_demo_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1682.676 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1697.285 ; gain = 8.957
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.231 . Memory (MB): peak = 1702.715 ; gain = 5.430
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1702.715 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1702.715 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1702.715 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1702.715 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.259 . Memory (MB): peak = 1702.715 ; gain = 11.402
INFO: [Common 17-1381] The checkpoint 'D:/Projekte/Arty/hw/hw.runs/impl_1/GPIO_demo_placed.dcp' has been generated.
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.388 . Memory (MB): peak = 1702.715 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.00s |  WALL: 0.41s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1702.715 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.159 | TNS=-1.598 |
Phase 1 Physical Synthesis Initialization | Checksum: 162741c43

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.253 . Memory (MB): peak = 1702.715 ; gain = 0.000

Phase 2 SLR Crossing Optimization
Phase 2 SLR Crossing Optimization | Checksum: 162741c43

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.263 . Memory (MB): peak = 1702.715 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.159 | TNS=-1.598 |

Phase 3 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 5 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net inst_LogicUnit/jmp_addr[31]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net inst_LogicUnit/current_instruction_reg[16]_rep__1_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net inst_LogicUnit/current_instruction_reg[21]_rep__1_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net inst_LogicUnit/current_instruction_reg[16]_rep__0_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net inst_LogicUnit/current_instruction_reg[16]_rep_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 3 nets. Created 4 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 4 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.159 | TNS=-1.616 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1702.715 ; gain = 0.000
Phase 3 Fanout Optimization | Checksum: 10e310a20

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.952 . Memory (MB): peak = 1702.715 ; gain = 0.000

Phase 4 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net inst_LogicUnit/jmp_addr[31]_i_1_n_0.  Did not re-place instance inst_LogicUnit/jmp_addr[31]_i_1
INFO: [Physopt 32-663] Processed net inst_LogicUnit/current_instruction_reg[20]_rep__0_n_0.  Re-placed instance inst_LogicUnit/current_instruction_reg[20]_rep__0
INFO: [Physopt 32-662] Processed net inst_LogicUnit/jmp_addr[31]_i_9_n_0.  Did not re-place instance inst_LogicUnit/jmp_addr[31]_i_9
INFO: [Physopt 32-662] Processed net inst_LogicUnit/jmp_addr[31]_i_4_n_0.  Did not re-place instance inst_LogicUnit/jmp_addr[31]_i_4
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[24][0]_i_17_n_0.  Re-placed instance inst_LogicUnit/registers[24][0]_i_17
INFO: [Physopt 32-662] Processed net inst_LogicUnit/b_sub[23]_i_2_n_0.  Did not re-place instance inst_LogicUnit/b_sub[23]_i_2
INFO: [Physopt 32-662] Processed net inst_LogicUnit/b_sub[23]_i_4_n_0.  Did not re-place instance inst_LogicUnit/b_sub[23]_i_4
INFO: [Physopt 32-662] Processed net inst_LogicUnit/jmp_addr[31]_i_18_n_0.  Did not re-place instance inst_LogicUnit/jmp_addr[31]_i_18
INFO: [Physopt 32-663] Processed net inst_LogicUnit/p_0_in__2[10].  Re-placed instance inst_LogicUnit/jmp_addr_reg[10]
INFO: [Physopt 32-663] Processed net inst_LogicUnit/p_0_in__2[4].  Re-placed instance inst_LogicUnit/jmp_addr_reg[4]
INFO: [Physopt 32-663] Processed net inst_LogicUnit/p_0_in__2[7].  Re-placed instance inst_LogicUnit/jmp_addr_reg[7]
INFO: [Physopt 32-663] Processed net inst_LogicUnit/p_0_in__2[9].  Re-placed instance inst_LogicUnit/jmp_addr_reg[9]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[0]_35[9].  Did not re-place instance inst_LogicUnit/a_sub[9]_i_1
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg_n_0_[27][9].  Re-placed instance inst_LogicUnit/registers_reg[27][9]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[9]_i_2_n_0.  Did not re-place instance inst_LogicUnit/a_sub[9]_i_2
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[24][0]_i_29_n_0.  Re-placed instance inst_LogicUnit/registers[24][0]_i_29
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[9]_i_5_n_0.  Did not re-place instance inst_LogicUnit/a_sub[9]_i_5
INFO: [Physopt 32-663] Processed net inst_LogicUnit/p_0_in__2[27].  Re-placed instance inst_LogicUnit/jmp_addr_reg[27]
INFO: [Physopt 32-663] Processed net inst_LogicUnit/p_0_in__2[31].  Re-placed instance inst_LogicUnit/jmp_addr_reg[31]
INFO: [Physopt 32-663] Processed net inst_LogicUnit/p_0_in__2[3].  Re-placed instance inst_LogicUnit/jmp_addr_reg[3]
INFO: [Physopt 32-663] Processed net inst_LogicUnit/p_0_in__2[1].  Re-placed instance inst_LogicUnit/jmp_addr_reg[1]
INFO: [Physopt 32-663] Processed net inst_LogicUnit/p_0_in__2[12].  Re-placed instance inst_LogicUnit/jmp_addr_reg[12]
INFO: [Physopt 32-663] Processed net inst_LogicUnit/p_0_in__2[13].  Re-placed instance inst_LogicUnit/jmp_addr_reg[13]
INFO: [Physopt 32-663] Processed net inst_LogicUnit/p_0_in__2[14].  Re-placed instance inst_LogicUnit/jmp_addr_reg[14]
INFO: [Physopt 32-663] Processed net inst_LogicUnit/p_0_in__2[8].  Re-placed instance inst_LogicUnit/jmp_addr_reg[8]
INFO: [Physopt 32-663] Processed net inst_LogicUnit/p_0_in__2[16].  Re-placed instance inst_LogicUnit/jmp_addr_reg[16]
INFO: [Physopt 32-663] Processed net inst_LogicUnit/p_0_in__2[22].  Re-placed instance inst_LogicUnit/jmp_addr_reg[22]
INFO: [Physopt 32-663] Processed net inst_LogicUnit/p_0_in__2[28].  Re-placed instance inst_LogicUnit/jmp_addr_reg[28]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[0]_35[23].  Did not re-place instance inst_LogicUnit/a_sub[23]_i_2
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[19]__0[23].  Did not re-place instance inst_LogicUnit/registers_reg[19][23]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[23]_i_9_n_0.  Did not re-place instance inst_LogicUnit/a_sub[23]_i_9
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[18]__0[23].  Did not re-place instance inst_LogicUnit/registers_reg[18][23]
INFO: [Physopt 32-663] Processed net inst_LogicUnit/p_0_in__2[5].  Re-placed instance inst_LogicUnit/jmp_addr_reg[5]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[30]_8[23].  Did not re-place instance inst_LogicUnit/registers_reg[30][23]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[31]__0[23].  Did not re-place instance inst_LogicUnit/registers_reg[31][23]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[23]_i_8_n_0.  Did not re-place instance inst_LogicUnit/a_sub[23]_i_8
INFO: [Physopt 32-663] Processed net inst_LogicUnit/current_instruction_reg[16]_rep__1_n_0_repN.  Re-placed instance inst_LogicUnit/current_instruction_reg[16]_rep__1_replica
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[0]_35[13].  Did not re-place instance inst_LogicUnit/a_sub[13]_i_2
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[3][18]_i_1_n_0.  Did not re-place instance inst_LogicUnit/registers[3][18]_i_1
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[23][23].  Did not re-place instance inst_LogicUnit/registers_reg[23][23]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[13]_i_10_n_0.  Did not re-place instance inst_LogicUnit/a_sub[13]_i_10
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[23]_i_10_n_0.  Did not re-place instance inst_LogicUnit/a_sub[23]_i_10
INFO: [Physopt 32-662] Processed net inst_LogicUnit/dm_addr[13]_i_16_n_0.  Did not re-place instance inst_LogicUnit/dm_addr[13]_i_16
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[3][18]_i_20_n_0.  Re-placed instance inst_LogicUnit/registers[3][18]_i_20
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[3][18]_i_3_n_0.  Did not re-place instance inst_LogicUnit/registers[3][18]_i_3
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[3][18]_i_7_n_0.  Did not re-place instance inst_LogicUnit/registers[3][18]_i_7
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[25]__0[18].  Did not re-place instance inst_LogicUnit/registers_reg[25][18]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[28]_7[9].  Did not re-place instance inst_LogicUnit/registers_reg[28][9]
INFO: [Physopt 32-663] Processed net inst_LogicUnit/a_sub[9]_i_4_n_0.  Re-placed instance inst_LogicUnit/a_sub[9]_i_4
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[13]_i_9_n_0.  Did not re-place instance inst_LogicUnit/a_sub[13]_i_9
INFO: [Physopt 32-663] Processed net inst_LogicUnit/p_0_in__2[15].  Re-placed instance inst_LogicUnit/jmp_addr_reg[15]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[0]_35[15].  Did not re-place instance inst_LogicUnit/a_sub[15]_i_1
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[24][0]_i_26_n_0.  Re-placed instance inst_LogicUnit/registers[24][0]_i_26
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[11]_10[15].  Did not re-place instance inst_LogicUnit/registers_reg[11][15]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[18]__0[9].  Did not re-place instance inst_LogicUnit/registers_reg[18][9]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[15]_i_6_n_0.  Did not re-place instance inst_LogicUnit/a_sub[15]_i_6
INFO: [Physopt 32-663] Processed net inst_LogicUnit/a_sub[9]_i_7_n_0.  Re-placed instance inst_LogicUnit/a_sub[9]_i_7
INFO: [Physopt 32-662] Processed net inst_LogicUnit/wait_instruction_ready_i_1_n_0.  Did not re-place instance inst_LogicUnit/wait_instruction_ready_i_1
INFO: [Physopt 32-662] Processed net inst_LogicUnit/wait_instruction_ready_i_2_n_0.  Did not re-place instance inst_LogicUnit/wait_instruction_ready_i_2
INFO: [Physopt 32-662] Processed net inst_LogicUnit/wait_instruction_ready_i_3_n_0.  Did not re-place instance inst_LogicUnit/wait_instruction_ready_i_3
INFO: [Physopt 32-662] Processed net inst_LogicUnit/wait_instruction_ready_reg_n_0.  Did not re-place instance inst_LogicUnit/wait_instruction_ready_reg
INFO: [Physopt 32-663] Processed net inst_LogicUnit/p_0_in__0__0__0[17].  Re-placed instance inst_LogicUnit/current_instruction_reg[17]
INFO: [Physopt 32-663] Processed net inst_LogicUnit/jmp_addr_reg_n_0_[2].  Re-placed instance inst_LogicUnit/jmp_addr_reg[2]
INFO: [Physopt 32-663] Processed net inst_LogicUnit/p_0_in__2[11].  Re-placed instance inst_LogicUnit/jmp_addr_reg[11]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[9]_i_3_n_0.  Did not re-place instance inst_LogicUnit/a_sub[9]_i_3
INFO: [Physopt 32-663] Processed net inst_LogicUnit/a_sub[9]_i_10_n_0.  Re-placed instance inst_LogicUnit/a_sub[9]_i_10
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[0]_35[8].  Did not re-place instance inst_LogicUnit/a_sub[8]_i_2
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg[30]_8[8].  Re-placed instance inst_LogicUnit/registers_reg[30][8]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[8]_i_8_n_0.  Did not re-place instance inst_LogicUnit/a_sub[8]_i_8
INFO: [Physopt 32-663] Processed net inst_LogicUnit/p_0_in__2[19].  Re-placed instance inst_LogicUnit/jmp_addr_reg[19]
INFO: [Physopt 32-663] Processed net inst_LogicUnit/p_0_in__2[25].  Re-placed instance inst_LogicUnit/jmp_addr_reg[25]
INFO: [Physopt 32-663] Processed net inst_LogicUnit/p_0_in__2[26].  Re-placed instance inst_LogicUnit/jmp_addr_reg[26]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/current_instruction_reg[21]_rep__0_n_0.  Did not re-place instance inst_LogicUnit/current_instruction_reg[21]_rep__0
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[15]_i_7_n_0.  Did not re-place instance inst_LogicUnit/a_sub[15]_i_7
INFO: [Physopt 32-662] Processed net inst_LogicUnit/b_sub[23]_i_12_n_0.  Did not re-place instance inst_LogicUnit/b_sub[23]_i_12
INFO: [Physopt 32-662] Processed net inst_LogicUnit/b_sub[23]_i_5_n_0.  Did not re-place instance inst_LogicUnit/b_sub[23]_i_5
INFO: [Physopt 32-663] Processed net inst_LogicUnit/current_instruction_reg[16]_rep_n_0.  Re-placed instance inst_LogicUnit/current_instruction_reg[16]_rep
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[31]__0[8].  Did not re-place instance inst_LogicUnit/registers_reg[31][8]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/b_sub[15]_i_1_n_0.  Did not re-place instance inst_LogicUnit/b_sub[15]_i_1
INFO: [Physopt 32-662] Processed net inst_LogicUnit/jmp_addr[31]_i_72_n_0.  Did not re-place instance inst_LogicUnit/jmp_addr[31]_i_72
INFO: [Physopt 32-662] Processed net inst_LogicUnit/b_sub[15]_i_9_n_0.  Did not re-place instance inst_LogicUnit/b_sub[15]_i_9
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[0]_35[12].  Did not re-place instance inst_LogicUnit/a_sub[12]_i_1
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[12]_i_10_n_0.  Did not re-place instance inst_LogicUnit/a_sub[12]_i_10
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[5][15].  Did not re-place instance inst_LogicUnit/registers_reg[5][15]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[15]_i_9_n_0.  Did not re-place instance inst_LogicUnit/a_sub[15]_i_9
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[26][9].  Did not re-place instance inst_LogicUnit/registers_reg[26][9]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[8]_i_7_n_0.  Did not re-place instance inst_LogicUnit/a_sub[8]_i_7
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[14][9].  Did not re-place instance inst_LogicUnit/registers_reg[14][9]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[9]_i_9_n_0.  Did not re-place instance inst_LogicUnit/a_sub[9]_i_9
INFO: [Physopt 32-663] Processed net inst_LogicUnit/p_0_in__2[6].  Re-placed instance inst_LogicUnit/jmp_addr_reg[6]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/p_0_in__2[0].  Did not re-place instance inst_LogicUnit/jmp_addr_reg[0]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/p_0_in__2[17].  Did not re-place instance inst_LogicUnit/jmp_addr_reg[17]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/p_0_in__2[18].  Did not re-place instance inst_LogicUnit/jmp_addr_reg[18]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/p_0_in__2[20].  Did not re-place instance inst_LogicUnit/jmp_addr_reg[20]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/p_0_in__2[21].  Did not re-place instance inst_LogicUnit/jmp_addr_reg[21]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/p_0_in__2[23].  Did not re-place instance inst_LogicUnit/jmp_addr_reg[23]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/p_0_in__2[24].  Did not re-place instance inst_LogicUnit/jmp_addr_reg[24]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/p_0_in__2[29].  Did not re-place instance inst_LogicUnit/jmp_addr_reg[29]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/p_0_in__2[30].  Did not re-place instance inst_LogicUnit/jmp_addr_reg[30]
INFO: [Physopt 32-663] Processed net inst_LogicUnit/current_instruction_reg[21]_rep__1_n_0_repN_1.  Re-placed instance inst_LogicUnit/current_instruction_reg[21]_rep__1_replica_1
INFO: [Physopt 32-663] Processed net inst_LogicUnit/current_instruction_reg[20]_rep__1_n_0.  Re-placed instance inst_LogicUnit/current_instruction_reg[20]_rep__1
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg[31]__0[9].  Re-placed instance inst_LogicUnit/registers_reg[31][9]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/o_DM_Data[9]_i_4_n_0.  Did not re-place instance inst_LogicUnit/o_DM_Data[9]_i_4
INFO: [Physopt 32-663] Processed net inst_LogicUnit/o_DM_Data[9]_i_9_n_0.  Re-placed instance inst_LogicUnit/o_DM_Data[9]_i_9
INFO: [Physopt 32-662] Processed net inst_LogicUnit/current_instruction_reg[15]_rep__1_n_0.  Did not re-place instance inst_LogicUnit/current_instruction_reg[15]_rep__1
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[15]_i_13_n_0.  Did not re-place instance inst_LogicUnit/a_sub[15]_i_13
INFO: [Physopt 32-662] Processed net inst_LogicUnit/current_instruction_reg[15]_rep__0_n_0.  Did not re-place instance inst_LogicUnit/current_instruction_reg[15]_rep__0
INFO: [Physopt 32-662] Processed net inst_LogicUnit/b_sub[22]_i_1_n_0.  Did not re-place instance inst_LogicUnit/b_sub[22]_i_1
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[14][22].  Did not re-place instance inst_LogicUnit/registers_reg[14][22]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[22][23].  Did not re-place instance inst_LogicUnit/registers_reg[22][23]
INFO: [Physopt 32-663] Processed net inst_LogicUnit/b_sub[22]_i_10_n_0.  Re-placed instance inst_LogicUnit/b_sub[22]_i_10
INFO: [Physopt 32-662] Processed net inst_LogicUnit/b_sub[22]_i_5_n_0.  Did not re-place instance inst_LogicUnit/b_sub[22]_i_5
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[0]_35[7].  Did not re-place instance inst_LogicUnit/a_sub[7]_i_2
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[24][0]_i_34_n_0.  Re-placed instance inst_LogicUnit/registers[24][0]_i_34
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[31]__0[7].  Did not re-place instance inst_LogicUnit/registers_reg[31][7]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[7]_i_8_n_0.  Did not re-place instance inst_LogicUnit/a_sub[7]_i_8
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[15]_11[22].  Did not re-place instance inst_LogicUnit/registers_reg[15][22]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/b_sub[15]_i_8_n_0.  Did not re-place instance inst_LogicUnit/b_sub[15]_i_8
INFO: [Physopt 32-663] Processed net inst_LogicUnit/current_instruction_reg[16]_rep__0_n_0_repN.  Re-placed instance inst_LogicUnit/current_instruction_reg[16]_rep__0_replica
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[0]_35[26].  Did not re-place instance inst_LogicUnit/a_sub[26]_i_2
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[3][18]_i_33_n_0.  Re-placed instance inst_LogicUnit/registers[3][18]_i_33
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[3][18]_i_25_n_0.  Re-placed instance inst_LogicUnit/registers[3][18]_i_25
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[26]_i_3_n_0.  Did not re-place instance inst_LogicUnit/a_sub[26]_i_3
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[26]_i_6_n_0.  Did not re-place instance inst_LogicUnit/a_sub[26]_i_6
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[3][18]_i_15_n_0.  Re-placed instance inst_LogicUnit/registers[3][18]_i_15
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[3][18]_i_5_n_0.  Did not re-place instance inst_LogicUnit/registers[3][18]_i_5
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[11]_10[9].  Did not re-place instance inst_LogicUnit/registers_reg[11][9]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[9]_i_8_n_0.  Did not re-place instance inst_LogicUnit/a_sub[9]_i_8
INFO: [Physopt 32-663] Processed net inst_LogicUnit/current_instruction_reg[15]_rep_n_0.  Re-placed instance inst_LogicUnit/current_instruction_reg[15]_rep
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[0]_35[14].  Did not re-place instance inst_LogicUnit/a_sub[14]_i_2
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[29]__0[14].  Did not re-place instance inst_LogicUnit/registers_reg[29][14]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[14]_i_8_n_0.  Did not re-place instance inst_LogicUnit/a_sub[14]_i_8
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[30]_8[9].  Did not re-place instance inst_LogicUnit/registers_reg[30][9]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[27][23].  Did not re-place instance inst_LogicUnit/registers_reg[27][23]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[9][9].  Did not re-place instance inst_LogicUnit/registers_reg[9][9]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[23]_i_7_n_0.  Did not re-place instance inst_LogicUnit/a_sub[23]_i_7
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[8]_i_13_n_0.  Did not re-place instance inst_LogicUnit/a_sub[8]_i_13
INFO: [Physopt 32-663] Processed net inst_LogicUnit/current_instruction_reg[20]_rep_n_0.  Re-placed instance inst_LogicUnit/current_instruction_reg[20]_rep
INFO: [Physopt 32-662] Processed net inst_LogicUnit/o_DM_Data[14]_i_3_n_0.  Did not re-place instance inst_LogicUnit/o_DM_Data[14]_i_3
INFO: [Physopt 32-663] Processed net inst_LogicUnit/o_DM_Data[14]_i_5_n_0.  Re-placed instance inst_LogicUnit/o_DM_Data[14]_i_5
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[0]_35[22].  Did not re-place instance inst_LogicUnit/a_sub[22]_i_2
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[22]_i_8_n_0.  Did not re-place instance inst_LogicUnit/a_sub[22]_i_8
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[23][15].  Did not re-place instance inst_LogicUnit/registers_reg[23][15]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[27][14].  Did not re-place instance inst_LogicUnit/registers_reg[27][14]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[14]_i_7_n_0.  Did not re-place instance inst_LogicUnit/a_sub[14]_i_7
INFO: [Physopt 32-662] Processed net inst_LogicUnit/o_DM_Data[9]_i_3_n_0.  Did not re-place instance inst_LogicUnit/o_DM_Data[9]_i_3
INFO: [Physopt 32-663] Processed net inst_LogicUnit/o_DM_Data[9]_i_5_n_0.  Re-placed instance inst_LogicUnit/o_DM_Data[9]_i_5
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[0]_35[0].  Did not re-place instance inst_LogicUnit/a_sub[0]_i_2
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[30]_8[0].  Did not re-place instance inst_LogicUnit/registers_reg[30][0]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[0]_i_8_n_0.  Did not re-place instance inst_LogicUnit/a_sub[0]_i_8
INFO: [Physopt 32-662] Processed net inst_LogicUnit/dm_addr[3]_i_9_n_0.  Did not re-place instance inst_LogicUnit/dm_addr[3]_i_9
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[18]__0[15].  Did not re-place instance inst_LogicUnit/registers_reg[18][15]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[22][15].  Did not re-place instance inst_LogicUnit/registers_reg[22][15]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[22]_i_7_n_0.  Did not re-place instance inst_LogicUnit/a_sub[22]_i_7
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[0]_35[4].  Did not re-place instance inst_LogicUnit/a_sub[4]_i_2
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[4]_i_7_n_0.  Did not re-place instance inst_LogicUnit/a_sub[4]_i_7
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[4]_i_8_n_0.  Did not re-place instance inst_LogicUnit/a_sub[4]_i_8
INFO: [Physopt 32-662] Processed net inst_LogicUnit/dm_addr[7]_i_15_n_0.  Did not re-place instance inst_LogicUnit/dm_addr[7]_i_15
INFO: [Physopt 32-662] Processed net inst_LogicUnit/o_DM_Data[9]_i_6_n_0.  Did not re-place instance inst_LogicUnit/o_DM_Data[9]_i_6
INFO: [Physopt 32-662] Processed net inst_LogicUnit/o_DM_Data[14]_i_4_n_0.  Did not re-place instance inst_LogicUnit/o_DM_Data[14]_i_4
INFO: [Physopt 32-663] Processed net inst_LogicUnit/o_DM_Data[14]_i_9_n_0.  Re-placed instance inst_LogicUnit/o_DM_Data[14]_i_9
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[6]__0[23].  Did not re-place instance inst_LogicUnit/registers_reg[6][23]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[23]_i_12_n_0.  Did not re-place instance inst_LogicUnit/a_sub[23]_i_12
INFO: [Physopt 32-662] Processed net inst_LogicUnit/dm_addr[11]_i_14_n_0.  Did not re-place instance inst_LogicUnit/dm_addr[11]_i_14
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[1]__0[9].  Did not re-place instance inst_LogicUnit/registers_reg[1][9]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[12]_i_11_n_0.  Did not re-place instance inst_LogicUnit/a_sub[12]_i_11
INFO: [Physopt 32-663] Processed net inst_LogicUnit/o_DM_Data[14]_i_13_n_0.  Re-placed instance inst_LogicUnit/o_DM_Data[14]_i_13
INFO: [Physopt 32-663] Processed net inst_LogicUnit/o_DM_Data[14]_i_6_n_0.  Re-placed instance inst_LogicUnit/o_DM_Data[14]_i_6
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[29]__0[9].  Did not re-place instance inst_LogicUnit/registers_reg[29][9]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[15]_11[12].  Did not re-place instance inst_LogicUnit/registers_reg[15][12]
INFO: [Physopt 32-663] Processed net inst_LogicUnit/b_sub[23]_i_6_n_0.  Re-placed instance inst_LogicUnit/b_sub[23]_i_6
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[8]_i_14_n_0.  Did not re-place instance inst_LogicUnit/a_sub[8]_i_14
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[0]_35[31].  Did not re-place instance inst_LogicUnit/a_sub[31]_i_4
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[3][23]_i_35_n_0.  Re-placed instance inst_LogicUnit/registers[3][23]_i_35
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[31]_i_5_n_0.  Did not re-place instance inst_LogicUnit/a_sub[31]_i_5
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[3][19]_i_21_n_0.  Did not re-place instance inst_LogicUnit/registers[3][19]_i_21
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[29]__0[8].  Did not re-place instance inst_LogicUnit/registers_reg[29][8]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[31]_i_8_n_0.  Did not re-place instance inst_LogicUnit/a_sub[31]_i_8
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[3][18]_i_8_n_0.  Did not re-place instance inst_LogicUnit/registers[3][18]_i_8
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[0]_35[21].  Re-placed instance inst_LogicUnit/a_sub[21]_i_2
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[3][21]_i_31_n_0.  Re-placed instance inst_LogicUnit/registers[3][21]_i_31
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg[6]__0[8].  Re-placed instance inst_LogicUnit/registers_reg[6][8]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[15]_i_11_n_0.  Did not re-place instance inst_LogicUnit/a_sub[15]_i_11
INFO: [Physopt 32-663] Processed net inst_LogicUnit/o_DM_Data[8]_i_13_n_0.  Re-placed instance inst_LogicUnit/o_DM_Data[8]_i_13
INFO: [Physopt 32-662] Processed net inst_LogicUnit/o_DM_Data[8]_i_3_n_0.  Did not re-place instance inst_LogicUnit/o_DM_Data[8]_i_3
INFO: [Physopt 32-662] Processed net inst_LogicUnit/o_DM_Data[8]_i_6_n_0.  Did not re-place instance inst_LogicUnit/o_DM_Data[8]_i_6
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[10]_9[9].  Did not re-place instance inst_LogicUnit/registers_reg[10][9]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[25]__0[9].  Did not re-place instance inst_LogicUnit/registers_reg[25][9]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[3]__0[9].  Did not re-place instance inst_LogicUnit/registers_reg[3][9]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[15]_i_12_n_0.  Did not re-place instance inst_LogicUnit/a_sub[15]_i_12
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[15]_i_10_n_0.  Did not re-place instance inst_LogicUnit/a_sub[15]_i_10
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[15]_11[9].  Did not re-place instance inst_LogicUnit/registers_reg[15][9]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[0]_35[5].  Did not re-place instance inst_LogicUnit/a_sub[5]_i_2
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[30]_8[5].  Did not re-place instance inst_LogicUnit/registers_reg[30][5]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[5]_i_8_n_0.  Did not re-place instance inst_LogicUnit/a_sub[5]_i_8
INFO: [Physopt 32-662] Processed net inst_LogicUnit/dm_addr[7]_i_14_n_0.  Did not re-place instance inst_LogicUnit/dm_addr[7]_i_14
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[3][18]_i_26_n_0.  Re-placed instance inst_LogicUnit/registers[3][18]_i_26
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[26][23].  Did not re-place instance inst_LogicUnit/registers_reg[26][23]
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[3][18]_i_17_n_0.  Re-placed instance inst_LogicUnit/registers[3][18]_i_17
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[19]__0[9].  Did not re-place instance inst_LogicUnit/registers_reg[19][9]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[26][26].  Did not re-place instance inst_LogicUnit/registers_reg[26][26]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[3]__0[15].  Did not re-place instance inst_LogicUnit/registers_reg[3][15]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[15]_i_8_n_0.  Did not re-place instance inst_LogicUnit/a_sub[15]_i_8
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[7][0].  Did not re-place instance inst_LogicUnit/registers_reg[7][0]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[0]_i_14_n_0.  Did not re-place instance inst_LogicUnit/a_sub[0]_i_14
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[26][7].  Did not re-place instance inst_LogicUnit/registers_reg[26][7]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[7]_i_7_n_0.  Did not re-place instance inst_LogicUnit/a_sub[7]_i_7
INFO: [Physopt 32-663] Processed net inst_LogicUnit/o_DM_Data[9]_i_10_n_0.  Re-placed instance inst_LogicUnit/o_DM_Data[9]_i_10
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[27][8].  Did not re-place instance inst_LogicUnit/registers_reg[27][8]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[11]_10[23].  Did not re-place instance inst_LogicUnit/registers_reg[11][23]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[4]_i_11_n_0.  Did not re-place instance inst_LogicUnit/a_sub[4]_i_11
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[4]_i_12_n_0.  Did not re-place instance inst_LogicUnit/a_sub[4]_i_12
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[27][26].  Did not re-place instance inst_LogicUnit/registers_reg[27][26]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[8]_i_10_n_0.  Did not re-place instance inst_LogicUnit/a_sub[8]_i_10
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[14][15].  Did not re-place instance inst_LogicUnit/registers_reg[14][15]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[0]_35[1].  Did not re-place instance inst_LogicUnit/a_sub[1]_i_2
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[10]_9[15].  Did not re-place instance inst_LogicUnit/registers_reg[10][15]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[27][1].  Did not re-place instance inst_LogicUnit/registers_reg[27][1]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[1]_i_7_n_0.  Did not re-place instance inst_LogicUnit/a_sub[1]_i_7
INFO: [Physopt 32-662] Processed net inst_LogicUnit/dm_addr[3]_i_8_n_0.  Did not re-place instance inst_LogicUnit/dm_addr[3]_i_8
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[30]_8[7].  Did not re-place instance inst_LogicUnit/registers_reg[30][7]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[8]_i_9_n_0.  Did not re-place instance inst_LogicUnit/a_sub[8]_i_9
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[3]__0[23].  Did not re-place instance inst_LogicUnit/registers_reg[3][23]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[23]_i_11_n_0.  Did not re-place instance inst_LogicUnit/a_sub[23]_i_11
INFO: [Physopt 32-663] Processed net inst_LogicUnit/o_DM_Data[14]_i_10_n_0.  Re-placed instance inst_LogicUnit/o_DM_Data[14]_i_10
INFO: [Physopt 32-662] Processed net inst_LogicUnit/o_DM_Data[8]_i_5_n_0.  Did not re-place instance inst_LogicUnit/o_DM_Data[8]_i_5
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[27][0].  Did not re-place instance inst_LogicUnit/registers_reg[27][0]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[0]_i_7_n_0.  Did not re-place instance inst_LogicUnit/a_sub[0]_i_7
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[10]_9[23].  Did not re-place instance inst_LogicUnit/registers_reg[10][23]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[23]_i_13_n_0.  Did not re-place instance inst_LogicUnit/a_sub[23]_i_13
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[19]__0[21].  Did not re-place instance inst_LogicUnit/registers_reg[19][21]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[21]_i_9_n_0.  Did not re-place instance inst_LogicUnit/a_sub[21]_i_9
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[14][12].  Did not re-place instance inst_LogicUnit/registers_reg[14][12]
INFO: [Physopt 32-663] Processed net inst_LogicUnit/a_sub[22]_i_13_n_0.  Re-placed instance inst_LogicUnit/a_sub[22]_i_13
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[22]_i_6_n_0.  Did not re-place instance inst_LogicUnit/a_sub[22]_i_6
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[7][23].  Did not re-place instance inst_LogicUnit/registers_reg[7][23]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/current_instruction_reg[23]_rep_n_0.  Did not re-place instance inst_LogicUnit/current_instruction_reg[23]_rep
INFO: [Physopt 32-662] Processed net inst_LogicUnit/b_sub[3]_i_1_n_0.  Did not re-place instance inst_LogicUnit/b_sub[3]_i_1
INFO: [Physopt 32-663] Processed net inst_LogicUnit/b_sub[3]_i_9_n_0.  Re-placed instance inst_LogicUnit/b_sub[3]_i_9
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[3][20]_i_26_n_0.  Did not re-place instance inst_LogicUnit/registers[3][20]_i_26
INFO: [Physopt 32-662] Processed net inst_LogicUnit/b_sub[3]_i_3_n_0.  Did not re-place instance inst_LogicUnit/b_sub[3]_i_3
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[14][3].  Did not re-place instance inst_LogicUnit/registers_reg[14][3]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[23][13].  Did not re-place instance inst_LogicUnit/registers_reg[23][13]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/b_sub[3]_i_2_n_0.  Did not re-place instance inst_LogicUnit/b_sub[3]_i_2
INFO: [Physopt 32-662] Processed net inst_LogicUnit/b_sub[3]_i_8_n_0.  Did not re-place instance inst_LogicUnit/b_sub[3]_i_8
INFO: [Physopt 32-662] Processed net inst_LogicUnit/dm_addr[13]_i_17_n_0.  Did not re-place instance inst_LogicUnit/dm_addr[13]_i_17
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[19]__0[13].  Did not re-place instance inst_LogicUnit/registers_reg[19][13]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[29]__0[26].  Did not re-place instance inst_LogicUnit/registers_reg[29][26]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_sub[26]_i_7_n_0.  Did not re-place instance inst_LogicUnit/a_sub[26]_i_7
INFO: [Physopt 32-662] Processed net inst_LogicUnit/current_instruction_reg[22]_rep__0_n_0.  Did not re-place instance inst_LogicUnit/current_instruction_reg[22]_rep__0
INFO: [Physopt 32-661] Optimized 65 nets.  Re-placed 65 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 65 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 65 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.208 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1702.715 ; gain = 0.000
Phase 4 Single Cell Placement Optimization | Checksum: d228cbbd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1702.715 ; gain = 0.000

Phase 5 Multi Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Multi Cell Placement Optimization was not performed.
Phase 5 Multi Cell Placement Optimization | Checksum: d228cbbd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1702.715 ; gain = 0.000

Phase 6 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 6 Rewire | Checksum: d228cbbd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1702.715 ; gain = 0.000

Phase 7 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 7 Critical Cell Optimization | Checksum: d228cbbd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1702.715 ; gain = 0.000

Phase 8 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1702.715 ; gain = 0.000
Phase 8 Fanout Optimization | Checksum: d228cbbd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1702.715 ; gain = 0.000

Phase 9 Single Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Single Cell Placement Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1702.715 ; gain = 0.000
Phase 9 Single Cell Placement Optimization | Checksum: d228cbbd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1702.715 ; gain = 0.000

Phase 10 Multi Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Multi Cell Placement Optimization was not performed.
Phase 10 Multi Cell Placement Optimization | Checksum: d228cbbd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1702.715 ; gain = 0.000

Phase 11 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 11 Rewire | Checksum: d228cbbd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1702.715 ; gain = 0.000

Phase 12 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 12 Critical Cell Optimization | Checksum: d228cbbd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1702.715 ; gain = 0.000

Phase 13 SLR Crossing Optimization
INFO: [Physopt 32-670] No setup violation found.  SLR Crossing Optimization was not performed.
Phase 13 SLR Crossing Optimization | Checksum: d228cbbd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1702.715 ; gain = 0.000

Phase 14 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1702.715 ; gain = 0.000
Phase 14 Fanout Optimization | Checksum: d228cbbd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1702.715 ; gain = 0.000

Phase 15 Single Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Single Cell Placement Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1702.715 ; gain = 0.000
Phase 15 Single Cell Placement Optimization | Checksum: d228cbbd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1702.715 ; gain = 0.000

Phase 16 Multi Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Multi Cell Placement Optimization was not performed.
Phase 16 Multi Cell Placement Optimization | Checksum: d228cbbd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1702.715 ; gain = 0.000

Phase 17 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 17 Rewire | Checksum: d228cbbd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1702.715 ; gain = 0.000

Phase 18 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 18 Critical Cell Optimization | Checksum: d228cbbd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1702.715 ; gain = 0.000

Phase 19 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 19 DSP Register Optimization | Checksum: d228cbbd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1702.715 ; gain = 0.000

Phase 20 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 20 BRAM Register Optimization | Checksum: d228cbbd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1702.715 ; gain = 0.000

Phase 21 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 21 URAM Register Optimization | Checksum: d228cbbd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1702.715 ; gain = 0.000

Phase 22 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 22 Shift Register Optimization | Checksum: d228cbbd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1702.715 ; gain = 0.000

Phase 23 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 23 DSP Register Optimization | Checksum: d228cbbd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1702.715 ; gain = 0.000

Phase 24 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 24 BRAM Register Optimization | Checksum: d228cbbd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1702.715 ; gain = 0.000

Phase 25 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 25 URAM Register Optimization | Checksum: d228cbbd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1702.715 ; gain = 0.000

Phase 26 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 26 Shift Register Optimization | Checksum: d228cbbd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1702.715 ; gain = 0.000

Phase 27 Critical Pin Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.
Phase 27 Critical Pin Optimization | Checksum: d228cbbd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1702.715 ; gain = 0.000

Phase 28 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 28 Very High Fanout Optimization | Checksum: d228cbbd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1702.715 ; gain = 0.000

Phase 29 Single Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Single Cell Placement Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1702.715 ; gain = 0.000
Phase 29 Single Cell Placement Optimization | Checksum: d228cbbd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1702.715 ; gain = 0.000

Phase 30 Multi Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Multi Cell Placement Optimization was not performed.
Phase 30 Multi Cell Placement Optimization | Checksum: d228cbbd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1702.715 ; gain = 0.000

Phase 31 SLR Crossing Optimization
INFO: [Physopt 32-670] No setup violation found.  SLR Crossing Optimization was not performed.
Phase 31 SLR Crossing Optimization | Checksum: d228cbbd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1702.715 ; gain = 0.000

Phase 32 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.208 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.208 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1702.715 ; gain = 0.000
Phase 32 Critical Path Optimization | Checksum: d228cbbd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1702.715 ; gain = 0.000

Phase 33 BRAM Enable Optimization
Phase 33 BRAM Enable Optimization | Checksum: d228cbbd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1702.715 ; gain = 0.000
INFO: [Physopt 32-960] Skip hold-fix as initial WHS does not violate hold threshold 250 ps
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1702.715 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.208 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization            |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                  |          0.000  |         -0.018  |            4  |              0  |                     3  |           0  |           1  |  00:00:01  |
|  Single Cell Placement   |          0.367  |          1.616  |            0  |              0  |                    65  |           0  |           1  |  00:00:03  |
|  Multi Cell Placement    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Rewire                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Cell           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  SLR Crossing            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Pin            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                   |          0.367  |          1.598  |            4  |              0  |                    68  |           0  |           6  |  00:00:04  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1702.715 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1de10a0b1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1702.715 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
390 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1715.531 ; gain = 8.930
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.229 . Memory (MB): peak = 1720.977 ; gain = 8.426
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1720.977 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1720.977 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1720.977 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1720.977 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.254 . Memory (MB): peak = 1720.977 ; gain = 14.375
INFO: [Common 17-1381] The checkpoint 'D:/Projekte/Arty/hw/hw.runs/impl_1/GPIO_demo_physopt.dcp' has been generated.
Command: route_design -directive Explore -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 987f6d6b ConstDB: 0 ShapeSum: 6fe1c519 RouteDB: d2732ae5
Post Restoration Checksum: NetGraph: a2be6529 | NumContArr: 54c8ee55 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 27cd948b8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1775.734 ; gain = 54.758

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 27cd948b8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1775.734 ; gain = 54.758

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 27cd948b8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1775.734 ; gain = 54.758
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2191ea2d8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1810.180 ; gain = 89.203
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.334  | TNS=0.000  | WHS=-0.357 | THS=-61.080|


Phase 2.4 Soft Constraint Pins - Fast Budgeting
Phase 2.4 Soft Constraint Pins - Fast Budgeting | Checksum: 18f926930

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1852.789 ; gain = 131.812

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4836
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4836
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 240d19745

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1852.789 ; gain = 131.812

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 240d19745

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1852.789 ; gain = 131.812

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2552f8f0f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1852.789 ; gain = 131.812
Phase 4 Initial Routing | Checksum: 2552f8f0f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1852.789 ; gain = 131.812

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 2791
 Number of Nodes with overlaps = 1280
 Number of Nodes with overlaps = 846
 Number of Nodes with overlaps = 650
 Number of Nodes with overlaps = 296
 Number of Nodes with overlaps = 185
 Number of Nodes with overlaps = 76
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.302 | TNS=-344.514| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 271392aa1

Time (s): cpu = 00:00:49 ; elapsed = 00:00:33 . Memory (MB): peak = 1858.289 ; gain = 137.312

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 541
 Number of Nodes with overlaps = 364
 Number of Nodes with overlaps = 339
 Number of Nodes with overlaps = 224
 Number of Nodes with overlaps = 172
 Number of Nodes with overlaps = 110
 Number of Nodes with overlaps = 81
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.663 | TNS=-90.181| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 1f4a85484

Time (s): cpu = 00:01:09 ; elapsed = 00:00:46 . Memory (MB): peak = 1858.332 ; gain = 137.355

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 1280
 Number of Nodes with overlaps = 799
 Number of Nodes with overlaps = 514
 Number of Nodes with overlaps = 354
 Number of Nodes with overlaps = 320
 Number of Nodes with overlaps = 191
 Number of Nodes with overlaps = 96
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.669 | TNS=-77.856| WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 257be4180

Time (s): cpu = 00:01:50 ; elapsed = 00:01:13 . Memory (MB): peak = 1858.332 ; gain = 137.355
Phase 5 Rip-up And Reroute | Checksum: 257be4180

Time (s): cpu = 00:01:50 ; elapsed = 00:01:13 . Memory (MB): peak = 1858.332 ; gain = 137.355

Phase 6 Delay and Skew Optimization

Phase 6.1 TNS Cleanup

Phase 6.1.1 Delay CleanUp

Phase 6.1.1.1 Update Timing
Phase 6.1.1.1 Update Timing | Checksum: 217a42887

Time (s): cpu = 00:01:50 ; elapsed = 00:01:13 . Memory (MB): peak = 1858.332 ; gain = 137.355
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.644 | TNS=-63.269| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 6.1.1.2 Update Timing
Phase 6.1.1.2 Update Timing | Checksum: 17c71ff6d

Time (s): cpu = 00:01:51 ; elapsed = 00:01:14 . Memory (MB): peak = 1858.332 ; gain = 137.355
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.584 | TNS=-62.831| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 6.1.1.3 Update Timing
Phase 6.1.1.3 Update Timing | Checksum: 26966a66a

Time (s): cpu = 00:01:51 ; elapsed = 00:01:14 . Memory (MB): peak = 1858.332 ; gain = 137.355
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.584 | TNS=-60.835| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 6.1.1.4 Update Timing
Phase 6.1.1.4 Update Timing | Checksum: 2d1c5b106

Time (s): cpu = 00:01:52 ; elapsed = 00:01:14 . Memory (MB): peak = 1858.332 ; gain = 137.355
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.584 | TNS=-60.835| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 6.1.1.5 Update Timing
Phase 6.1.1.5 Update Timing | Checksum: 2dc4e23da

Time (s): cpu = 00:01:52 ; elapsed = 00:01:15 . Memory (MB): peak = 1858.332 ; gain = 137.355
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.584 | TNS=-60.408| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 6.1.1.6 Update Timing
Phase 6.1.1.6 Update Timing | Checksum: 1d9db4f16

Time (s): cpu = 00:01:52 ; elapsed = 00:01:15 . Memory (MB): peak = 1858.332 ; gain = 137.355
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.584 | TNS=-58.723| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 6.1.1.7 Update Timing
Phase 6.1.1.7 Update Timing | Checksum: 1ca37e098

Time (s): cpu = 00:01:53 ; elapsed = 00:01:15 . Memory (MB): peak = 1858.332 ; gain = 137.355
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.584 | TNS=-58.435| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 6.1.1.8 Update Timing
Phase 6.1.1.8 Update Timing | Checksum: 2df3620f5

Time (s): cpu = 00:01:53 ; elapsed = 00:01:16 . Memory (MB): peak = 1858.332 ; gain = 137.355
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.559 | TNS=-54.849| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 6.1.1.9 Update Timing
Phase 6.1.1.9 Update Timing | Checksum: 2187e87ab

Time (s): cpu = 00:01:53 ; elapsed = 00:01:16 . Memory (MB): peak = 1858.332 ; gain = 137.355
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.559 | TNS=-54.849| WHS=N/A    | THS=N/A    |

Phase 6.1.1 Delay CleanUp | Checksum: 2243f1018

Time (s): cpu = 00:01:53 ; elapsed = 00:01:16 . Memory (MB): peak = 1858.332 ; gain = 137.355
Phase 6.1 TNS Cleanup | Checksum: 2243f1018

Time (s): cpu = 00:01:54 ; elapsed = 00:01:16 . Memory (MB): peak = 1858.332 ; gain = 137.355

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2243f1018

Time (s): cpu = 00:01:54 ; elapsed = 00:01:16 . Memory (MB): peak = 1858.332 ; gain = 137.355
Phase 6 Delay and Skew Optimization | Checksum: 2243f1018

Time (s): cpu = 00:01:54 ; elapsed = 00:01:16 . Memory (MB): peak = 1858.332 ; gain = 137.355

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.559 | TNS=-54.849| WHS=0.050  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1e94efcb2

Time (s): cpu = 00:01:54 ; elapsed = 00:01:16 . Memory (MB): peak = 1858.332 ; gain = 137.355
Phase 7 Post Hold Fix | Checksum: 1e94efcb2

Time (s): cpu = 00:01:54 ; elapsed = 00:01:16 . Memory (MB): peak = 1858.332 ; gain = 137.355

Phase 8 Timing Verification

Phase 8.1 Update Timing
Phase 8.1 Update Timing | Checksum: 22cce5464

Time (s): cpu = 00:01:54 ; elapsed = 00:01:16 . Memory (MB): peak = 1858.332 ; gain = 137.355
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.559 | TNS=-54.849| WHS=0.050  | THS=0.000  |

Phase 8 Timing Verification | Checksum: 22cce5464

Time (s): cpu = 00:01:54 ; elapsed = 00:01:16 . Memory (MB): peak = 1858.332 ; gain = 137.355

Phase 9 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.76687 %
  Global Horizontal Routing Utilization  = 7.35501 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 72.973%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 68.4685%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 85.2941%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X23Y37 -> INT_R_X23Y37
West Dir 1x1 Area, Max Cong = 91.1765%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X25Y42 -> INT_R_X25Y42
   INT_R_X23Y40 -> INT_R_X23Y40
   INT_R_X23Y37 -> INT_R_X23Y37

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1

Phase 9 Route finalize | Checksum: 22cce5464

Time (s): cpu = 00:01:54 ; elapsed = 00:01:16 . Memory (MB): peak = 1858.332 ; gain = 137.355

Phase 10 Verifying routed nets

 Verification completed successfully
Phase 10 Verifying routed nets | Checksum: 22cce5464

Time (s): cpu = 00:01:54 ; elapsed = 00:01:16 . Memory (MB): peak = 1858.332 ; gain = 137.355

Phase 11 Depositing Routes
Phase 11 Depositing Routes | Checksum: 28fb5abc4

Time (s): cpu = 00:01:55 ; elapsed = 00:01:17 . Memory (MB): peak = 1858.332 ; gain = 137.355

Phase 12 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1858.332 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.119. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: f7b25697

Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 1858.332 ; gain = 0.000
Phase 12 Incr Placement Change | Checksum: f7b25697

Time (s): cpu = 00:02:20 ; elapsed = 00:01:41 . Memory (MB): peak = 1858.332 ; gain = 137.355

Phase 13 Build RT Design
Checksum: PlaceDB: 6b828702 ConstDB: 0 ShapeSum: 4c2fa3cb RouteDB: 40002bca
Post Restoration Checksum: NetGraph: fa5545 | NumContArr: 90b2704b | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 13 Build RT Design | Checksum: 216febaca

Time (s): cpu = 00:02:21 ; elapsed = 00:01:42 . Memory (MB): peak = 1858.332 ; gain = 137.355

Phase 14 Router Initialization

Phase 14.1 Fix Topology Constraints
Phase 14.1 Fix Topology Constraints | Checksum: 216febaca

Time (s): cpu = 00:02:21 ; elapsed = 00:01:42 . Memory (MB): peak = 1858.332 ; gain = 137.355

Phase 14.2 Pre Route Cleanup
Phase 14.2 Pre Route Cleanup | Checksum: 33219afd7

Time (s): cpu = 00:02:21 ; elapsed = 00:01:42 . Memory (MB): peak = 1858.332 ; gain = 137.355
 Number of Nodes with overlaps = 0

Phase 14.3 Update Timing
Phase 14.3 Update Timing | Checksum: 1e0985651

Time (s): cpu = 00:02:23 ; elapsed = 00:01:43 . Memory (MB): peak = 1858.332 ; gain = 137.355
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.159 | TNS=-0.658 | WHS=-0.357 | THS=-60.388|


Phase 14.4 Soft Constraint Pins - Fast Budgeting
Phase 14.4 Soft Constraint Pins - Fast Budgeting | Checksum: 13b65f99c

Time (s): cpu = 00:02:23 ; elapsed = 00:01:43 . Memory (MB): peak = 1872.117 ; gain = 151.141

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.5456 %
  Global Horizontal Routing Utilization  = 7.06424 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 615
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 221
  Number of Partially Routed Nets     = 394
  Number of Node Overlaps             = 0

Phase 14 Router Initialization | Checksum: 13b65f99c

Time (s): cpu = 00:02:23 ; elapsed = 00:01:43 . Memory (MB): peak = 1872.117 ; gain = 151.141

Phase 15 Global Routing
Phase 15 Global Routing | Checksum: 13b65f99c

Time (s): cpu = 00:02:23 ; elapsed = 00:01:43 . Memory (MB): peak = 1872.117 ; gain = 151.141

Phase 16 Initial Routing

Phase 16.1 Initial Net Routing Pass
Phase 16.1 Initial Net Routing Pass | Checksum: 25f112182

Time (s): cpu = 00:02:24 ; elapsed = 00:01:43 . Memory (MB): peak = 1872.117 ; gain = 151.141
Phase 16 Initial Routing | Checksum: 25f112182

Time (s): cpu = 00:02:24 ; elapsed = 00:01:43 . Memory (MB): peak = 1872.117 ; gain = 151.141
INFO: [Route 35-580] Design has 1 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+=============================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                         |
+====================+===================+=============================================+
| sys_clk_pin        | sys_clk_pin       | inst_LogicUnit/instruction_multicycle_reg/D |
+--------------------+-------------------+---------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 17 Rip-up And Reroute

Phase 17.1 Global Iteration 0
 Number of Nodes with overlaps = 1540
 Number of Nodes with overlaps = 1038
 Number of Nodes with overlaps = 807
 Number of Nodes with overlaps = 630
 Number of Nodes with overlaps = 364
 Number of Nodes with overlaps = 236
 Number of Nodes with overlaps = 108
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.641 | TNS=-101.670| WHS=N/A    | THS=N/A    |

Phase 17.1 Global Iteration 0 | Checksum: 26a099a40

Time (s): cpu = 00:02:52 ; elapsed = 00:02:01 . Memory (MB): peak = 1876.184 ; gain = 155.207

Phase 17.2 Global Iteration 1
 Number of Nodes with overlaps = 778
 Number of Nodes with overlaps = 511
 Number of Nodes with overlaps = 386
 Number of Nodes with overlaps = 267
 Number of Nodes with overlaps = 218
 Number of Nodes with overlaps = 117
 Number of Nodes with overlaps = 101
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.489 | TNS=-42.320| WHS=N/A    | THS=N/A    |

Phase 17.2 Global Iteration 1 | Checksum: 21fa2e68b

Time (s): cpu = 00:03:18 ; elapsed = 00:02:18 . Memory (MB): peak = 1876.230 ; gain = 155.254

Phase 17.3 Global Iteration 2
 Number of Nodes with overlaps = 1709
 Number of Nodes with overlaps = 1187
 Number of Nodes with overlaps = 681
 Number of Nodes with overlaps = 563
 Number of Nodes with overlaps = 343
 Number of Nodes with overlaps = 255
 Number of Nodes with overlaps = 124
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.478 | TNS=-41.301| WHS=N/A    | THS=N/A    |

Phase 17.3 Global Iteration 2 | Checksum: 218eb5bc4

Time (s): cpu = 00:04:05 ; elapsed = 00:02:49 . Memory (MB): peak = 1876.645 ; gain = 155.668

Phase 17.4 Global Iteration 3
 Number of Nodes with overlaps = 1674
 Number of Nodes with overlaps = 1037
 Number of Nodes with overlaps = 650
 Number of Nodes with overlaps = 468
 Number of Nodes with overlaps = 288
 Number of Nodes with overlaps = 238
 Number of Nodes with overlaps = 124
Phase 17.4 Global Iteration 3 | Checksum: 2eec4b799

Time (s): cpu = 00:04:41 ; elapsed = 00:03:12 . Memory (MB): peak = 1876.645 ; gain = 155.668
Phase 17 Rip-up And Reroute | Checksum: 2eec4b799

Time (s): cpu = 00:04:41 ; elapsed = 00:03:12 . Memory (MB): peak = 1876.645 ; gain = 155.668

Phase 18 Delay and Skew Optimization

Phase 18.1 TNS Cleanup

Phase 18.1.1 Delay CleanUp

Phase 18.1.1.1 Update Timing
Phase 18.1.1.1 Update Timing | Checksum: 2ed7c6663

Time (s): cpu = 00:04:42 ; elapsed = 00:03:12 . Memory (MB): peak = 1876.645 ; gain = 155.668
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.399 | TNS=-24.900| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 18.1.1.2 Update Timing
Phase 18.1.1.2 Update Timing | Checksum: 2012f4b14

Time (s): cpu = 00:04:43 ; elapsed = 00:03:13 . Memory (MB): peak = 1876.645 ; gain = 155.668
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.384 | TNS=-22.404| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 18.1.1.3 Update Timing
Phase 18.1.1.3 Update Timing | Checksum: 314ec4027

Time (s): cpu = 00:04:43 ; elapsed = 00:03:13 . Memory (MB): peak = 1876.645 ; gain = 155.668
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.384 | TNS=-21.936| WHS=N/A    | THS=N/A    |

Phase 18.1.1 Delay CleanUp | Checksum: 2ce508839

Time (s): cpu = 00:04:43 ; elapsed = 00:03:13 . Memory (MB): peak = 1876.645 ; gain = 155.668
Phase 18.1 TNS Cleanup | Checksum: 2ce508839

Time (s): cpu = 00:04:43 ; elapsed = 00:03:13 . Memory (MB): peak = 1876.645 ; gain = 155.668

Phase 18.2 Clock Skew Optimization
Phase 18.2 Clock Skew Optimization | Checksum: 2ce508839

Time (s): cpu = 00:04:43 ; elapsed = 00:03:13 . Memory (MB): peak = 1876.645 ; gain = 155.668
Phase 18 Delay and Skew Optimization | Checksum: 2ce508839

Time (s): cpu = 00:04:43 ; elapsed = 00:03:13 . Memory (MB): peak = 1876.645 ; gain = 155.668

Phase 19 Post Hold Fix

Phase 19.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.384 | TNS=-21.936| WHS=0.050  | THS=0.000  |

Phase 19.1 Hold Fix Iter | Checksum: 2a76ce463

Time (s): cpu = 00:04:43 ; elapsed = 00:03:13 . Memory (MB): peak = 1876.645 ; gain = 155.668
Phase 19 Post Hold Fix | Checksum: 2a76ce463

Time (s): cpu = 00:04:43 ; elapsed = 00:03:13 . Memory (MB): peak = 1876.645 ; gain = 155.668

Phase 20 Timing Verification

Phase 20.1 Update Timing
Phase 20.1 Update Timing | Checksum: 2a76ce463

Time (s): cpu = 00:04:44 ; elapsed = 00:03:13 . Memory (MB): peak = 1876.645 ; gain = 155.668
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.384 | TNS=-21.936| WHS=0.050  | THS=0.000  |

Phase 20 Timing Verification | Checksum: 2a76ce463

Time (s): cpu = 00:04:44 ; elapsed = 00:03:13 . Memory (MB): peak = 1876.645 ; gain = 155.668

Phase 21 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.86155 %
  Global Horizontal Routing Utilization  = 7.48142 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 72.0721%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 73.8739%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 77.9412%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 86.7647%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X22Y39 -> INT_L_X22Y39

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1

Phase 21 Route finalize | Checksum: 2a76ce463

Time (s): cpu = 00:04:44 ; elapsed = 00:03:14 . Memory (MB): peak = 1876.645 ; gain = 155.668

Phase 22 Verifying routed nets

 Verification completed successfully
Phase 22 Verifying routed nets | Checksum: 2a76ce463

Time (s): cpu = 00:04:44 ; elapsed = 00:03:14 . Memory (MB): peak = 1876.645 ; gain = 155.668

Phase 23 Depositing Routes
Phase 23 Depositing Routes | Checksum: 24764c68b

Time (s): cpu = 00:04:44 ; elapsed = 00:03:14 . Memory (MB): peak = 1876.645 ; gain = 155.668

Phase 24 Post Process Routing
Phase 24 Post Process Routing | Checksum: 24764c68b

Time (s): cpu = 00:04:44 ; elapsed = 00:03:14 . Memory (MB): peak = 1876.645 ; gain = 155.668

Phase 25 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-0.378 | TNS=-20.579| WHS=0.050  | THS=0.000  |

Phase 25 Post Router Timing | Checksum: 1f5649118

Time (s): cpu = 00:04:45 ; elapsed = 00:03:14 . Memory (MB): peak = 1876.645 ; gain = 155.668
WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Total Elapsed time in route_design: 194.512 secs

Phase 26 Post-Route Event Processing
Phase 26 Post-Route Event Processing | Checksum: d58643a9

Time (s): cpu = 00:04:45 ; elapsed = 00:03:15 . Memory (MB): peak = 1876.645 ; gain = 155.668
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: d58643a9

Time (s): cpu = 00:04:46 ; elapsed = 00:03:15 . Memory (MB): peak = 1876.645 ; gain = 155.668

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
428 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:47 ; elapsed = 00:03:15 . Memory (MB): peak = 1876.645 ; gain = 155.668
INFO: [Vivado 12-24828] Executing command : report_drc -file GPIO_demo_drc_routed.rpt -pb GPIO_demo_drc_routed.pb -rpx GPIO_demo_drc_routed.rpx
Command: report_drc -file GPIO_demo_drc_routed.rpt -pb GPIO_demo_drc_routed.pb -rpx GPIO_demo_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Projekte/Arty/hw/hw.runs/impl_1/GPIO_demo_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file GPIO_demo_methodology_drc_routed.rpt -pb GPIO_demo_methodology_drc_routed.pb -rpx GPIO_demo_methodology_drc_routed.rpx
Command: report_methodology -file GPIO_demo_methodology_drc_routed.rpt -pb GPIO_demo_methodology_drc_routed.pb -rpx GPIO_demo_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/Projekte/Arty/hw/hw.runs/impl_1/GPIO_demo_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file GPIO_demo_timing_summary_routed.rpt -pb GPIO_demo_timing_summary_routed.pb -rpx GPIO_demo_timing_summary_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file GPIO_demo_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file GPIO_demo_route_status.rpt -pb GPIO_demo_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file GPIO_demo_power_routed.rpt -pb GPIO_demo_power_summary_routed.pb -rpx GPIO_demo_power_routed.rpx
Command: report_power -file GPIO_demo_power_routed.rpt -pb GPIO_demo_power_summary_routed.pb -rpx GPIO_demo_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
445 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file GPIO_demo_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file GPIO_demo_bus_skew_routed.rpt -pb GPIO_demo_bus_skew_routed.pb -rpx GPIO_demo_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1876.645 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1876.645 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.229 . Memory (MB): peak = 1876.645 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1876.645 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1876.645 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1876.645 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1876.645 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.299 . Memory (MB): peak = 1876.645 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Projekte/Arty/hw/hw.runs/impl_1/GPIO_demo_routed.dcp' has been generated.
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode 
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.00s |  WALL: 0.07s
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1876.645 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.378 | TNS=-20.579 | WHS=0.050 | THS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: fc74a83f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.667 . Memory (MB): peak = 1876.645 ; gain = 0.000

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.378 | TNS=-20.579 | WHS=0.050 | THS=0.000 |
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg[15]_11[22].  Re-placed instance inst_LogicUnit/registers_reg[15][22]
INFO: [Physopt 32-952] Improved path group WNS = -0.347. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[15]_11[22].
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg_n_0_[9][22].  Re-placed instance inst_LogicUnit/registers_reg[9][22]
INFO: [Physopt 32-952] Improved path group WNS = -0.345. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg_n_0_[9][22].
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg[11]_10[31].  Re-placed instance inst_LogicUnit/registers_reg[11][31]
INFO: [Physopt 32-952] Improved path group WNS = -0.343. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[11]_10[31].
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg[10]_9[13].  Re-placed instance inst_LogicUnit/registers_reg[10][13]
INFO: [Physopt 32-952] Improved path group WNS = -0.337. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[10]_9[13].
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg[29]__0[22].  Re-placed instance inst_LogicUnit/registers_reg[29][22]
INFO: [Physopt 32-952] Improved path group WNS = -0.325. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[29]__0[22].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[10]_9[13].
INFO: [Physopt 32-703] Processed net inst_LogicUnit/current_instruction_reg[16]_rep__1_n_0. Clock skew was adjusted for instance inst_LogicUnit/current_instruction_reg[16]_rep__1.
INFO: [Physopt 32-952] Improved path group WNS = -0.301. Path group: sys_clk_pin. Processed net: inst_LogicUnit/current_instruction_reg[16]_rep__1_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg_n_0_[5][16].
INFO: [Physopt 32-703] Processed net inst_LogicUnit/current_instruction_reg[21]_rep_n_0. Clock skew was adjusted for instance inst_LogicUnit/current_instruction_reg[21]_rep.
INFO: [Physopt 32-952] Improved path group WNS = -0.222. Path group: sys_clk_pin. Processed net: inst_LogicUnit/current_instruction_reg[21]_rep_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/wait_instruction_ready_reg_n_0.
INFO: [Physopt 32-703] Processed net inst_LogicUnit/current_instruction_reg[21]_rep__0_n_0. Clock skew was adjusted for instance inst_LogicUnit/current_instruction_reg[21]_rep__0.
INFO: [Physopt 32-952] Improved path group WNS = -0.221. Path group: sys_clk_pin. Processed net: inst_LogicUnit/current_instruction_reg[21]_rep__0_n_0.
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg_n_0_[14][3].  Re-placed instance inst_LogicUnit/registers_reg[14][3]
INFO: [Physopt 32-952] Improved path group WNS = -0.219. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg_n_0_[14][3].
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg[30]_8[24].  Re-placed instance inst_LogicUnit/registers_reg[30][24]
INFO: [Physopt 32-952] Improved path group WNS = -0.217. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[30]_8[24].
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg[31]__0[12].  Re-placed instance inst_LogicUnit/registers_reg[31][12]
INFO: [Physopt 32-952] Improved path group WNS = -0.204. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[31]__0[12].
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg[31]__0[12].  Re-placed instance inst_LogicUnit/registers_reg[31][12]
INFO: [Physopt 32-952] Improved path group WNS = -0.203. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[31]__0[12].
INFO: [Physopt 32-703] Processed net inst_LogicUnit/current_instruction_reg[15]_rep__1_n_0. Clock skew was adjusted for instance inst_LogicUnit/current_instruction_reg[15]_rep__1.
INFO: [Physopt 32-952] Improved path group WNS = -0.182. Path group: sys_clk_pin. Processed net: inst_LogicUnit/current_instruction_reg[15]_rep__1_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[31]__0[12].
INFO: [Physopt 32-703] Processed net inst_LogicUnit/current_instruction_reg[16]_rep_n_0. Clock skew was adjusted for instance inst_LogicUnit/current_instruction_reg[16]_rep.
INFO: [Physopt 32-952] Improved path group WNS = -0.181. Path group: sys_clk_pin. Processed net: inst_LogicUnit/current_instruction_reg[16]_rep_n_0.
INFO: [Physopt 32-703] Processed net inst_LogicUnit/current_instruction_reg[16]_rep__1_n_0. Clock skew was adjusted for instance inst_LogicUnit/current_instruction_reg[16]_rep__1.
INFO: [Physopt 32-952] Improved path group WNS = -0.175. Path group: sys_clk_pin. Processed net: inst_LogicUnit/current_instruction_reg[16]_rep__1_n_0.
INFO: [Physopt 32-703] Processed net inst_LogicUnit/registers_reg_n_0_[14][3]. Clock skew was adjusted for instance inst_LogicUnit/registers_reg[14][3].
INFO: [Physopt 32-952] Improved path group WNS = -0.157. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg_n_0_[14][3].
INFO: [Physopt 32-703] Processed net inst_LogicUnit/current_instruction_reg[21]_rep_n_0. Clock skew was adjusted for instance inst_LogicUnit/current_instruction_reg[21]_rep.
INFO: [Physopt 32-952] Improved path group WNS = -0.153. Path group: sys_clk_pin. Processed net: inst_LogicUnit/current_instruction_reg[21]_rep_n_0.
INFO: [Physopt 32-703] Processed net inst_LogicUnit/current_instruction_reg[15]_rep_n_0. Clock skew was adjusted for instance inst_LogicUnit/current_instruction_reg[15]_rep.
INFO: [Physopt 32-952] Improved path group WNS = -0.138. Path group: sys_clk_pin. Processed net: inst_LogicUnit/current_instruction_reg[15]_rep_n_0.
INFO: [Physopt 32-703] Processed net inst_LogicUnit/registers_reg[13]__0[3]. Clock skew was adjusted for instance inst_LogicUnit/registers_reg[13][3].
INFO: [Physopt 32-952] Improved path group WNS = -0.114. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[13]__0[3].
INFO: [Physopt 32-703] Processed net inst_LogicUnit/registers_reg[29]__0[2]. Clock skew was adjusted for instance inst_LogicUnit/registers_reg[29][2].
INFO: [Physopt 32-952] Improved path group WNS = -0.110. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[29]__0[2].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[30]_8[18].
INFO: [Physopt 32-703] Processed net inst_LogicUnit/registers_reg[16]__0[4]. Clock skew was adjusted for instance inst_LogicUnit/registers_reg[16][4].
INFO: [Physopt 32-952] Improved path group WNS = -0.108. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[16]__0[4].
INFO: [Physopt 32-703] Processed net inst_LogicUnit/registers_reg[31]__0[2]. Clock skew was adjusted for instance inst_LogicUnit/registers_reg[31][2].
INFO: [Physopt 32-952] Improved path group WNS = -0.095. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[31]__0[2].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[29]__0[18].
INFO: [Physopt 32-703] Processed net inst_LogicUnit/registers_reg_n_0_[26][4]. Clock skew was adjusted for instance inst_LogicUnit/registers_reg[26][4].
INFO: [Physopt 32-952] Improved path group WNS = -0.089. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg_n_0_[26][4].
INFO: [Physopt 32-703] Processed net inst_LogicUnit/current_instruction_reg[20]_rep_n_0. Clock skew was adjusted for instance inst_LogicUnit/current_instruction_reg[20]_rep.
INFO: [Physopt 32-952] Improved path group WNS = -0.074. Path group: sys_clk_pin. Processed net: inst_LogicUnit/current_instruction_reg[20]_rep_n_0.
INFO: [Physopt 32-703] Processed net inst_LogicUnit/registers_reg_n_0_[5][3]. Clock skew was adjusted for instance inst_LogicUnit/registers_reg[5][3].
INFO: [Physopt 32-952] Improved path group WNS = -0.063. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg_n_0_[5][3].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/jmp_addr_reg_n_0_[2].
INFO: [Physopt 32-703] Processed net inst_LogicUnit/current_instruction_reg[21]_rep__0_n_0. Clock skew was adjusted for instance inst_LogicUnit/current_instruction_reg[21]_rep__0.
INFO: [Physopt 32-952] Improved path group WNS = -0.059. Path group: sys_clk_pin. Processed net: inst_LogicUnit/current_instruction_reg[21]_rep__0_n_0.
INFO: [Physopt 32-703] Processed net inst_LogicUnit/current_instruction_reg[15]_rep__1_n_0. Clock skew was adjusted for instance inst_LogicUnit/current_instruction_reg[15]_rep__1.
INFO: [Physopt 32-952] Improved path group WNS = -0.044. Path group: sys_clk_pin. Processed net: inst_LogicUnit/current_instruction_reg[15]_rep__1_n_0.
INFO: [Physopt 32-703] Processed net inst_LogicUnit/registers_reg[19]__0[3]. Clock skew was adjusted for instance inst_LogicUnit/registers_reg[19][3].
INFO: [Physopt 32-952] Improved path group WNS = -0.041. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[19]__0[3].
INFO: [Physopt 32-703] Processed net inst_LogicUnit/current_instruction_reg[21]_rep__1_n_0_repN_1. Clock skew was adjusted for instance inst_LogicUnit/current_instruction_reg[21]_rep__1_replica_1.
INFO: [Physopt 32-952] Improved path group WNS = -0.038. Path group: sys_clk_pin. Processed net: inst_LogicUnit/current_instruction_reg[21]_rep__1_n_0_repN_1.
INFO: [Physopt 32-703] Processed net inst_LogicUnit/current_instruction_reg[16]_rep_n_0. Clock skew was adjusted for instance inst_LogicUnit/current_instruction_reg[16]_rep.
INFO: [Physopt 32-952] Improved path group WNS = -0.037. Path group: sys_clk_pin. Processed net: inst_LogicUnit/current_instruction_reg[16]_rep_n_0.
INFO: [Physopt 32-703] Processed net inst_LogicUnit/registers_reg[30]_8[2]. Clock skew was adjusted for instance inst_LogicUnit/registers_reg[30][2].
INFO: [Physopt 32-952] Improved path group WNS = -0.031. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[30]_8[2].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg_n_0_[14][3].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[3][13]_i_3_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[3][13]_i_7_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[3][13]_i_18_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[1]0[13].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[0]_35[3].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/a_sub_reg[3]_i_2_n_0.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-952] Improved path group WNS = -0.030. Path group: sys_clk_pin. Processed net: inst_LogicUnit/a_sub[3]_i_7_n_0.
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg_n_0_[7][14].  Re-placed instance inst_LogicUnit/registers_reg[7][14]
INFO: [Physopt 32-952] Improved path group WNS = -0.024. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg_n_0_[7][14].
INFO: [Physopt 32-703] Processed net inst_LogicUnit/current_instruction_reg[23]_rep__0_n_0. Clock skew was adjusted for instance inst_LogicUnit/current_instruction_reg[23]_rep__0.
INFO: [Physopt 32-952] Improved path group WNS = -0.021. Path group: sys_clk_pin. Processed net: inst_LogicUnit/current_instruction_reg[23]_rep__0_n_0.
INFO: [Physopt 32-703] Processed net inst_LogicUnit/registers_reg_n_0_[27][2]. Clock skew was adjusted for instance inst_LogicUnit/registers_reg[27][2].
INFO: [Physopt 32-952] Improved path group WNS = -0.018. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg_n_0_[27][2].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[19]__0[15].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[11]_10[15].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[3][15]_i_5_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[3][15]_i_16_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[3][15]_i_26_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[3][15]_i_31_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[0]_35[15].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/a_sub_reg[15]_i_2_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/a_sub[15]_i_6_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[3][15]_i_1_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: CLK_IBUF.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[19]__0[15].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[11]_10[15].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[3][15]_i_5_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[3][15]_i_16_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[3][15]_i_26_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[3][15]_i_31_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[0]_35[15].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/a_sub_reg[15]_i_2_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/a_sub[15]_i_6_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[3][15]_i_1_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: CLK_IBUF.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.018 | TNS=-0.068 | WHS=0.050 | THS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1962.816 ; gain = 0.000
Phase 2 Critical Path Optimization | Checksum: fc74a83f

Time (s): cpu = 00:01:07 ; elapsed = 00:00:53 . Memory (MB): peak = 1962.816 ; gain = 86.172
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1962.816 ; gain = 0.000
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.018 | TNS=-0.068 | WHS=0.050 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |          0.361  |         20.511  |            0  |              0  |                    35  |           0  |           1  |  00:00:53  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1962.816 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 136b0b676

Time (s): cpu = 00:01:07 ; elapsed = 00:00:53 . Memory (MB): peak = 1962.816 ; gain = 86.172
INFO: [Common 17-83] Releasing license: Implementation
570 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:08 ; elapsed = 00:00:54 . Memory (MB): peak = 1962.816 ; gain = 86.172
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -warn_on_violation -file GPIO_demo_timing_summary_postroute_physopted.rpt -pb GPIO_demo_timing_summary_postroute_physopted.pb -rpx GPIO_demo_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file GPIO_demo_bus_skew_postroute_physopted.rpt -pb GPIO_demo_bus_skew_postroute_physopted.pb -rpx GPIO_demo_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1962.828 ; gain = 0.012
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.228 . Memory (MB): peak = 1968.207 ; gain = 5.391
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1968.207 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1968.207 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1968.207 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1968.207 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.298 . Memory (MB): peak = 1968.207 ; gain = 5.391
INFO: [Common 17-1381] The checkpoint 'D:/Projekte/Arty/hw/hw.runs/impl_1/GPIO_demo_postroute_physopt.dcp' has been generated.
Command: write_bitstream -force GPIO_demo.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./GPIO_demo.bit...
Writing bitstream ./GPIO_demo.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
587 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2336.848 ; gain = 368.641
INFO: [Common 17-206] Exiting Vivado at Mon Nov 24 19:48:51 2025...
