static void F_1 ( void )\r\n{\r\nunsigned long V_1 , V_2 ;\r\nF_2 ( V_1 ) ;\r\nV_2 = F_3 () ;\r\nF_4 ( V_2 & ~ V_3 ) ;\r\nF_5 () ;\r\nF_6 () ;\r\nF_4 ( V_2 ) ;\r\nF_7 ( V_1 ) ;\r\n}\r\nstatic void F_8 ( unsigned long V_4 , unsigned long V_5 )\r\n{\r\nF_9 ( V_5 == 0 ) ;\r\nF_10 () ;\r\nF_11 ( V_4 , V_4 + V_5 ) ;\r\n}\r\nstatic inline void F_12 ( unsigned long V_4 )\r\n{\r\nif ( F_13 () != V_6 )\r\nF_14 ( V_4 ) ;\r\n}\r\nstatic inline void F_15 ( unsigned long V_4 )\r\n{\r\nF_16 ( V_4 ) ;\r\n}\r\nstatic inline void F_17 ( void )\r\n{\r\nF_18 () ;\r\n}\r\nstatic inline void F_19 ( unsigned long V_4 )\r\n{\r\nunsigned long V_1 , V_2 ;\r\nF_2 ( V_1 ) ;\r\nV_2 = F_3 () ;\r\nF_4 ( V_2 & ~ V_3 ) ;\r\nF_5 () ;\r\nF_20 ( V_4 ) ;\r\nF_4 ( V_2 ) ;\r\nF_7 ( V_1 ) ;\r\n}\r\nstatic inline void F_21 ( unsigned long V_4 )\r\n{\r\nunsigned long V_1 , V_2 ;\r\nF_2 ( V_1 ) ;\r\nV_2 = F_3 () ;\r\nF_4 ( V_2 & ~ V_3 ) ;\r\nF_5 () ;\r\nF_22 ( V_4 ) ;\r\nF_4 ( V_2 ) ;\r\nF_7 ( V_1 ) ;\r\n}\r\nstatic inline void F_23 ( void )\r\n{\r\nunsigned long V_1 , V_2 ;\r\nF_2 ( V_1 ) ;\r\nV_2 = F_3 () ;\r\nF_4 ( V_2 & ~ V_3 ) ;\r\nF_5 () ;\r\nF_6 () ;\r\nF_4 ( V_2 ) ;\r\nF_7 ( V_1 ) ;\r\n}\r\nstatic void F_24 ( void )\r\n{\r\nF_17 () ;\r\n}\r\nstatic void F_25 ( void )\r\n{\r\nF_17 () ;\r\n}\r\nstatic inline void F_26 ( void )\r\n{\r\nif ( ! V_7 )\r\nreturn;\r\nF_17 () ;\r\n}\r\nstatic inline void F_27 ( void )\r\n{\r\nF_17 () ;\r\nF_23 () ;\r\n}\r\nstatic void F_28 ( struct V_8 * V_9 )\r\n{\r\nif ( ! V_7 )\r\nreturn;\r\nif ( F_29 ( F_30 () , V_9 ) != 0 )\r\nF_17 () ;\r\n}\r\nstatic void F_31 ( struct V_10 * V_11 ,\r\nunsigned long V_12 , unsigned long V_13 )\r\n{\r\nif ( ! V_7 )\r\nreturn;\r\nif ( ! ( F_29 ( F_30 () , V_11 -> V_14 ) ) )\r\nreturn;\r\nF_17 () ;\r\n}\r\nstatic void F_32 ( struct V_10 * V_11 , unsigned long V_15 , unsigned long V_16 )\r\n{\r\nint V_17 = V_11 -> V_18 & V_19 ;\r\nstruct V_8 * V_9 = V_11 -> V_14 ;\r\nT_1 * V_20 ;\r\nT_2 * V_21 ;\r\nT_3 * V_22 ;\r\nT_4 * V_23 ;\r\nif ( F_29 ( F_30 () , V_9 ) == 0 )\r\nreturn;\r\nV_15 &= V_24 ;\r\nV_20 = F_33 ( V_9 , V_15 ) ;\r\nV_21 = F_34 ( V_20 , V_15 ) ;\r\nV_22 = F_35 ( V_21 , V_15 ) ;\r\nV_23 = F_36 ( V_22 , V_15 ) ;\r\nif ( ! ( F_37 ( * V_23 ) & V_25 ) )\r\nreturn;\r\nif ( ( V_9 == V_26 -> V_27 ) && ( F_37 ( * V_23 ) & V_28 ) ) {\r\nif ( V_7 || V_17 )\r\nF_12 ( V_15 ) ;\r\nif ( V_17 )\r\nF_19 ( V_15 ) ;\r\nreturn;\r\n}\r\nif ( V_7 || V_17 )\r\nF_15 ( V_15 ) ;\r\nif ( V_17 )\r\nF_21 ( V_15 ) ;\r\n}\r\nstatic void F_38 ( void * V_4 )\r\n{\r\nF_12 ( ( unsigned long ) V_4 ) ;\r\n}\r\nstatic void F_39 ( unsigned long V_4 )\r\n{\r\nF_12 ( V_4 ) ;\r\n}\r\nstatic void F_40 ( unsigned long V_12 , unsigned long V_13 )\r\n{\r\nif ( V_13 - V_12 > V_29 )\r\nF_17 () ;\r\nelse\r\nF_41 ( V_12 , V_13 ) ;\r\nif ( V_13 - V_12 > V_30 )\r\nF_23 () ;\r\nelse {\r\nunsigned long V_1 , V_2 ;\r\nF_2 ( V_1 ) ;\r\nV_2 = F_3 () ;\r\nF_4 ( V_2 & ~ V_3 ) ;\r\nF_5 () ;\r\nF_42 ( V_12 , V_13 ) ;\r\nF_4 ( V_2 ) ;\r\nF_7 ( V_1 ) ;\r\n}\r\n}\r\nstatic void F_43 ( unsigned long V_4 , unsigned long V_5 )\r\n{\r\nunsigned long V_13 ;\r\nif ( ( ( V_5 | V_4 ) & ( V_31 - 1 ) ) == 0 ) {\r\nV_13 = V_4 + V_5 ;\r\ndo {\r\nF_12 ( V_4 ) ;\r\nV_4 += V_31 ;\r\n} while( V_4 != V_13 );\r\n} else if ( V_5 > V_29 ) {\r\nF_17 () ;\r\n} else {\r\nF_44 ( V_4 , V_4 + V_5 ) ;\r\n}\r\n}\r\nstatic void F_45 ( unsigned long V_4 , unsigned long V_5 )\r\n{\r\nunsigned long V_13 ;\r\nif ( ( ( V_5 | V_4 ) & ( V_31 - 1 ) ) == 0 ) {\r\nV_13 = V_4 + V_5 ;\r\ndo {\r\nF_12 ( V_4 ) ;\r\nV_4 += V_31 ;\r\n} while( V_4 != V_13 );\r\n} else if ( V_5 > V_29 ) {\r\nF_17 () ;\r\n} else {\r\nF_11 ( V_4 , V_4 + V_5 ) ;\r\n}\r\n}\r\nstatic void F_46 ( unsigned long V_4 )\r\n{\r\nunsigned long V_32 = V_33 . V_34 . V_35 ;\r\nunsigned long V_36 = V_33 . V_37 . V_35 ;\r\nunsigned long V_2 ;\r\nunsigned long V_1 ;\r\nF_47 ( V_4 & ~ ( V_36 - 1 ) ) ;\r\nF_2 ( V_1 ) ;\r\nV_2 = F_3 () ;\r\nF_4 ( V_2 & ~ V_3 ) ;\r\nF_5 () ;\r\nF_48 ( V_4 & ~ ( V_32 - 1 ) ) ;\r\nF_4 ( V_2 ) ;\r\nF_7 ( V_1 ) ;\r\n}\r\nstatic T_5 void F_49 ( void )\r\n{\r\nunsigned long V_2 ;\r\nV_2 = F_3 () ;\r\nV_30 = 1 << ( 10 + ( ( V_2 & V_38 ) >>\r\nV_39 ) ) ;\r\nV_29 = 1 << ( 10 + ( ( V_2 & V_40 ) >>\r\nV_41 ) ) ;\r\nV_33 . V_34 . V_35 = 16 ;\r\nswitch ( F_13 () ) {\r\ncase V_6 :\r\nV_33 . V_34 . V_42 = 1 ;\r\nV_33 . V_37 . V_42 = 1 ;\r\nV_33 . V_37 . V_35 = 4 ;\r\nbreak;\r\ncase V_43 :\r\nV_33 . V_34 . V_42 = 2 ;\r\nV_33 . V_37 . V_42 = 2 ;\r\nV_33 . V_37 . V_35 = 16 ;\r\nbreak;\r\ncase V_44 :\r\ndefault:\r\nV_33 . V_34 . V_42 = 1 ;\r\nV_33 . V_37 . V_42 = 1 ;\r\nV_33 . V_37 . V_35 = 16 ;\r\nbreak;\r\n}\r\n}\r\nvoid T_6 F_50 ( void )\r\n{\r\nextern void V_45 ( void ) ;\r\nextern void V_46 ( void ) ;\r\nunsigned long V_2 ;\r\nV_2 = F_3 () ;\r\nV_2 &= ~ V_47 ;\r\nF_4 ( V_2 ) ;\r\nF_49 () ;\r\nswitch ( F_13 () ) {\r\ncase V_6 :\r\nV_48 = F_24 ;\r\nV_49 = F_25 ;\r\nV_50 = F_1 ;\r\nV_51 = F_1 ;\r\nV_52 = ( void * ) F_1 ;\r\nV_53 = ( void * ) F_1 ;\r\nV_54 = ( void * ) F_1 ;\r\nV_55 = ( void * ) F_1 ;\r\nV_56 = ( void * ) F_1 ;\r\nV_57 = ( void * ) F_1 ;\r\nV_58 = ( void * ) F_1 ;\r\nV_59 = ( void * ) F_1 ;\r\nV_60 = F_8 ;\r\nV_61 = V_31 - 1 ;\r\nbreak;\r\ncase V_44 :\r\ncase V_43 :\r\ndefault:\r\nV_62 = 1 ;\r\nF_51 ( 0 ) ;\r\nV_48 = F_24 ;\r\nV_49 = F_25 ;\r\nV_50 = F_26 ;\r\nV_51 = F_27 ;\r\nV_52 = F_28 ;\r\nV_53 = F_31 ;\r\nV_54 = F_32 ;\r\nV_55 = F_40 ;\r\nV_56 = F_40 ;\r\nV_57 = F_46 ;\r\nV_58 = F_38 ;\r\nV_59 = F_39 ;\r\nV_60 = F_43 ;\r\nV_63 = F_43 ;\r\nV_64 = F_45 ;\r\nV_61 = F_52 (unsigned long,\r\n(dcache_size / current_cpu_data.dcache.ways) - 1 ,\r\nPAGE_SIZE - 1 ) ;\r\nbreak;\r\n}\r\nV_33 . V_34 . V_65 = V_30 / V_33 . V_34 . V_42 ;\r\nV_33 . V_37 . V_65 = V_29 / V_33 . V_37 . V_42 ;\r\nV_33 . V_34 . V_66 =\r\nV_33 . V_34 . V_65 / V_33 . V_34 . V_35 ;\r\nV_33 . V_37 . V_66 =\r\nV_33 . V_37 . V_65 / V_33 . V_37 . V_35 ;\r\nif ( V_33 . V_37 . V_65 > V_31 )\r\nV_33 . V_37 . V_1 |= V_67 ;\r\nV_33 . V_34 . V_68 = 0 ;\r\nV_33 . V_37 . V_68 = 0 ;\r\nF_53 ( L_1 ,\r\nV_30 >> 10 , V_33 . V_34 . V_35 ) ;\r\nF_53 ( L_2 ,\r\nV_29 >> 10 , V_33 . V_37 . V_35 ) ;\r\nV_45 () ;\r\nV_46 () ;\r\nF_1 () ;\r\n}
