<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2025.02.27.18:02:35"
 outputDirectory="/home/stratix10/Documents/Quartus_Projects/bist_top_me3_svn2527_basic_20_3/bist_top_me3_svn2527_basic_20_3_NW/qsys/ip/dr_interface/dr_clk_config/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Stratix 10"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="1SM21CHU2F53E2VG"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="2"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_IN_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_IN_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_IN_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk_in" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="in_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="clk_in_reset" kind="reset" start="0">
   <property name="associatedClock" value="clk_in" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="clk" kind="clock" start="1">
   <property name="associatedDirectClock" value="clk_in" />
   <property name="clockRate" value="50000000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="true" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_out" direction="output" role="clk" width="1" />
  </interface>
  <interface name="clk_reset" kind="reset" start="1">
   <property name="associatedClock" value="clk" />
   <property name="associatedDirectReset" value="clk_in_reset" />
   <property name="associatedResetSinks" value="clk_in_reset" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="reset_n_out" direction="output" role="reset_n" width="1" />
  </interface>
 </perimeter>
 <entity kind="dr_clk_config" version="1.0" name="dr_clk_config">
  <parameter name="AUTO_CLK_IN_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE" value="1SM21CHU2F53E2VG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix 10" />
  <parameter name="AUTO_CLK_IN_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLK_IN_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <generatedFiles>
   <file
       path="/home/stratix10/Documents/Quartus_Projects/bist_top_me3_svn2527_basic_20_3/bist_top_me3_svn2527_basic_20_3_NW/qsys/ip/dr_interface/dr_clk_config/synth/dr_clk_config.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/stratix10/Documents/Quartus_Projects/bist_top_me3_svn2527_basic_20_3/bist_top_me3_svn2527_basic_20_3_NW/qsys/ip/dr_interface/dr_clk_config/synth/dr_clk_config.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/stratix10/Documents/Quartus_Projects/bist_top_me3_svn2527_basic_20_3/bist_top_me3_svn2527_basic_20_3_NW/qsys/ip/dr_interface/dr_clk_config.ip" />
  </sourceFiles>
  <childSourceFiles/>
  <messages>
   <message level="Info" culprit="dr_clk_config">"Generating: dr_clk_config"</message>
  </messages>
 </entity>
</deploy>
