# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../20250422_RSIC_V_GPIO.srcs/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/APB_Master.sv" \
"../../../../20250422_RSIC_V_GPIO.srcs/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/APB_Slave.sv" \
"../../../../20250422_RSIC_V_GPIO.srcs/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/ControlUnit.sv" \
"../../../../20250422_RSIC_V_GPIO.srcs/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/DataPath.sv" \
"../../../../20250422_RSIC_V_GPIO.srcs/sources_1/new/GPIO.sv" \
"../../../../20250422_RSIC_V_GPIO.srcs/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/RV32I_Core.sv" \
"../../../../20250422_RSIC_V_GPIO.srcs/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/gpi.sv" \
"../../../../20250422_RSIC_V_GPIO.srcs/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/ram.sv" \
"../../../../20250422_RSIC_V_GPIO.srcs/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/rom.sv" \
"../../../../20250422_RSIC_V_GPIO.srcs/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/MCU.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
