<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN"
  "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en">
<head>
<meta name="generator" content="jemdoc, see http://jemdoc.jaboc.net/" />
<meta http-equiv="Content-Type" content="text/html;charset=utf-8" />
<link rel="stylesheet" href="jemdoc.css" type="text/css" />
<link rel="stylesheet" href="jemdoc.css" type="text/css" />
<link rel="stylesheet" href="middle-layout.css" type="text/css" />
<title>Yuyang Ye</title>
</head>
<body>
<div id="layout-content">
<div id="toptitle">
<h1>Yuyang Ye</h1>
</div>
<table class="imgtable"><tr><td>
<img src="yeyuyang2.jpg" alt="150" width="150px" height="Yuyang Ye" />&nbsp;</td>
<td align="left"><p>Yuyang Ye, Ph.D., Postdoctoral Researcher <br />
Department of Computer Science and Engineering <br />
<a href="https://www.cuhk.edu.hk/">The Chinese University of Hong Kong (CUHK)</a> <br />
Supervised by <a href="http://www.cse.cuhk.edu.hk/~byu/">Professor Bei Yu</a> <br />
Email: yuyangye@cuhk.edu.hk<br />
Note: Photo from Abu FeiFei</p>
</td></tr></table>
<h2>BIOGRAPHY</h2>
<p>I am Yuyang Ye (叶雨阳 in Chinese), currently a post-doc reseacher at the Department of Computer Science and Engineering,  <a href="https://www.cuhk.edu.hk/">The Chinese University of Hong Kong (CUHK)</a>. 
Prior to that, I got my Ph.D. from <a href="https://www.seu.edu.cn/">Southeast Univeristy (SEU)</a> in 2024.
My research interests include timing analysis, timing optimization and machine learning for EDA.</p>
<h2>RESEARCH INTERESTS</h2>
<ul>
<li><p>Machine Learning for EDA</p>
</li>
<li><p>Timing Analysis</p>
</li>
<li><p>Timing Optimization</p>
</li>
</ul>
<h2>PUBLICATIONS</h2>
<p>* denotes equal contribution, # denotes corresponding author.</p>
<h3>Conference Papers</h3>
<ul>
<li><p>[C16] Mingwei He, Leyun Tian, Yaning Jia, <b>Yuyang Ye#</b>, &lsquo;&lsquo;  Pre-Routing Timing Estimation Considering Power Delivery Network&rsquo;&rsquo;, IEEE International Symposium of EDA (<b>ISEDA</b>), May 9–12, 2025.</p>
</li>
<li><p>[C15] <b>Yuyang Ye</b>, Mingwei He, Lizheng Ren, Jianwang Zhai, Tinghuan Chen, Jun Yang, Longxing Shi, &lsquo;&lsquo;  Truly Pre-Routing Timing Prediction via Considering Power Delivery Network", ACM/IEEE Design Automation Conference (<b>DAC</b>), San Francisco, Jun. 22–25, 2025.</p>
</li>
<li><p>[C14] <b>Yuyang Ye</b>, Xiangfei Hu, Yuchen Liu, Peng Xu, Yu Gong, Tinghuan Chen, Hao Yan, Bei Yu, Longxing Shi, &lsquo;&lsquo;  Rank-based Multi-objective Approximate Logic Synthesis via Monte Carlo Tree Search", ACM/IEEE Design Automation Conference (<b>DAC</b>), San Francisco, Jun. 22–25, 2025.</p>
</li>
<li><p>[C13] Xiangfei Hu, <b>Yuyang Ye#</b>, Tinghuan Chen, Hao Yan, Bei Yu, &ldquo;Timing-driven Approximate Logic Synthesis Based on Double-chase Grey Wolf Optimizer&rdquo;,  Proceedings Design, Automation and Test in Europe (<b>DATE</b>), Lyon, France, Mar. 31–Apr. 02, 2025.</p>
</li>
<li><p>[C12] Fangzhou Liu, Guannan Guo, <b>Yuyang Ye</b>, Ziyi Wang, Wenjie Fu, Weihua Sheng, Bei Yu, &ldquo;GraphCAD: Leveraging Graph Neural Networks for Accuracy Prediction Handling Crosstalk-affected Delays&rdquo;, ACM International Symposium on Physical Design (<b>ISPD</b>), Taipei, Mar. 12–15, 2025.</p>
</li>
<li><p>[C11] Peng Xu, Su Zheng, <b>Yuyang Ye</b>, Chen Bai, Siyuan Xu, Hao Geng, Tsung-Yi Ho, Bei Yu, &ldquo;RankTuner: When Design Tool Parameter Tuning Meets Preference Bayesian Optimization&rdquo;, IEEE/ACM International Conference on Computer-Aided Design (<b>ICCAD</b>), New Jersey, Oct. 27–31, 2024.</p>
</li>
<li><p>[C10] Zun Xue, Yuchen Liu, <b>Yuyang Ye</b>, Tinghuan Chen, Hao Yan, Longxing Shi, &ldquo;Aging-aware Logic Restructure Acceleration based on Heterogeneous Graph Learning&rdquo;, IEEE International Symposium of EDA (<b>ISEDA</b>), May 10–13, 2024.</p>
</li>
<li><p>[C9] Guoqing He, Wenjie Ding, <b>Yuyang Ye</b>, Xu Cheng, Qianqian Song, Peng Cao, &ldquo;An Optimization-aware Pre-Routing Timing Prediction Framework Based on Heterogeneous Graph Learning&rdquo;, IEEE/ACM Asia and South Pacific Design Automation Conference (<b>ASPDAC</b>), Incheon, South Korea, Jan. 22–25, 2024.</p>
</li>
<li><p>[C8] Xu Cheng, <b>Yuyang Ye</b>, Guoqing He, Qianqian Song, Peng Cao, &ldquo;Statistical Timing Modeling Based on Heterogeneous Graph Attention Network&rdquo;, IEEE/ACM Asia and South Pacific Design Automation Conference (<b>ASPDAC</b>}), Incheon, South Korea, Jan. 22–25, 2024.</p>
</li>
<li><p>[C7] Shuaibo Huang, <b>Yuyang Ye</b>, Hao Yan, Longxing Shi, &ldquo;ARS-Flow: A Design Space Exploration Flow for Accelerator-rich System based on Active Learning&rdquo;, IEEE/ACM Asia and South Pacific Design Automation Conference (<b>ASPDAC</b>), Incheon, South Korea, Jan. 22–25, 2024.</p>
</li>
<li><p>[C6] Yunfan Zuo, <b>Yuyang Ye</b>, Hongchao Zhang, Tinghuan Chen, Hao Yan, Longxing Shi, &ldquo;A Graph-learning-driven Prediction Method for Combined Electromigration and Thermomigration Stress on Multi-Segment Interconnects&rdquo;, IEEE/ACM Proceedings Design, Automation and Test in Europe (<b>DATE</b>), Valencia, Spain, March 25-27, 2024.</p>
</li>
<li><p>[C5] Yunfan Zuo, <b>Yuyang Ye</b>, Hao Yan, Longxing Shi, &ldquo;Fast and accurate electromigration analysis of multi-segment wires&rdquo;, IEEE International Symposium of EDA (<b>ISEDA</b>), Nanjing, China, May 9-11, 2023.</p>
</li>
<li><p>[C4] <b>Yuyang Ye</b>, Tinghuan Chen, Yifei Gao, Hao Yan, Bei Yu, Longxing Shi, &ldquo;Fast and Accurate Wire Timing Estimation Based on Graph Learning&rdquo;, IEEE/ACM Proceedings Design, Automation and Test in Europe (<b>DATE</b>), Antwerp, Belgium, April 7-19, 2023.</p>
</li>
<li><p>[C3] <b>Yuyang Ye</b>, Tinghuan Chen, Yifei Gao, Hao Yan, Bei Yu, Longxing Shi, &lsquo;&lsquo;Graph-Learning-Driven Path-Based Timing Analysis Results Predictor from Graph-Based Timing Analysis", IEEE/ACM Asia and South Pacific Design Automation Conference (<b>ASPDAC</b>), Tokyo, Japan, Jan. 16–19, 2023.</p>
</li>
<li><p>[C2] <b>Yuyang Ye</b>, Zonghui Wang, Zun Xue, Ziqi Wang, Hao Yan, &lsquo;&lsquo;FPGNN-ATPG: An Efficient Fault Parallel Automatic Test Pattern Generator", ACM Proceedings of the Great Lakes Symposium on VLSI (<b>GLSVLSI</b>), Knoxville, USA, June 5-7, 2023.</p>
</li>
<li><p>[C1] Leyun Tian, <b>Yuyang Ye</b>, Hao Yan, "GNN-based TICER for RC Reduction on Large-scale Interconnect”, IEEE International Conference on Solid-State Integrated Circuit Technology (<b>ICSICT</b>), Nanjing, China, Oct. 17-19, 2022.</p>
</li>
</ul>
<h3>Journal Papers</h3>
<ul>
<li><p>[J8] Shuaibo Huang, <b>Yuyang Ye#</b>, Hao Yan, Longxing Shi &lsquo;&lsquo;ARS-Flow 2.0: A Enhanced Design Space Exploration Flow for Accelerator-rich System based on Active Learning”, accepted by Integration, the VLSI Journal (<b>Integration</b>).</p>
</li>
<li><p>[J7] Peng Cao, Yusen Qin, Guoqing He, Wenjie Ding, Xu Cheng, Zhanhua Zhang, <b>Yuyang Ye#</b>, &lsquo;&lsquo;An Optimization-aware Pre-Routing Timing Prediction Framework Based on Multi-modal Learning”, accepted by IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (<b>TCAD</b>).</p>
</li>
<li><p>[J6] <b>Yuyang Ye</b>, Peng Xu, Lizheng Ren, Tinghuan Chen, Yifei Gao, Hao Yan, Bei Yu, Longxing Shi, &ldquo;Learning-driven Physically-aware Large-scale Circuit Gate Sizing&rdquo;, accepted by IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (<b>TCAD</b>).</p>
</li>
<li><p>[J5] <b>Yuyang Ye</b>, Tinghuan Chen, Yifei Gao, Hao Yan, Bei Yu, Longxing Shi, &ldquo;Timing-driven Technology Mapping Approximation Based on Reinforcement Learning&rdquo;, accepted by IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (<b>TCAD</b>).</p>
</li>
<li><p>[J4] Tianzhu Xiong, <b>Yuyang Ye</b>, Xin Si, Jun Yang, &ldquo;A Hybrid Domain And Pipelined Analog Computing Chain For MVM Computation&rdquo;, accepted by IEEE Transactions on Very Large Scale Integration Systems (<b>TVLSI</b>).</p>
</li>
<li><p>[J3] Qian Chen, <b>Yuyang Ye</b>, Meng Li, Hao Yan, Longxing Shi, &ldquo;Optimized matrix ordering of sparse linear solver using a few-shot model for circuit simulation&rdquo;, accepted by Integration, the VLSI Journal (<b>Integration</b>).</p>
</li>
<li><p>[J2] <b>Yuyang Ye</b>, Tinghuan Chen, Yifei Gao, Hao Yan, Bei Yu, Longxing Shi, &ldquo;Aging-aware Critical Path Selection via Graph Attention Networks&rdquo;, accepted by IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (<b>TCAD</b>).</p>
</li>
<li><p>[J1] <b>Yuyang Ye</b>, Tinghuan Chen, Zicheng Wang, Hao Yan, Bei Yu, Longxing Shi, &ldquo;Fast and Accurate Aging-aware Cell Timing Model via Graph Learning&rdquo;, accepted by IEEE Transactions on Circuits and Systems II (<b>TCASII</b>).</p>
</li>
</ul>
<h2>SELECTED AWARDS</h2>
<ul>
<li><p>DAC Phd Forum, 2025</p>
</li>
<li><p>DAC Young Fellow, 2025</p>
</li>
<li><p>Best Ph.D. Dissertation, EDA Ecosystem Development Acceleartor, 2024.</p>
</li>
<li><p>National Endeavour Scholarship, Ministry of Education of China, 2023.</p>
</li>
<li><p>Qilin cup (1/307), EDA Elite Challenge, 2020.</p>
</li>
</ul>
<h2>SERVICES</h2>
<h3>Journal Reviewer</h3>
<ul>
<li><p><a href="https://ieee-ceda.org/publication/ieee-transactions-computer-aided-design-integrated-circuits-systems-tcad/">IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</a> (TCAD)</p>
</li>
</ul>
</div>
</body>
</html>
