{
    "args": [
        "-o",
        "hbram",
        "--base_path",
        "/tmp/tmpu5nfnp_l/ip",
        "--vlnv",
        {
            "vendor": "efinixinc.com",
            "library": "memory_controller",
            "name": "efx_hyper_ram",
            "version": "6.2"
        }
    ],
    "conf": {
        "RAM_DBW": "16",
        "RAM_ABW": "25",
        "CR0_DPD": "1'b1",
        "CR0_ILC": "2",
        "CR0_ODS": "0",
        "CR0_HBE": "1'b1",
        "CR0_WBL": "3",
        "CR1_MCT": "1'b1",
        "CR1_PAR": "0",
        "CR1_HSE": "1'b0",
        "AXI_DBW_2": "128",
        "DDIN_MODE": "1'b0",
        "AXI_AWR_DEPTH": "16",
        "AXI_R_DEPTH_2": "256",
        "AXI_W_DEPTH_2": "256",
        "CAL_CLK_CH": "4",
        "CAL_MODE": "2",
        "MHZ": "200",
        "AXI_IF": "1'b1",
        "NATIVE_DBW": "32",
        "NATIVE_R_DEPTH": "256",
        "NATIVE_W_DEPTH": "256",
        "DUAL_RAM": "0",
        "INDIVI_DUAL_CAL": "0",
        "CAL_CLK_CH_LO": "4",
        "CAL_CLK_CH_HI": "8",
        "DUAL_RAM_enable": "0",
        "DUAL_RAM_disable": "0",
        "INDIVI_DUAL_CAL_enable": "0",
        "INDIVI_DUAL_CAL_disable": "0",
        "INDIVI_DUAL_CAL_placeholder": "0"
    },
    "output": {
        "external_source_source": [
            "/tmp/tmpu5nfnp_l/ip/hbram/hbram_tmpl.vhd",
            "/tmp/tmpu5nfnp_l/ip/hbram/hbram_define.vh",
            "/tmp/tmpu5nfnp_l/ip/hbram/hbram_tmpl.v",
            "/tmp/tmpu5nfnp_l/ip/hbram/hbram.v"
        ],
        "external_testbench_testbench": [
            "/tmp/tmpu5nfnp_l/ip/hbram/Testbench/tb.v",
            "/tmp/tmpu5nfnp_l/ip/hbram/Testbench/clock_gen.v",
            "/tmp/tmpu5nfnp_l/ip/hbram/Testbench/efx_crc32.v",
            "/tmp/tmpu5nfnp_l/ip/hbram/Testbench/efx_ed_hyper_ram_native_tc.v",
            "/tmp/tmpu5nfnp_l/ip/hbram/Testbench/efx_ed_hyper_ram_axi_tc.v",
            "/tmp/tmpu5nfnp_l/ip/hbram/Testbench/top.v",
            "/tmp/tmpu5nfnp_l/ip/hbram/Testbench/efx_lut4.v",
            "/tmp/tmpu5nfnp_l/ip/hbram/Testbench/EFX_GPIO_model.v",
            "/tmp/tmpu5nfnp_l/ip/hbram/Testbench/flist",
            "/tmp/tmpu5nfnp_l/ip/hbram/Testbench/modelsim.do",
            "/tmp/tmpu5nfnp_l/ip/hbram/Testbench/modelsim.sh",
            "/tmp/tmpu5nfnp_l/ip/hbram/Testbench/xrun.sh",
            "/tmp/tmpu5nfnp_l/ip/hbram/Testbench/W958D6NKY.nc.vp",
            "/tmp/tmpu5nfnp_l/ip/hbram/Testbench/W958D6NKY.modelsim.vp",
            "/tmp/tmpu5nfnp_l/ip/hbram/Testbench/Config-AC.v",
            "/tmp/tmpu5nfnp_l/ip/hbram/Testbench/hbram.v",
            "/tmp/tmpu5nfnp_l/ip/hbram/Testbench/hbram_define.vh"
        ],
        "external_example_example": [
            "/tmp/tmpu5nfnp_l/ip/hbram/Ti60F225_devkit_axi_pll_auto/hbram_ti60.xml",
            "/tmp/tmpu5nfnp_l/ip/hbram/Ti60F225_devkit_axi_pll_auto/hbram_ti60.peri.xml",
            "/tmp/tmpu5nfnp_l/ip/hbram/Ti60F225_devkit_axi_pll_auto/efx_clk_monitor.v",
            "/tmp/tmpu5nfnp_l/ip/hbram/Ti60F225_devkit_axi_pll_auto/efx_crc32.v",
            "/tmp/tmpu5nfnp_l/ip/hbram/Ti60F225_devkit_axi_pll_auto/efx_ed_hyper_ram_axi_tc.v",
            "/tmp/tmpu5nfnp_l/ip/hbram/Ti60F225_devkit_axi_pll_auto/efx_ed_hyper_ram_native_tc.v",
            "/tmp/tmpu5nfnp_l/ip/hbram/Ti60F225_devkit_axi_pll_auto/top.v",
            "/tmp/tmpu5nfnp_l/ip/hbram/Ti60F225_devkit_axi_pll_auto/ed_define.vh",
            "/tmp/tmpu5nfnp_l/ip/hbram/Ti60F225_devkit_axi_pll_auto/constraints.sdc",
            "/tmp/tmpu5nfnp_l/ip/hbram/Ti60F225_devkit_axi_pll_auto/debug_top.v",
            "/tmp/tmpu5nfnp_l/ip/hbram/Ti60F225_devkit_axi_pll_auto/debug_profile.json",
            "/tmp/tmpu5nfnp_l/ip/hbram/Ti60F225_devkit_axi_pll_auto/ed_encrypt.v",
            "/tmp/tmpu5nfnp_l/ip/hbram/Ti60F225_devkit_axi_pll_auto/hbram.v",
            "/tmp/tmpu5nfnp_l/ip/hbram/Ti60F225_devkit_axi_pll_auto/hbram_define.vh"
        ],
        "external_example_2": [
            "/tmp/tmpu5nfnp_l/ip/hbram/Ti60F225_devkit_native_pll_auto/hbram_ti60.xml",
            "/tmp/tmpu5nfnp_l/ip/hbram/Ti60F225_devkit_native_pll_auto/hbram_ti60.peri.xml",
            "/tmp/tmpu5nfnp_l/ip/hbram/Ti60F225_devkit_native_pll_auto/efx_clk_monitor.v",
            "/tmp/tmpu5nfnp_l/ip/hbram/Ti60F225_devkit_native_pll_auto/top.v",
            "/tmp/tmpu5nfnp_l/ip/hbram/Ti60F225_devkit_native_pll_auto/efx_ed_hyper_ram_native_tc.v",
            "/tmp/tmpu5nfnp_l/ip/hbram/Ti60F225_devkit_native_pll_auto/efx_ed_hyper_ram_axi_tc.v",
            "/tmp/tmpu5nfnp_l/ip/hbram/Ti60F225_devkit_native_pll_auto/efx_crc32.v",
            "/tmp/tmpu5nfnp_l/ip/hbram/Ti60F225_devkit_native_pll_auto/debug_top.v",
            "/tmp/tmpu5nfnp_l/ip/hbram/Ti60F225_devkit_native_pll_auto/ed_define.vh",
            "/tmp/tmpu5nfnp_l/ip/hbram/Ti60F225_devkit_native_pll_auto/constraints.sdc",
            "/tmp/tmpu5nfnp_l/ip/hbram/Ti60F225_devkit_native_pll_auto/debug_profile.json",
            "/tmp/tmpu5nfnp_l/ip/hbram/Ti60F225_devkit_native_pll_auto/ed_encrypt.v",
            "/tmp/tmpu5nfnp_l/ip/hbram/Ti60F225_devkit_native_pll_auto/hbram.v",
            "/tmp/tmpu5nfnp_l/ip/hbram/Ti60F225_devkit_native_pll_auto/hbram_define.vh"
        ],
        "external_example_3": [
            "/tmp/tmpu5nfnp_l/ip/hbram/Ti60F100_SiP_axi_pll_auto/hbram_ti60.xml",
            "/tmp/tmpu5nfnp_l/ip/hbram/Ti60F100_SiP_axi_pll_auto/hbram_ti60.peri.xml",
            "/tmp/tmpu5nfnp_l/ip/hbram/Ti60F100_SiP_axi_pll_auto/top.v",
            "/tmp/tmpu5nfnp_l/ip/hbram/Ti60F100_SiP_axi_pll_auto/efx_ed_hyper_ram_native_tc.v",
            "/tmp/tmpu5nfnp_l/ip/hbram/Ti60F100_SiP_axi_pll_auto/efx_ed_hyper_ram_axi_tc.v",
            "/tmp/tmpu5nfnp_l/ip/hbram/Ti60F100_SiP_axi_pll_auto/efx_crc32.v",
            "/tmp/tmpu5nfnp_l/ip/hbram/Ti60F100_SiP_axi_pll_auto/efx_clk_monitor.v",
            "/tmp/tmpu5nfnp_l/ip/hbram/Ti60F100_SiP_axi_pll_auto/debug_top.v",
            "/tmp/tmpu5nfnp_l/ip/hbram/Ti60F100_SiP_axi_pll_auto/debug_profile.json",
            "/tmp/tmpu5nfnp_l/ip/hbram/Ti60F100_SiP_axi_pll_auto/ed_define.vh",
            "/tmp/tmpu5nfnp_l/ip/hbram/Ti60F100_SiP_axi_pll_auto/constraints.sdc",
            "/tmp/tmpu5nfnp_l/ip/hbram/Ti60F100_SiP_axi_pll_auto/ed_encrypt.v",
            "/tmp/tmpu5nfnp_l/ip/hbram/Ti60F100_SiP_axi_pll_auto/hbram.v",
            "/tmp/tmpu5nfnp_l/ip/hbram/Ti60F100_SiP_axi_pll_auto/hbram_define.vh"
        ],
        "external_example_4": [
            "/tmp/tmpu5nfnp_l/ip/hbram/Ti60F100_SiP_native_pll_auto/hbram_ti60.xml",
            "/tmp/tmpu5nfnp_l/ip/hbram/Ti60F100_SiP_native_pll_auto/hbram_ti60.peri.xml",
            "/tmp/tmpu5nfnp_l/ip/hbram/Ti60F100_SiP_native_pll_auto/top.v",
            "/tmp/tmpu5nfnp_l/ip/hbram/Ti60F100_SiP_native_pll_auto/efx_ed_hyper_ram_native_tc.v",
            "/tmp/tmpu5nfnp_l/ip/hbram/Ti60F100_SiP_native_pll_auto/efx_ed_hyper_ram_axi_tc.v",
            "/tmp/tmpu5nfnp_l/ip/hbram/Ti60F100_SiP_native_pll_auto/efx_crc32.v",
            "/tmp/tmpu5nfnp_l/ip/hbram/Ti60F100_SiP_native_pll_auto/efx_clk_monitor.v",
            "/tmp/tmpu5nfnp_l/ip/hbram/Ti60F100_SiP_native_pll_auto/debug_top.v",
            "/tmp/tmpu5nfnp_l/ip/hbram/Ti60F100_SiP_native_pll_auto/debug_profile.json",
            "/tmp/tmpu5nfnp_l/ip/hbram/Ti60F100_SiP_native_pll_auto/ed_define.vh",
            "/tmp/tmpu5nfnp_l/ip/hbram/Ti60F100_SiP_native_pll_auto/constraints.sdc",
            "/tmp/tmpu5nfnp_l/ip/hbram/Ti60F100_SiP_native_pll_auto/ed_encrypt.v",
            "/tmp/tmpu5nfnp_l/ip/hbram/Ti60F100_SiP_native_pll_auto/hbram.v",
            "/tmp/tmpu5nfnp_l/ip/hbram/Ti60F100_SiP_native_pll_auto/hbram_define.vh"
        ],
        "external_testbench_modelsim": [
            "/tmp/tmpu5nfnp_l/ip/hbram/Testbench/modelsim/hbram.v"
        ],
        "external_testbench_synopsys": [
            "/tmp/tmpu5nfnp_l/ip/hbram/Testbench/synopsys/hbram.v"
        ],
        "external_testbench_ncsim": [
            "/tmp/tmpu5nfnp_l/ip/hbram/Testbench/ncsim/hbram.v"
        ]
    },
    "sw_version": "2023.2.307",
    "generated_date": "2024-05-16T03:26:07.052614"
}