/// Auto-generated register definitions for CRYP
/// Device: STM32F407
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32f4::stm32f407::cryp {

// ============================================================================
// CRYP - Cryptographic processor
// Base Address: 0x50060000
// ============================================================================

/// CRYP Register Structure
struct CRYP_Registers {

    /// control register
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    volatile uint32_t CR;

    /// status register
    /// Offset: 0x0004
    /// Reset value: 0x00000003
    /// Access: read-only
    volatile uint32_t SR;

    /// data input register
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DIN;

    /// data output register
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t DOUT;

    /// DMA control register
    /// Offset: 0x0010
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DMACR;

    /// interrupt mask set/clear
          register
    /// Offset: 0x0014
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t IMSCR;

    /// raw interrupt status register
    /// Offset: 0x0018
    /// Reset value: 0x00000001
    /// Access: read-only
    volatile uint32_t RISR;

    /// masked interrupt status
          register
    /// Offset: 0x001C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t MISR;

    /// key registers
    /// Offset: 0x0020
    /// Reset value: 0x00000000
    /// Access: write-only
    volatile uint32_t K0LR;

    /// key registers
    /// Offset: 0x0024
    /// Reset value: 0x00000000
    /// Access: write-only
    volatile uint32_t K0RR;

    /// key registers
    /// Offset: 0x0028
    /// Reset value: 0x00000000
    /// Access: write-only
    volatile uint32_t K1LR;

    /// key registers
    /// Offset: 0x002C
    /// Reset value: 0x00000000
    /// Access: write-only
    volatile uint32_t K1RR;

    /// key registers
    /// Offset: 0x0030
    /// Reset value: 0x00000000
    /// Access: write-only
    volatile uint32_t K2LR;

    /// key registers
    /// Offset: 0x0034
    /// Reset value: 0x00000000
    /// Access: write-only
    volatile uint32_t K2RR;

    /// key registers
    /// Offset: 0x0038
    /// Reset value: 0x00000000
    /// Access: write-only
    volatile uint32_t K3LR;

    /// key registers
    /// Offset: 0x003C
    /// Reset value: 0x00000000
    /// Access: write-only
    volatile uint32_t K3RR;

    /// initialization vector
          registers
    /// Offset: 0x0040
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t IV0LR;

    /// initialization vector
          registers
    /// Offset: 0x0044
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t IV0RR;

    /// initialization vector
          registers
    /// Offset: 0x0048
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t IV1LR;

    /// initialization vector
          registers
    /// Offset: 0x004C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t IV1RR;

    /// context swap register
    /// Offset: 0x0050
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CSGCMCCM0R;

    /// context swap register
    /// Offset: 0x0054
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CSGCMCCM1R;

    /// context swap register
    /// Offset: 0x0058
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CSGCMCCM2R;

    /// context swap register
    /// Offset: 0x005C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CSGCMCCM3R;

    /// context swap register
    /// Offset: 0x0060
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CSGCMCCM4R;

    /// context swap register
    /// Offset: 0x0064
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CSGCMCCM5R;

    /// context swap register
    /// Offset: 0x0068
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CSGCMCCM6R;

    /// context swap register
    /// Offset: 0x006C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CSGCMCCM7R;

    /// context swap register
    /// Offset: 0x0070
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CSGCM0R;

    /// context swap register
    /// Offset: 0x0074
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CSGCM1R;

    /// context swap register
    /// Offset: 0x0078
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CSGCM2R;

    /// context swap register
    /// Offset: 0x007C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CSGCM3R;

    /// context swap register
    /// Offset: 0x0080
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CSGCM4R;

    /// context swap register
    /// Offset: 0x0084
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CSGCM5R;

    /// context swap register
    /// Offset: 0x0088
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CSGCM6R;

    /// context swap register
    /// Offset: 0x008C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CSGCM7R;
};

static_assert(sizeof(CRYP_Registers) >= 144, "CRYP_Registers size mismatch");

/// CRYP peripheral instance
constexpr CRYP_Registers* CRYP = 
    reinterpret_cast<CRYP_Registers*>(0x50060000);

}  // namespace alloy::hal::st::stm32f4::stm32f407::cryp
