Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Wed Nov 18 12:01:08 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 362 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 338 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.338        0.000                      0                19427        0.042        0.000                      0                19427        2.927        0.000                       0                  7490  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.338        0.000                      0                19427        0.042        0.000                      0                19427        2.927        0.000                       0                  7490  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.338ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.338ns  (required time - arrival time)
  Source:                 par_reset8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A1_1/mem_reg[1][3][14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.643ns  (logic 2.058ns (30.980%)  route 4.585ns (69.020%))
  Logic Levels:           15  (CARRY8=2 LUT2=2 LUT3=1 LUT4=2 LUT6=7 RAMS32=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7873, unset)         0.035     0.035    par_reset8/clk
    SLICE_X12Y49         FDRE                                         r  par_reset8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  par_reset8/out_reg[0]/Q
                         net (fo=7, routed)           0.253     0.384    fsm28/par_reset8_out
    SLICE_X13Y47         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     0.561 f  fsm28/out[3]_i_3__6/O
                         net (fo=23, routed)          0.290     0.851    fsm2/out[0]_i_2__7_0
    SLICE_X9Y48          LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.148     0.999 f  fsm2/out[0]_i_4__5/O
                         net (fo=1, routed)           0.550     1.549    fsm1/out_reg[0]_32
    SLICE_X15Y45         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     1.612 f  fsm1/out[0]_i_2__7/O
                         net (fo=21, routed)          0.196     1.808    fsm1/out_reg[0]_17
    SLICE_X17Y44         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     1.908 r  fsm1/mem[0][0][31]_i_9__1/O
                         net (fo=47, routed)          0.495     2.403    j0/mem[0][0][31]_i_13__1
    SLICE_X25Y40         LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.116     2.519 r  j0/mem_reg_0_3_0_0_i_19/O
                         net (fo=1, routed)           0.067     2.586    fsm8/mem_reg_0_3_0_0_i_4__4_0
    SLICE_X25Y40         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.177     2.763 f  fsm8/mem_reg_0_3_0_0_i_13/O
                         net (fo=4, routed)           0.232     2.995    fsm16/mem_reg_0_3_0_0_i_4__3_1
    SLICE_X22Y38         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     3.059 r  fsm16/mem_reg_0_3_0_0_i_12__0/O
                         net (fo=1, routed)           0.195     3.254    fsm16/mem_reg_0_3_0_0_i_12__0_n_0
    SLICE_X19Y36         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.062     3.316 r  fsm16/mem_reg_0_3_0_0_i_4__3/O
                         net (fo=32, routed)          0.460     3.776    x0/mem_reg_0_3_6_6/A1
    SLICE_X19Y33         RAMS32 (Prop_B6LUT_SLICEM_ADR1_O)
                                                      0.150     3.926 r  x0/mem_reg_0_3_6_6/SP/O
                         net (fo=5, routed)           0.301     4.227    x0/clk_0[6]
    SLICE_X18Y39         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.195     4.422 r  x0/out[7]_i_19__1/O
                         net (fo=1, routed)           0.223     4.645    fsm4/out_reg[7]_7
    SLICE_X18Y39         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     4.824 r  fsm4/out[7]_i_3__4/O
                         net (fo=2, routed)           0.259     5.083    add15/left[6]
    SLICE_X15Y37         LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     5.230 r  add15/out[7]_i_11/O
                         net (fo=1, routed)           0.009     5.239    add15/out[7]_i_11_n_0
    SLICE_X15Y37         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     5.387 r  add15/out_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.415    add15/out_reg[7]_i_1_n_0
    SLICE_X15Y38         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.136     5.551 r  add15/out_reg[15]_i_1/O[6]
                         net (fo=4, routed)           0.442     5.993    A_int_read0_0/out[14]
    SLICE_X14Y34         LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     6.093 r  A_int_read0_0/mem[0][0][14]_i_1/O
                         net (fo=16, routed)          0.585     6.678    A1_1/D[14]
    SLICE_X12Y30         FDRE                                         r  A1_1/mem_reg[1][3][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7873, unset)         0.024     7.024    A1_1/clk
    SLICE_X12Y30         FDRE                                         r  A1_1/mem_reg[1][3][14]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X12Y30         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     7.016    A1_1/mem_reg[1][3][14]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -6.678    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.350ns  (required time - arrival time)
  Source:                 par_reset8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A1_1/mem_reg[1][0][14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.633ns  (logic 2.058ns (31.027%)  route 4.575ns (68.973%))
  Logic Levels:           15  (CARRY8=2 LUT2=2 LUT3=1 LUT4=2 LUT6=7 RAMS32=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7873, unset)         0.035     0.035    par_reset8/clk
    SLICE_X12Y49         FDRE                                         r  par_reset8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  par_reset8/out_reg[0]/Q
                         net (fo=7, routed)           0.253     0.384    fsm28/par_reset8_out
    SLICE_X13Y47         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     0.561 f  fsm28/out[3]_i_3__6/O
                         net (fo=23, routed)          0.290     0.851    fsm2/out[0]_i_2__7_0
    SLICE_X9Y48          LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.148     0.999 f  fsm2/out[0]_i_4__5/O
                         net (fo=1, routed)           0.550     1.549    fsm1/out_reg[0]_32
    SLICE_X15Y45         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     1.612 f  fsm1/out[0]_i_2__7/O
                         net (fo=21, routed)          0.196     1.808    fsm1/out_reg[0]_17
    SLICE_X17Y44         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     1.908 r  fsm1/mem[0][0][31]_i_9__1/O
                         net (fo=47, routed)          0.495     2.403    j0/mem[0][0][31]_i_13__1
    SLICE_X25Y40         LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.116     2.519 r  j0/mem_reg_0_3_0_0_i_19/O
                         net (fo=1, routed)           0.067     2.586    fsm8/mem_reg_0_3_0_0_i_4__4_0
    SLICE_X25Y40         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.177     2.763 f  fsm8/mem_reg_0_3_0_0_i_13/O
                         net (fo=4, routed)           0.232     2.995    fsm16/mem_reg_0_3_0_0_i_4__3_1
    SLICE_X22Y38         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     3.059 r  fsm16/mem_reg_0_3_0_0_i_12__0/O
                         net (fo=1, routed)           0.195     3.254    fsm16/mem_reg_0_3_0_0_i_12__0_n_0
    SLICE_X19Y36         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.062     3.316 r  fsm16/mem_reg_0_3_0_0_i_4__3/O
                         net (fo=32, routed)          0.460     3.776    x0/mem_reg_0_3_6_6/A1
    SLICE_X19Y33         RAMS32 (Prop_B6LUT_SLICEM_ADR1_O)
                                                      0.150     3.926 r  x0/mem_reg_0_3_6_6/SP/O
                         net (fo=5, routed)           0.301     4.227    x0/clk_0[6]
    SLICE_X18Y39         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.195     4.422 r  x0/out[7]_i_19__1/O
                         net (fo=1, routed)           0.223     4.645    fsm4/out_reg[7]_7
    SLICE_X18Y39         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     4.824 r  fsm4/out[7]_i_3__4/O
                         net (fo=2, routed)           0.259     5.083    add15/left[6]
    SLICE_X15Y37         LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     5.230 r  add15/out[7]_i_11/O
                         net (fo=1, routed)           0.009     5.239    add15/out[7]_i_11_n_0
    SLICE_X15Y37         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     5.387 r  add15/out_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.415    add15/out_reg[7]_i_1_n_0
    SLICE_X15Y38         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.136     5.551 r  add15/out_reg[15]_i_1/O[6]
                         net (fo=4, routed)           0.442     5.993    A_int_read0_0/out[14]
    SLICE_X14Y34         LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     6.093 r  A_int_read0_0/mem[0][0][14]_i_1/O
                         net (fo=16, routed)          0.575     6.668    A1_1/D[14]
    SLICE_X14Y29         FDRE                                         r  A1_1/mem_reg[1][0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7873, unset)         0.026     7.026    A1_1/clk
    SLICE_X14Y29         FDRE                                         r  A1_1/mem_reg[1][0][14]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X14Y29         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    A1_1/mem_reg[1][0][14]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.668    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 par_reset8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A1_1/mem_reg[2][2][14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.598ns  (logic 2.058ns (31.191%)  route 4.540ns (68.809%))
  Logic Levels:           15  (CARRY8=2 LUT2=2 LUT3=1 LUT4=2 LUT6=7 RAMS32=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7873, unset)         0.035     0.035    par_reset8/clk
    SLICE_X12Y49         FDRE                                         r  par_reset8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  par_reset8/out_reg[0]/Q
                         net (fo=7, routed)           0.253     0.384    fsm28/par_reset8_out
    SLICE_X13Y47         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     0.561 f  fsm28/out[3]_i_3__6/O
                         net (fo=23, routed)          0.290     0.851    fsm2/out[0]_i_2__7_0
    SLICE_X9Y48          LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.148     0.999 f  fsm2/out[0]_i_4__5/O
                         net (fo=1, routed)           0.550     1.549    fsm1/out_reg[0]_32
    SLICE_X15Y45         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     1.612 f  fsm1/out[0]_i_2__7/O
                         net (fo=21, routed)          0.196     1.808    fsm1/out_reg[0]_17
    SLICE_X17Y44         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     1.908 r  fsm1/mem[0][0][31]_i_9__1/O
                         net (fo=47, routed)          0.495     2.403    j0/mem[0][0][31]_i_13__1
    SLICE_X25Y40         LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.116     2.519 r  j0/mem_reg_0_3_0_0_i_19/O
                         net (fo=1, routed)           0.067     2.586    fsm8/mem_reg_0_3_0_0_i_4__4_0
    SLICE_X25Y40         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.177     2.763 f  fsm8/mem_reg_0_3_0_0_i_13/O
                         net (fo=4, routed)           0.232     2.995    fsm16/mem_reg_0_3_0_0_i_4__3_1
    SLICE_X22Y38         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     3.059 r  fsm16/mem_reg_0_3_0_0_i_12__0/O
                         net (fo=1, routed)           0.195     3.254    fsm16/mem_reg_0_3_0_0_i_12__0_n_0
    SLICE_X19Y36         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.062     3.316 r  fsm16/mem_reg_0_3_0_0_i_4__3/O
                         net (fo=32, routed)          0.460     3.776    x0/mem_reg_0_3_6_6/A1
    SLICE_X19Y33         RAMS32 (Prop_B6LUT_SLICEM_ADR1_O)
                                                      0.150     3.926 r  x0/mem_reg_0_3_6_6/SP/O
                         net (fo=5, routed)           0.301     4.227    x0/clk_0[6]
    SLICE_X18Y39         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.195     4.422 r  x0/out[7]_i_19__1/O
                         net (fo=1, routed)           0.223     4.645    fsm4/out_reg[7]_7
    SLICE_X18Y39         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     4.824 r  fsm4/out[7]_i_3__4/O
                         net (fo=2, routed)           0.259     5.083    add15/left[6]
    SLICE_X15Y37         LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     5.230 r  add15/out[7]_i_11/O
                         net (fo=1, routed)           0.009     5.239    add15/out[7]_i_11_n_0
    SLICE_X15Y37         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     5.387 r  add15/out_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.415    add15/out_reg[7]_i_1_n_0
    SLICE_X15Y38         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.136     5.551 r  add15/out_reg[15]_i_1/O[6]
                         net (fo=4, routed)           0.442     5.993    A_int_read0_0/out[14]
    SLICE_X14Y34         LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     6.093 r  A_int_read0_0/mem[0][0][14]_i_1/O
                         net (fo=16, routed)          0.540     6.633    A1_1/D[14]
    SLICE_X12Y30         FDRE                                         r  A1_1/mem_reg[2][2][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7873, unset)         0.025     7.025    A1_1/clk
    SLICE_X12Y30         FDRE                                         r  A1_1/mem_reg[2][2][14]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X12Y30         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     7.017    A1_1/mem_reg[2][2][14]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -6.633    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.385ns  (required time - arrival time)
  Source:                 par_reset8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A1_1/mem_reg[3][1][14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.596ns  (logic 2.058ns (31.201%)  route 4.538ns (68.799%))
  Logic Levels:           15  (CARRY8=2 LUT2=2 LUT3=1 LUT4=2 LUT6=7 RAMS32=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7873, unset)         0.035     0.035    par_reset8/clk
    SLICE_X12Y49         FDRE                                         r  par_reset8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  par_reset8/out_reg[0]/Q
                         net (fo=7, routed)           0.253     0.384    fsm28/par_reset8_out
    SLICE_X13Y47         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     0.561 f  fsm28/out[3]_i_3__6/O
                         net (fo=23, routed)          0.290     0.851    fsm2/out[0]_i_2__7_0
    SLICE_X9Y48          LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.148     0.999 f  fsm2/out[0]_i_4__5/O
                         net (fo=1, routed)           0.550     1.549    fsm1/out_reg[0]_32
    SLICE_X15Y45         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     1.612 f  fsm1/out[0]_i_2__7/O
                         net (fo=21, routed)          0.196     1.808    fsm1/out_reg[0]_17
    SLICE_X17Y44         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     1.908 r  fsm1/mem[0][0][31]_i_9__1/O
                         net (fo=47, routed)          0.495     2.403    j0/mem[0][0][31]_i_13__1
    SLICE_X25Y40         LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.116     2.519 r  j0/mem_reg_0_3_0_0_i_19/O
                         net (fo=1, routed)           0.067     2.586    fsm8/mem_reg_0_3_0_0_i_4__4_0
    SLICE_X25Y40         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.177     2.763 f  fsm8/mem_reg_0_3_0_0_i_13/O
                         net (fo=4, routed)           0.232     2.995    fsm16/mem_reg_0_3_0_0_i_4__3_1
    SLICE_X22Y38         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     3.059 r  fsm16/mem_reg_0_3_0_0_i_12__0/O
                         net (fo=1, routed)           0.195     3.254    fsm16/mem_reg_0_3_0_0_i_12__0_n_0
    SLICE_X19Y36         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.062     3.316 r  fsm16/mem_reg_0_3_0_0_i_4__3/O
                         net (fo=32, routed)          0.460     3.776    x0/mem_reg_0_3_6_6/A1
    SLICE_X19Y33         RAMS32 (Prop_B6LUT_SLICEM_ADR1_O)
                                                      0.150     3.926 r  x0/mem_reg_0_3_6_6/SP/O
                         net (fo=5, routed)           0.301     4.227    x0/clk_0[6]
    SLICE_X18Y39         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.195     4.422 r  x0/out[7]_i_19__1/O
                         net (fo=1, routed)           0.223     4.645    fsm4/out_reg[7]_7
    SLICE_X18Y39         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     4.824 r  fsm4/out[7]_i_3__4/O
                         net (fo=2, routed)           0.259     5.083    add15/left[6]
    SLICE_X15Y37         LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     5.230 r  add15/out[7]_i_11/O
                         net (fo=1, routed)           0.009     5.239    add15/out[7]_i_11_n_0
    SLICE_X15Y37         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     5.387 r  add15/out_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.415    add15/out_reg[7]_i_1_n_0
    SLICE_X15Y38         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.136     5.551 r  add15/out_reg[15]_i_1/O[6]
                         net (fo=4, routed)           0.442     5.993    A_int_read0_0/out[14]
    SLICE_X14Y34         LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     6.093 r  A_int_read0_0/mem[0][0][14]_i_1/O
                         net (fo=16, routed)          0.538     6.631    A1_1/D[14]
    SLICE_X13Y28         FDRE                                         r  A1_1/mem_reg[3][1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7873, unset)         0.024     7.024    A1_1/clk
    SLICE_X13Y28         FDRE                                         r  A1_1/mem_reg[3][1][14]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X13Y28         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     7.016    A1_1/mem_reg[3][1][14]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -6.631    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 par_reset8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A1_1/mem_reg[0][3][14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.548ns  (logic 2.058ns (31.429%)  route 4.490ns (68.571%))
  Logic Levels:           15  (CARRY8=2 LUT2=2 LUT3=1 LUT4=2 LUT6=7 RAMS32=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7873, unset)         0.035     0.035    par_reset8/clk
    SLICE_X12Y49         FDRE                                         r  par_reset8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  par_reset8/out_reg[0]/Q
                         net (fo=7, routed)           0.253     0.384    fsm28/par_reset8_out
    SLICE_X13Y47         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     0.561 f  fsm28/out[3]_i_3__6/O
                         net (fo=23, routed)          0.290     0.851    fsm2/out[0]_i_2__7_0
    SLICE_X9Y48          LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.148     0.999 f  fsm2/out[0]_i_4__5/O
                         net (fo=1, routed)           0.550     1.549    fsm1/out_reg[0]_32
    SLICE_X15Y45         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     1.612 f  fsm1/out[0]_i_2__7/O
                         net (fo=21, routed)          0.196     1.808    fsm1/out_reg[0]_17
    SLICE_X17Y44         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     1.908 r  fsm1/mem[0][0][31]_i_9__1/O
                         net (fo=47, routed)          0.495     2.403    j0/mem[0][0][31]_i_13__1
    SLICE_X25Y40         LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.116     2.519 r  j0/mem_reg_0_3_0_0_i_19/O
                         net (fo=1, routed)           0.067     2.586    fsm8/mem_reg_0_3_0_0_i_4__4_0
    SLICE_X25Y40         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.177     2.763 f  fsm8/mem_reg_0_3_0_0_i_13/O
                         net (fo=4, routed)           0.232     2.995    fsm16/mem_reg_0_3_0_0_i_4__3_1
    SLICE_X22Y38         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     3.059 r  fsm16/mem_reg_0_3_0_0_i_12__0/O
                         net (fo=1, routed)           0.195     3.254    fsm16/mem_reg_0_3_0_0_i_12__0_n_0
    SLICE_X19Y36         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.062     3.316 r  fsm16/mem_reg_0_3_0_0_i_4__3/O
                         net (fo=32, routed)          0.460     3.776    x0/mem_reg_0_3_6_6/A1
    SLICE_X19Y33         RAMS32 (Prop_B6LUT_SLICEM_ADR1_O)
                                                      0.150     3.926 r  x0/mem_reg_0_3_6_6/SP/O
                         net (fo=5, routed)           0.301     4.227    x0/clk_0[6]
    SLICE_X18Y39         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.195     4.422 r  x0/out[7]_i_19__1/O
                         net (fo=1, routed)           0.223     4.645    fsm4/out_reg[7]_7
    SLICE_X18Y39         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     4.824 r  fsm4/out[7]_i_3__4/O
                         net (fo=2, routed)           0.259     5.083    add15/left[6]
    SLICE_X15Y37         LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     5.230 r  add15/out[7]_i_11/O
                         net (fo=1, routed)           0.009     5.239    add15/out[7]_i_11_n_0
    SLICE_X15Y37         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     5.387 r  add15/out_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.415    add15/out_reg[7]_i_1_n_0
    SLICE_X15Y38         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.136     5.551 r  add15/out_reg[15]_i_1/O[6]
                         net (fo=4, routed)           0.442     5.993    A_int_read0_0/out[14]
    SLICE_X14Y34         LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     6.093 r  A_int_read0_0/mem[0][0][14]_i_1/O
                         net (fo=16, routed)          0.490     6.583    A1_1/D[14]
    SLICE_X13Y28         FDRE                                         r  A1_1/mem_reg[0][3][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7873, unset)         0.025     7.025    A1_1/clk
    SLICE_X13Y28         FDRE                                         r  A1_1/mem_reg[0][3][14]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X13Y28         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     7.017    A1_1/mem_reg[0][3][14]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -6.583    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 par_reset8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A1_1/mem_reg[3][0][27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.548ns  (logic 2.019ns (30.834%)  route 4.529ns (69.166%))
  Logic Levels:           17  (CARRY8=4 LUT2=2 LUT3=1 LUT4=2 LUT6=7 RAMS32=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7873, unset)         0.035     0.035    par_reset8/clk
    SLICE_X12Y49         FDRE                                         r  par_reset8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  par_reset8/out_reg[0]/Q
                         net (fo=7, routed)           0.253     0.384    fsm28/par_reset8_out
    SLICE_X13Y47         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     0.561 f  fsm28/out[3]_i_3__6/O
                         net (fo=23, routed)          0.290     0.851    fsm2/out[0]_i_2__7_0
    SLICE_X9Y48          LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.148     0.999 f  fsm2/out[0]_i_4__5/O
                         net (fo=1, routed)           0.550     1.549    fsm1/out_reg[0]_32
    SLICE_X15Y45         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     1.612 f  fsm1/out[0]_i_2__7/O
                         net (fo=21, routed)          0.196     1.808    fsm1/out_reg[0]_17
    SLICE_X17Y44         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     1.908 r  fsm1/mem[0][0][31]_i_9__1/O
                         net (fo=47, routed)          0.495     2.403    j0/mem[0][0][31]_i_13__1
    SLICE_X25Y40         LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.116     2.519 r  j0/mem_reg_0_3_0_0_i_19/O
                         net (fo=1, routed)           0.067     2.586    fsm8/mem_reg_0_3_0_0_i_4__4_0
    SLICE_X25Y40         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.177     2.763 f  fsm8/mem_reg_0_3_0_0_i_13/O
                         net (fo=4, routed)           0.232     2.995    fsm16/mem_reg_0_3_0_0_i_4__3_1
    SLICE_X22Y38         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     3.059 r  fsm16/mem_reg_0_3_0_0_i_12__0/O
                         net (fo=1, routed)           0.195     3.254    fsm16/mem_reg_0_3_0_0_i_12__0_n_0
    SLICE_X19Y36         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.062     3.316 r  fsm16/mem_reg_0_3_0_0_i_4__3/O
                         net (fo=32, routed)          0.460     3.776    x0/mem_reg_0_3_6_6/A1
    SLICE_X19Y33         RAMS32 (Prop_B6LUT_SLICEM_ADR1_O)
                                                      0.150     3.926 r  x0/mem_reg_0_3_6_6/SP/O
                         net (fo=5, routed)           0.301     4.227    x0/clk_0[6]
    SLICE_X18Y39         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.195     4.422 r  x0/out[7]_i_19__1/O
                         net (fo=1, routed)           0.223     4.645    fsm4/out_reg[7]_7
    SLICE_X18Y39         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     4.824 r  fsm4/out[7]_i_3__4/O
                         net (fo=2, routed)           0.259     5.083    add15/left[6]
    SLICE_X15Y37         LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     5.230 r  add15/out[7]_i_11/O
                         net (fo=1, routed)           0.009     5.239    add15/out[7]_i_11_n_0
    SLICE_X15Y37         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     5.387 r  add15/out_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.415    add15/out_reg[7]_i_1_n_0
    SLICE_X15Y38         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.438 r  add15/out_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.466    add15/out_reg[15]_i_1_n_0
    SLICE_X15Y39         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.489 r  add15/out_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.517    add15/out_reg[23]_i_1_n_0
    SLICE_X15Y40         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.111     5.628 r  add15/out_reg[31]_i_2/O[3]
                         net (fo=4, routed)           0.147     5.775    A_int_read0_0/out[27]
    SLICE_X15Y41         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.040     5.815 r  A_int_read0_0/mem[0][0][27]_i_1/O
                         net (fo=16, routed)          0.768     6.583    A1_1/D[27]
    SLICE_X11Y32         FDRE                                         r  A1_1/mem_reg[3][0][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7873, unset)         0.025     7.025    A1_1/clk
    SLICE_X11Y32         FDRE                                         r  A1_1/mem_reg[3][0][27]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X11Y32         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     7.017    A1_1/mem_reg[3][0][27]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -6.583    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.435ns  (required time - arrival time)
  Source:                 par_reset8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A1_1/mem_reg[2][3][23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.546ns  (logic 2.062ns (31.500%)  route 4.484ns (68.500%))
  Logic Levels:           16  (CARRY8=3 LUT2=2 LUT3=1 LUT4=2 LUT6=7 RAMS32=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7873, unset)         0.035     0.035    par_reset8/clk
    SLICE_X12Y49         FDRE                                         r  par_reset8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  par_reset8/out_reg[0]/Q
                         net (fo=7, routed)           0.253     0.384    fsm28/par_reset8_out
    SLICE_X13Y47         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     0.561 f  fsm28/out[3]_i_3__6/O
                         net (fo=23, routed)          0.290     0.851    fsm2/out[0]_i_2__7_0
    SLICE_X9Y48          LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.148     0.999 f  fsm2/out[0]_i_4__5/O
                         net (fo=1, routed)           0.550     1.549    fsm1/out_reg[0]_32
    SLICE_X15Y45         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     1.612 f  fsm1/out[0]_i_2__7/O
                         net (fo=21, routed)          0.196     1.808    fsm1/out_reg[0]_17
    SLICE_X17Y44         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     1.908 r  fsm1/mem[0][0][31]_i_9__1/O
                         net (fo=47, routed)          0.495     2.403    j0/mem[0][0][31]_i_13__1
    SLICE_X25Y40         LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.116     2.519 r  j0/mem_reg_0_3_0_0_i_19/O
                         net (fo=1, routed)           0.067     2.586    fsm8/mem_reg_0_3_0_0_i_4__4_0
    SLICE_X25Y40         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.177     2.763 f  fsm8/mem_reg_0_3_0_0_i_13/O
                         net (fo=4, routed)           0.232     2.995    fsm16/mem_reg_0_3_0_0_i_4__3_1
    SLICE_X22Y38         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     3.059 r  fsm16/mem_reg_0_3_0_0_i_12__0/O
                         net (fo=1, routed)           0.195     3.254    fsm16/mem_reg_0_3_0_0_i_12__0_n_0
    SLICE_X19Y36         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.062     3.316 r  fsm16/mem_reg_0_3_0_0_i_4__3/O
                         net (fo=32, routed)          0.460     3.776    x0/mem_reg_0_3_6_6/A1
    SLICE_X19Y33         RAMS32 (Prop_B6LUT_SLICEM_ADR1_O)
                                                      0.150     3.926 r  x0/mem_reg_0_3_6_6/SP/O
                         net (fo=5, routed)           0.301     4.227    x0/clk_0[6]
    SLICE_X18Y39         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.195     4.422 r  x0/out[7]_i_19__1/O
                         net (fo=1, routed)           0.223     4.645    fsm4/out_reg[7]_7
    SLICE_X18Y39         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     4.824 r  fsm4/out[7]_i_3__4/O
                         net (fo=2, routed)           0.259     5.083    add15/left[6]
    SLICE_X15Y37         LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     5.230 r  add15/out[7]_i_11/O
                         net (fo=1, routed)           0.009     5.239    add15/out[7]_i_11_n_0
    SLICE_X15Y37         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     5.387 r  add15/out_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.415    add15/out_reg[7]_i_1_n_0
    SLICE_X15Y38         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.438 r  add15/out_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.466    add15/out_reg[15]_i_1_n_0
    SLICE_X15Y39         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.153     5.619 r  add15/out_reg[23]_i_1/O[7]
                         net (fo=4, routed)           0.437     6.056    A_int_read0_0/out[23]
    SLICE_X14Y36         LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.064     6.120 r  A_int_read0_0/mem[0][0][23]_i_1/O
                         net (fo=16, routed)          0.461     6.581    A1_1/D[23]
    SLICE_X11Y35         FDRE                                         r  A1_1/mem_reg[2][3][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7873, unset)         0.024     7.024    A1_1/clk
    SLICE_X11Y35         FDRE                                         r  A1_1/mem_reg[2][3][23]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X11Y35         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     7.016    A1_1/mem_reg[2][3][23]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -6.581    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.445ns  (required time - arrival time)
  Source:                 par_reset8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A1_1/mem_reg[0][2][20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.537ns  (logic 1.999ns (30.580%)  route 4.538ns (69.420%))
  Logic Levels:           16  (CARRY8=3 LUT2=2 LUT3=1 LUT4=2 LUT6=7 RAMS32=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7873, unset)         0.035     0.035    par_reset8/clk
    SLICE_X12Y49         FDRE                                         r  par_reset8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  par_reset8/out_reg[0]/Q
                         net (fo=7, routed)           0.253     0.384    fsm28/par_reset8_out
    SLICE_X13Y47         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     0.561 f  fsm28/out[3]_i_3__6/O
                         net (fo=23, routed)          0.290     0.851    fsm2/out[0]_i_2__7_0
    SLICE_X9Y48          LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.148     0.999 f  fsm2/out[0]_i_4__5/O
                         net (fo=1, routed)           0.550     1.549    fsm1/out_reg[0]_32
    SLICE_X15Y45         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     1.612 f  fsm1/out[0]_i_2__7/O
                         net (fo=21, routed)          0.196     1.808    fsm1/out_reg[0]_17
    SLICE_X17Y44         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     1.908 r  fsm1/mem[0][0][31]_i_9__1/O
                         net (fo=47, routed)          0.495     2.403    j0/mem[0][0][31]_i_13__1
    SLICE_X25Y40         LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.116     2.519 r  j0/mem_reg_0_3_0_0_i_19/O
                         net (fo=1, routed)           0.067     2.586    fsm8/mem_reg_0_3_0_0_i_4__4_0
    SLICE_X25Y40         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.177     2.763 f  fsm8/mem_reg_0_3_0_0_i_13/O
                         net (fo=4, routed)           0.232     2.995    fsm16/mem_reg_0_3_0_0_i_4__3_1
    SLICE_X22Y38         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     3.059 r  fsm16/mem_reg_0_3_0_0_i_12__0/O
                         net (fo=1, routed)           0.195     3.254    fsm16/mem_reg_0_3_0_0_i_12__0_n_0
    SLICE_X19Y36         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.062     3.316 r  fsm16/mem_reg_0_3_0_0_i_4__3/O
                         net (fo=32, routed)          0.460     3.776    x0/mem_reg_0_3_6_6/A1
    SLICE_X19Y33         RAMS32 (Prop_B6LUT_SLICEM_ADR1_O)
                                                      0.150     3.926 r  x0/mem_reg_0_3_6_6/SP/O
                         net (fo=5, routed)           0.301     4.227    x0/clk_0[6]
    SLICE_X18Y39         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.195     4.422 r  x0/out[7]_i_19__1/O
                         net (fo=1, routed)           0.223     4.645    fsm4/out_reg[7]_7
    SLICE_X18Y39         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     4.824 r  fsm4/out[7]_i_3__4/O
                         net (fo=2, routed)           0.259     5.083    add15/left[6]
    SLICE_X15Y37         LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     5.230 r  add15/out[7]_i_11/O
                         net (fo=1, routed)           0.009     5.239    add15/out[7]_i_11_n_0
    SLICE_X15Y37         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     5.387 r  add15/out_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.415    add15/out_reg[7]_i_1_n_0
    SLICE_X15Y38         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.438 r  add15/out_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.466    add15/out_reg[15]_i_1_n_0
    SLICE_X15Y39         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.116     5.582 r  add15/out_reg[23]_i_1/O[4]
                         net (fo=4, routed)           0.396     5.978    A_int_read0_0/out[20]
    SLICE_X14Y35         LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.038     6.016 r  A_int_read0_0/mem[0][0][20]_i_1/O
                         net (fo=16, routed)          0.556     6.572    A1_1/D[20]
    SLICE_X12Y37         FDRE                                         r  A1_1/mem_reg[0][2][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7873, unset)         0.025     7.025    A1_1/clk
    SLICE_X12Y37         FDRE                                         r  A1_1/mem_reg[0][2][20]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X12Y37         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027     7.017    A1_1/mem_reg[0][2][20]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -6.572    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.447ns  (required time - arrival time)
  Source:                 fsm28/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A1_0/mem_reg[3][3][20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.535ns  (logic 2.049ns (31.354%)  route 4.486ns (68.646%))
  Logic Levels:           16  (CARRY8=2 LUT4=2 LUT5=3 LUT6=8 RAMS32=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7873, unset)         0.035     0.035    fsm28/clk
    SLICE_X13Y43         FDRE                                         r  fsm28/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm28/out_reg[0]/Q
                         net (fo=27, routed)          0.261     0.393    fsm28/fsm28_out[0]
    SLICE_X13Y46         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.147     0.540 r  fsm28/out[3]_i_4__7/O
                         net (fo=17, routed)          0.185     0.725    fsm24/out_reg[0]_2
    SLICE_X13Y50         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.063     0.788 f  fsm24/out[0]_i_3__4/O
                         net (fo=4, routed)           0.114     0.902    fsm23/out_reg[0]_62
    SLICE_X13Y51         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     1.050 f  fsm23/v1_int0_addr0[3]_INST_0_i_3/O
                         net (fo=11, routed)          0.373     1.423    fsm23/v1_int0_addr0[3]_INST_0_i_3_n_0
    SLICE_X16Y51         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     1.521 f  fsm23/x_int0_addr0[3]_INST_0_i_1/O
                         net (fo=49, routed)          0.446     1.967    fsm23/out_reg[0]_9
    SLICE_X18Y46         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     2.081 r  fsm23/mem_reg_0_3_0_0_i_6__2/O
                         net (fo=36, routed)          0.172     2.253    fsm23/y1_addr01
    SLICE_X19Y45         LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.115     2.368 r  fsm23/mem_reg_0_3_0_0_i_25/O
                         net (fo=1, routed)           0.107     2.475    fsm23/mem_reg_0_3_0_0_i_25_n_0
    SLICE_X19Y45         LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     2.591 r  fsm23/mem_reg_0_3_0_0_i_13__2/O
                         net (fo=2, routed)           0.199     2.790    fsm23/out_reg[0]_4
    SLICE_X19Y44         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.064     2.854 r  fsm23/mem_reg_0_3_0_0_i_7__4/O
                         net (fo=11, routed)          0.443     3.297    fsm23/out_reg[0]_1
    SLICE_X20Y37         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.114     3.411 r  fsm23/mem_reg_0_3_0_0_i_3__3/O
                         net (fo=32, routed)          0.423     3.834    x1/mem_reg_0_3_11_11/A0
    SLICE_X20Y35         RAMS32 (Prop_G6LUT_SLICEM_ADR0_O)
                                                      0.179     4.013 r  x1/mem_reg_0_3_11_11/SP/O
                         net (fo=5, routed)           0.398     4.411    fsm14/read_data3_out[11]
    SLICE_X19Y34         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.148     4.559 r  fsm14/out[15]_i_22/O
                         net (fo=1, routed)           0.222     4.781    fsm6/out_reg[15]_3
    SLICE_X17Y34         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.149     4.930 r  fsm6/out[15]_i_6__3/O
                         net (fo=2, routed)           0.175     5.105    add13/left[11]
    SLICE_X15Y34         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     5.144 r  add13/out[15]_i_14/O
                         net (fo=1, routed)           0.010     5.154    add13/out[15]_i_14_n_0
    SLICE_X15Y34         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     5.349 r  add13/out_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.377    add13/out_reg[15]_i_1_n_0
    SLICE_X15Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.116     5.493 r  add13/out_reg[23]_i_1/O[4]
                         net (fo=4, routed)           0.379     5.872    A_int_read0_0/mem_reg[2][3][31][20]
    SLICE_X14Y34         LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.147     6.019 r  A_int_read0_0/mem[0][0][20]_i_1__0/O
                         net (fo=16, routed)          0.551     6.570    A1_0/D[20]
    SLICE_X12Y34         FDRE                                         r  A1_0/mem_reg[3][3][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7873, unset)         0.025     7.025    A1_0/clk
    SLICE_X12Y34         FDRE                                         r  A1_0/mem_reg[3][3][20]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X12Y34         FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.027     7.017    A1_0/mem_reg[3][3][20]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -6.570    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.450ns  (required time - arrival time)
  Source:                 par_reset8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A1_1/mem_reg[3][1][23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.532ns  (logic 2.062ns (31.568%)  route 4.470ns (68.432%))
  Logic Levels:           16  (CARRY8=3 LUT2=2 LUT3=1 LUT4=2 LUT6=7 RAMS32=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7873, unset)         0.035     0.035    par_reset8/clk
    SLICE_X12Y49         FDRE                                         r  par_reset8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  par_reset8/out_reg[0]/Q
                         net (fo=7, routed)           0.253     0.384    fsm28/par_reset8_out
    SLICE_X13Y47         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     0.561 f  fsm28/out[3]_i_3__6/O
                         net (fo=23, routed)          0.290     0.851    fsm2/out[0]_i_2__7_0
    SLICE_X9Y48          LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.148     0.999 f  fsm2/out[0]_i_4__5/O
                         net (fo=1, routed)           0.550     1.549    fsm1/out_reg[0]_32
    SLICE_X15Y45         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     1.612 f  fsm1/out[0]_i_2__7/O
                         net (fo=21, routed)          0.196     1.808    fsm1/out_reg[0]_17
    SLICE_X17Y44         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     1.908 r  fsm1/mem[0][0][31]_i_9__1/O
                         net (fo=47, routed)          0.495     2.403    j0/mem[0][0][31]_i_13__1
    SLICE_X25Y40         LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.116     2.519 r  j0/mem_reg_0_3_0_0_i_19/O
                         net (fo=1, routed)           0.067     2.586    fsm8/mem_reg_0_3_0_0_i_4__4_0
    SLICE_X25Y40         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.177     2.763 f  fsm8/mem_reg_0_3_0_0_i_13/O
                         net (fo=4, routed)           0.232     2.995    fsm16/mem_reg_0_3_0_0_i_4__3_1
    SLICE_X22Y38         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     3.059 r  fsm16/mem_reg_0_3_0_0_i_12__0/O
                         net (fo=1, routed)           0.195     3.254    fsm16/mem_reg_0_3_0_0_i_12__0_n_0
    SLICE_X19Y36         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.062     3.316 r  fsm16/mem_reg_0_3_0_0_i_4__3/O
                         net (fo=32, routed)          0.460     3.776    x0/mem_reg_0_3_6_6/A1
    SLICE_X19Y33         RAMS32 (Prop_B6LUT_SLICEM_ADR1_O)
                                                      0.150     3.926 r  x0/mem_reg_0_3_6_6/SP/O
                         net (fo=5, routed)           0.301     4.227    x0/clk_0[6]
    SLICE_X18Y39         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.195     4.422 r  x0/out[7]_i_19__1/O
                         net (fo=1, routed)           0.223     4.645    fsm4/out_reg[7]_7
    SLICE_X18Y39         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     4.824 r  fsm4/out[7]_i_3__4/O
                         net (fo=2, routed)           0.259     5.083    add15/left[6]
    SLICE_X15Y37         LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     5.230 r  add15/out[7]_i_11/O
                         net (fo=1, routed)           0.009     5.239    add15/out[7]_i_11_n_0
    SLICE_X15Y37         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     5.387 r  add15/out_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.415    add15/out_reg[7]_i_1_n_0
    SLICE_X15Y38         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.438 r  add15/out_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.466    add15/out_reg[15]_i_1_n_0
    SLICE_X15Y39         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.153     5.619 r  add15/out_reg[23]_i_1/O[7]
                         net (fo=4, routed)           0.437     6.056    A_int_read0_0/out[23]
    SLICE_X14Y36         LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.064     6.120 r  A_int_read0_0/mem[0][0][23]_i_1/O
                         net (fo=16, routed)          0.447     6.567    A1_1/D[23]
    SLICE_X12Y32         FDRE                                         r  A1_1/mem_reg[3][1][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7873, unset)         0.025     7.025    A1_1/clk
    SLICE_X12Y32         FDRE                                         r  A1_1/mem_reg[3][1][23]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X12Y32         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027     7.017    A1_1/mem_reg[3][1][23]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -6.567    
  -------------------------------------------------------------------
                         slack                                  0.450    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 fsm7/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm7/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7873, unset)         0.012     0.012    fsm7/clk
    SLICE_X32Y47         FDRE                                         r  fsm7/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 f  fsm7/out_reg[0]/Q
                         net (fo=8, routed)           0.025     0.076    fsm7/out_reg_n_0_[0]
    SLICE_X32Y47         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.091 r  fsm7/out[0]_i_1__39/O
                         net (fo=1, routed)           0.015     0.106    fsm7/fsm7_in[0]
    SLICE_X32Y47         FDRE                                         r  fsm7/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7873, unset)         0.018     0.018    fsm7/clk
    SLICE_X32Y47         FDRE                                         r  fsm7/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X32Y47         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    fsm7/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 par_done_reg45/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg45/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7873, unset)         0.012     0.012    par_done_reg45/clk
    SLICE_X18Y54         FDRE                                         r  par_done_reg45/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y54         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg45/out_reg[0]/Q
                         net (fo=3, routed)           0.025     0.076    par_reset9/par_done_reg45_out
    SLICE_X18Y54         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.091 r  par_reset9/out[0]_i_1__156/O
                         net (fo=1, routed)           0.015     0.106    par_done_reg45/out_reg[0]_0
    SLICE_X18Y54         FDRE                                         r  par_done_reg45/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7873, unset)         0.018     0.018    par_done_reg45/clk
    SLICE_X18Y54         FDRE                                         r  par_done_reg45/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X18Y54         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg45/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 par_done_reg7/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg7/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7873, unset)         0.012     0.012    par_done_reg7/clk
    SLICE_X17Y48         FDRE                                         r  par_done_reg7/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg7/out_reg[0]/Q
                         net (fo=3, routed)           0.025     0.076    par_reset1/par_done_reg7_out
    SLICE_X17Y48         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.091 r  par_reset1/out[0]_i_1__71/O
                         net (fo=1, routed)           0.015     0.106    par_done_reg7/out_reg[0]_0
    SLICE_X17Y48         FDRE                                         r  par_done_reg7/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7873, unset)         0.018     0.018    par_done_reg7/clk
    SLICE_X17Y48         FDRE                                         r  par_done_reg7/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X17Y48         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg7/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 cond_computed1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7873, unset)         0.012     0.012    cond_computed1/clk
    SLICE_X12Y48         FDRE                                         r  cond_computed1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_computed1/out_reg[0]/Q
                         net (fo=4, routed)           0.027     0.078    fsm/cond_computed1_out
    SLICE_X12Y48         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     0.092 r  fsm/out[0]_i_1__54/O
                         net (fo=1, routed)           0.016     0.108    cond_computed1/out_reg[0]_0
    SLICE_X12Y48         FDRE                                         r  cond_computed1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7873, unset)         0.018     0.018    cond_computed1/clk
    SLICE_X12Y48         FDRE                                         r  cond_computed1/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X12Y48         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 cond_computed42/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed42/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7873, unset)         0.012     0.012    cond_computed42/clk
    SLICE_X18Y46         FDRE                                         r  cond_computed42/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_computed42/out_reg[0]/Q
                         net (fo=4, routed)           0.026     0.077    fsm23/cond_computed42_out
    SLICE_X18Y46         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     0.091 r  fsm23/out[0]_i_1__272/O
                         net (fo=1, routed)           0.017     0.108    cond_computed42/out_reg[0]_0
    SLICE_X18Y46         FDRE                                         r  cond_computed42/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7873, unset)         0.018     0.018    cond_computed42/clk
    SLICE_X18Y46         FDRE                                         r  cond_computed42/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X18Y46         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed42/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 done_reg/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7873, unset)         0.012     0.012    done_reg/clk
    SLICE_X12Y47         FDRE                                         r  done_reg/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 f  done_reg/out_reg[0]/Q
                         net (fo=6, routed)           0.027     0.078    u10/done_reg_out
    SLICE_X12Y47         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015     0.093 r  u10/out[0]_i_1__47/O
                         net (fo=1, routed)           0.015     0.108    done_reg/out_reg[0]_0
    SLICE_X12Y47         FDRE                                         r  done_reg/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7873, unset)         0.018     0.018    done_reg/clk
    SLICE_X12Y47         FDRE                                         r  done_reg/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X12Y47         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    done_reg/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 done_reg1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7873, unset)         0.012     0.012    done_reg1/clk
    SLICE_X12Y48         FDRE                                         r  done_reg1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 f  done_reg1/out_reg[0]/Q
                         net (fo=6, routed)           0.027     0.078    v10/done_reg1_out
    SLICE_X12Y48         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015     0.093 r  v10/out[0]_i_1__56/O
                         net (fo=1, routed)           0.015     0.108    done_reg1/out_reg[0]_1
    SLICE_X12Y48         FDRE                                         r  done_reg1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7873, unset)         0.018     0.018    done_reg1/clk
    SLICE_X12Y48         FDRE                                         r  done_reg1/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X12Y48         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    done_reg1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 done_reg42/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg42/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7873, unset)         0.012     0.012    done_reg42/clk
    SLICE_X18Y46         FDRE                                         r  done_reg42/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 f  done_reg42/out_reg[0]/Q
                         net (fo=6, routed)           0.027     0.078    y_sh_read0_0/done_reg42_out
    SLICE_X18Y46         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015     0.093 r  y_sh_read0_0/out[0]_i_1__274/O
                         net (fo=1, routed)           0.015     0.108    done_reg42/out_reg[0]_1
    SLICE_X18Y46         FDRE                                         r  done_reg42/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7873, unset)         0.018     0.018    done_reg42/clk
    SLICE_X18Y46         FDRE                                         r  done_reg42/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X18Y46         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    done_reg42/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 fsm13/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm13/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7873, unset)         0.012     0.012    fsm13/clk
    SLICE_X17Y19         FDRE                                         r  fsm13/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y19         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 f  fsm13/out_reg[0]/Q
                         net (fo=8, routed)           0.027     0.078    fsm13/Q[0]
    SLICE_X17Y19         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.093 r  fsm13/out[0]_i_1__15/O
                         net (fo=1, routed)           0.015     0.108    fsm13/fsm13_in[0]
    SLICE_X17Y19         FDRE                                         r  fsm13/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7873, unset)         0.018     0.018    fsm13/clk
    SLICE_X17Y19         FDRE                                         r  fsm13/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X17Y19         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    fsm13/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mult_pipe23/out_tmp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe23/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7873, unset)         0.013     0.013    mult_pipe23/clk
    SLICE_X38Y14         FDRE                                         r  mult_pipe23/out_tmp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe23/out_tmp_reg[9]/Q
                         net (fo=1, routed)           0.058     0.110    mult_pipe23/p_1_in[9]
    SLICE_X38Y15         FDRE                                         r  mult_pipe23/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7873, unset)         0.019     0.019    mult_pipe23/clk
    SLICE_X38Y15         FDRE                                         r  mult_pipe23/out_reg[9]/C
                         clock pessimism              0.000     0.019    
    SLICE_X38Y15         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.066    mult_pipe23/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X34Y48  u10/mem_reg_0_3_12_12/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X34Y48  u10/mem_reg_0_3_13_13/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X34Y48  u10/mem_reg_0_3_14_14/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X34Y48  u10/mem_reg_0_3_15_15/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X34Y48  u10/mem_reg_0_3_16_16/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X34Y48  u10/mem_reg_0_3_17_17/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X34Y48  u10/mem_reg_0_3_18_18/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X34Y48  u10/mem_reg_0_3_19_19/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X34Y48  u10/mem_reg_0_3_1_1/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X34Y48  u10/mem_reg_0_3_20_20/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X34Y48  u10/mem_reg_0_3_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X34Y48  u10/mem_reg_0_3_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X34Y48  u10/mem_reg_0_3_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X34Y48  u10/mem_reg_0_3_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X34Y48  u10/mem_reg_0_3_16_16/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X34Y48  u10/mem_reg_0_3_17_17/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X34Y48  u10/mem_reg_0_3_18_18/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X34Y48  u10/mem_reg_0_3_19_19/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X34Y48  u10/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X34Y48  u10/mem_reg_0_3_20_20/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X34Y48  u10/mem_reg_0_3_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X34Y48  u10/mem_reg_0_3_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X34Y48  u10/mem_reg_0_3_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X34Y48  u10/mem_reg_0_3_13_13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X34Y48  u10/mem_reg_0_3_14_14/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X34Y48  u10/mem_reg_0_3_14_14/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X34Y48  u10/mem_reg_0_3_15_15/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X34Y48  u10/mem_reg_0_3_15_15/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X34Y48  u10/mem_reg_0_3_16_16/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X34Y48  u10/mem_reg_0_3_16_16/SP/CLK



