{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 02 10:59:31 2017 " "Info: Processing started: Sat Dec 02 10:59:31 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off EXP4 -c EXP4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off EXP4 -c EXP4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CHO " "Info: Assuming node \"CHO\" is an undefined clock" {  } { { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2136 2320 2488 2152 "CHO" "" } } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CHO" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "132 " "Info: Assuming node \"132\" is an undefined clock" {  } { { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2584 2640 2656 2752 "132" "" } } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "132" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "131 " "Info: Assuming node \"131\" is an undefined clock" {  } { { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2536 2624 2640 2704 "131" "" } } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "131" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "ON/OFF " "Info: Assuming node \"ON/OFF\" is an undefined clock" {  } { { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2536 2656 2672 2704 "ON/OFF" "" } } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ON/OFF" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "47 " "Warning: Found 47 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "maincontrol:inst4\|CPMAR~106 " "Info: Detected gated clock \"maincontrol:inst4\|CPMAR~106\" as buffer" {  } { { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "maincontrol:inst4\|CPMAR~106" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "maincontrol:inst4\|CPMAR~107 " "Info: Detected gated clock \"maincontrol:inst4\|CPMAR~107\" as buffer" {  } { { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "maincontrol:inst4\|CPMAR~107" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "maincontrol:inst4\|CPMAR " "Info: Detected gated clock \"maincontrol:inst4\|CPMAR\" as buffer" {  } { { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "maincontrol:inst4\|CPMAR" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "maincontrol:inst4\|M~699 " "Info: Detected gated clock \"maincontrol:inst4\|M~699\" as buffer" {  } { { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "maincontrol:inst4\|M~699" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "maincontrol:inst4\|M~700 " "Info: Detected gated clock \"maincontrol:inst4\|M~700\" as buffer" {  } { { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "maincontrol:inst4\|M~700" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Start:inst42\|inst6 " "Info: Detected ripple clock \"Start:inst42\|inst6\" as buffer" {  } { { "Start.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Start.bdf" { { 296 520 584 376 "inst6" "" } } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Start:inst42\|inst6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Start:inst42\|inst~41 " "Info: Detected gated clock \"Start:inst42\|inst~41\" as buffer" {  } { { "Start.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Start.bdf" { { 272 904 968 320 "inst" "" } } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Start:inst42\|inst~41" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "control:inst1\|inst16~135 " "Info: Detected gated clock \"control:inst1\|inst16~135\" as buffer" {  } { { "control.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/control.bdf" { { 632 880 944 712 "inst16" "" } } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst1\|inst16~135" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "maincontrol:inst4\|CPPC~96 " "Info: Detected gated clock \"maincontrol:inst4\|CPPC~96\" as buffer" {  } { { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "maincontrol:inst4\|CPPC~96" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "maincontrol:inst4\|CPR1~240 " "Info: Detected gated clock \"maincontrol:inst4\|CPR1~240\" as buffer" {  } { { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "maincontrol:inst4\|CPR1~240" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "maincontrol:inst4\|CPR1~241 " "Info: Detected gated clock \"maincontrol:inst4\|CPR1~241\" as buffer" {  } { { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "maincontrol:inst4\|CPR1~241" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "control:inst1\|inst16~132 " "Info: Detected gated clock \"control:inst1\|inst16~132\" as buffer" {  } { { "control.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/control.bdf" { { 632 880 944 712 "inst16" "" } } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst1\|inst16~132" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "maincontrol:inst4\|RB~226 " "Info: Detected gated clock \"maincontrol:inst4\|RB~226\" as buffer" {  } { { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "maincontrol:inst4\|RB~226" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "control:inst1\|inst16~131 " "Info: Detected gated clock \"control:inst1\|inst16~131\" as buffer" {  } { { "control.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/control.bdf" { { 632 880 944 712 "inst16" "" } } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst1\|inst16~131" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Reg:IR\|inst5 " "Info: Detected ripple clock \"Reg:IR\|inst5\" as buffer" {  } { { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 584 336 400 664 "inst5" "" } } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Reg:IR\|inst5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Reg:IR\|inst8 " "Info: Detected ripple clock \"Reg:IR\|inst8\" as buffer" {  } { { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Reg:IR\|inst8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Reg:IR\|inst4 " "Info: Detected ripple clock \"Reg:IR\|inst4\" as buffer" {  } { { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 480 336 400 560 "inst4" "" } } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Reg:IR\|inst4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Reg:IR\|inst7 " "Info: Detected ripple clock \"Reg:IR\|inst7\" as buffer" {  } { { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 688 336 400 768 "inst7" "" } } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Reg:IR\|inst7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Start:inst42\|inst~42 " "Info: Detected gated clock \"Start:inst42\|inst~42\" as buffer" {  } { { "Start.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Start.bdf" { { 272 904 968 320 "inst" "" } } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Start:inst42\|inst~42" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "maincontrol:inst4\|CPIR " "Info: Detected gated clock \"maincontrol:inst4\|CPIR\" as buffer" {  } { { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "maincontrol:inst4\|CPIR" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "maincontrol:inst4\|MA~116 " "Info: Detected gated clock \"maincontrol:inst4\|MA~116\" as buffer" {  } { { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "maincontrol:inst4\|MA~116" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "maincontrol:inst4\|MA~117 " "Info: Detected gated clock \"maincontrol:inst4\|MA~117\" as buffer" {  } { { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "maincontrol:inst4\|MA~117" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Reg:IR\|inst " "Info: Detected ripple clock \"Reg:IR\|inst\" as buffer" {  } { { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 64 336 400 144 "inst" "" } } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Reg:IR\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Reg:IR\|inst2 " "Info: Detected ripple clock \"Reg:IR\|inst2\" as buffer" {  } { { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 272 336 400 352 "inst2" "" } } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Reg:IR\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Reg:IR\|inst1 " "Info: Detected ripple clock \"Reg:IR\|inst1\" as buffer" {  } { { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 168 336 400 248 "inst1" "" } } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Reg:IR\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "maincontrol:inst4\|CPPC " "Info: Detected gated clock \"maincontrol:inst4\|CPPC\" as buffer" {  } { { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "maincontrol:inst4\|CPPC" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "maincontrol:inst4\|CPR1 " "Info: Detected gated clock \"maincontrol:inst4\|CPR1\" as buffer" {  } { { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "maincontrol:inst4\|CPR1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "maincontrol:inst4\|RB~225 " "Info: Detected gated clock \"maincontrol:inst4\|RB~225\" as buffer" {  } { { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "maincontrol:inst4\|RB~225" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "maincontrol:inst4\|RB~227 " "Info: Detected gated clock \"maincontrol:inst4\|RB~227\" as buffer" {  } { { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "maincontrol:inst4\|RB~227" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "control:inst1\|inst16~127 " "Info: Detected gated clock \"control:inst1\|inst16~127\" as buffer" {  } { { "control.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/control.bdf" { { 632 880 944 712 "inst16" "" } } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst1\|inst16~127" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "maincontrol:inst4\|CPR0 " "Info: Detected gated clock \"maincontrol:inst4\|CPR0\" as buffer" {  } { { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "maincontrol:inst4\|CPR0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "control:inst1\|inst16~125 " "Info: Detected gated clock \"control:inst1\|inst16~125\" as buffer" {  } { { "control.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/control.bdf" { { 632 880 944 712 "inst16" "" } } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst1\|inst16~125" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "control:inst1\|inst1~26 " "Info: Detected gated clock \"control:inst1\|inst1~26\" as buffer" {  } { { "control.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/control.bdf" { { 1240 1224 1288 1288 "inst1" "" } } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst1\|inst1~26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "control:inst1\|inst1~25 " "Info: Detected gated clock \"control:inst1\|inst1~25\" as buffer" {  } { { "control.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/control.bdf" { { 1240 1224 1288 1288 "inst1" "" } } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst1\|inst1~25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst8 " "Info: Detected gated clock \"inst8\" as buffer" {  } { { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2168 2696 2760 2216 "inst8" "" } } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Reg:IR\|inst3 " "Info: Detected ripple clock \"Reg:IR\|inst3\" as buffer" {  } { { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 376 336 400 456 "inst3" "" } } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Reg:IR\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "maincontrol:inst4\|MA~118 " "Info: Detected gated clock \"maincontrol:inst4\|MA~118\" as buffer" {  } { { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "maincontrol:inst4\|MA~118" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "maincontrol:inst4\|MA~119 " "Info: Detected gated clock \"maincontrol:inst4\|MA~119\" as buffer" {  } { { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "maincontrol:inst4\|MA~119" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "control:inst1\|inst16~124 " "Info: Detected gated clock \"control:inst1\|inst16~124\" as buffer" {  } { { "control.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/control.bdf" { { 632 880 944 712 "inst16" "" } } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst1\|inst16~124" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Timing:inst2\|decoder24:inst\|inst1~34 " "Info: Detected gated clock \"Timing:inst2\|decoder24:inst\|inst1~34\" as buffer" {  } { { "decoder24.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/decoder24.bdf" { { 296 776 840 344 "inst1" "" } } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Timing:inst2\|decoder24:inst\|inst1~34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "maincontrol:inst4\|RB~228 " "Info: Detected gated clock \"maincontrol:inst4\|RB~228\" as buffer" {  } { { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "maincontrol:inst4\|RB~228" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst6~11 " "Info: Detected gated clock \"inst6~11\" as buffer" {  } { { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 1360 2832 2896 1408 "inst6" "" } } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst6~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Timing:inst2\|decoder24:inst\|inst1 " "Info: Detected gated clock \"Timing:inst2\|decoder24:inst\|inst1\" as buffer" {  } { { "decoder24.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/decoder24.bdf" { { 296 776 840 344 "inst1" "" } } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Timing:inst2\|decoder24:inst\|inst1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "mod4add1:inst3\|inst " "Info: Detected ripple clock \"mod4add1:inst3\|inst\" as buffer" {  } { { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 248 376 440 328 "inst" "" } } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "mod4add1:inst3\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "maincontrol:inst4\|MA~120 " "Info: Detected gated clock \"maincontrol:inst4\|MA~120\" as buffer" {  } { { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "maincontrol:inst4\|MA~120" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Timing:inst2\|inst4 " "Info: Detected ripple clock \"Timing:inst2\|inst4\" as buffer" {  } { { "Timing.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Timing.bdf" { { 400 728 792 480 "inst4" "" } } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Timing:inst2\|inst4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "mod4add1:inst3\|inst2 " "Info: Detected ripple clock \"mod4add1:inst3\|inst2\" as buffer" {  } { { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 240 592 656 320 "inst2" "" } } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "mod4add1:inst3\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CHO register mod4add1:inst3\|inst2 register Reg:PC\|inst8 17.58 MHz 56.87 ns Internal " "Info: Clock \"CHO\" has Internal fmax of 17.58 MHz between source register \"mod4add1:inst3\|inst2\" and destination register \"Reg:PC\|inst8\" (period= 56.87 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "29.284 ns + Longest register register " "Info: + Longest register to register delay is 29.284 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mod4add1:inst3\|inst2 1 REG LCFF_X7_Y11_N9 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y11_N9; Fanout = 13; REG Node = 'mod4add1:inst3\|inst2'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { mod4add1:inst3|inst2 } "NODE_NAME" } } { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 240 592 656 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.370 ns) 0.818 ns Timing:inst2\|decoder24:inst\|inst1 2 COMB LCCOMB_X7_Y11_N10 17 " "Info: 2: + IC(0.448 ns) + CELL(0.370 ns) = 0.818 ns; Loc. = LCCOMB_X7_Y11_N10; Fanout = 17; COMB Node = 'Timing:inst2\|decoder24:inst\|inst1'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { mod4add1:inst3|inst2 Timing:inst2|decoder24:inst|inst1 } "NODE_NAME" } } { "decoder24.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/decoder24.bdf" { { 296 776 840 344 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.143 ns) + CELL(0.206 ns) 2.167 ns inst6~11 3 COMB LCCOMB_X10_Y11_N0 3 " "Info: 3: + IC(1.143 ns) + CELL(0.206 ns) = 2.167 ns; Loc. = LCCOMB_X10_Y11_N0; Fanout = 3; COMB Node = 'inst6~11'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { Timing:inst2|decoder24:inst|inst1 inst6~11 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 1360 2832 2896 1408 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.713 ns) + CELL(0.651 ns) 3.531 ns maincontrol:inst4\|RB 4 COMB LCCOMB_X10_Y11_N30 8 " "Info: 4: + IC(0.713 ns) + CELL(0.651 ns) = 3.531 ns; Loc. = LCCOMB_X10_Y11_N30; Fanout = 8; COMB Node = 'maincontrol:inst4\|RB'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.364 ns" { inst6~11 maincontrol:inst4|RB } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.065 ns) + CELL(0.624 ns) 5.220 ns selector:inst16\|inst27 5 COMB LCCOMB_X9_Y11_N2 15 " "Info: 5: + IC(1.065 ns) + CELL(0.624 ns) = 5.220 ns; Loc. = LCCOMB_X9_Y11_N2; Fanout = 15; COMB Node = 'selector:inst16\|inst27'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.689 ns" { maincontrol:inst4|RB selector:inst16|inst27 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/selector.bdf" { { 144 672 736 192 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.539 ns) 6.141 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[36\]~388 6 COMB LCCOMB_X9_Y11_N28 10 " "Info: 6: + IC(0.382 ns) + CELL(0.539 ns) = 6.141 ns; Loc. = LCCOMB_X9_Y11_N28; Fanout = 10; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[36\]~388'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.921 ns" { selector:inst16|inst27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.206 ns) 6.730 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[0\]~389 7 COMB LCCOMB_X9_Y11_N6 4 " "Info: 7: + IC(0.383 ns) + CELL(0.206 ns) = 6.730 ns; Loc. = LCCOMB_X9_Y11_N6; Fanout = 4; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[0\]~389'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.589 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.206 ns) 7.320 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[0\]~460 8 COMB LCCOMB_X9_Y11_N8 2 " "Info: 8: + IC(0.384 ns) + CELL(0.206 ns) = 7.320 ns; Loc. = LCCOMB_X9_Y11_N8; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[0\]~460'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.590 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.370 ns) 8.072 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[9\]~390 9 COMB LCCOMB_X9_Y11_N4 2 " "Info: 9: + IC(0.382 ns) + CELL(0.370 ns) = 8.072 ns; Loc. = LCCOMB_X9_Y11_N4; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[9\]~390'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.752 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.370 ns) 8.831 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[8\]~462 10 COMB LCCOMB_X9_Y11_N30 3 " "Info: 10: + IC(0.389 ns) + CELL(0.370 ns) = 8.831 ns; Loc. = LCCOMB_X9_Y11_N30; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[8\]~462'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.759 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.596 ns) 9.801 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[1\]~11 11 COMB LCCOMB_X9_Y11_N12 2 " "Info: 11: + IC(0.374 ns) + CELL(0.596 ns) = 9.801 ns; Loc. = LCCOMB_X9_Y11_N12; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[1\]~11'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.970 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 9.991 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[2\]~13 12 COMB LCCOMB_X9_Y11_N14 1 " "Info: 12: + IC(0.000 ns) + CELL(0.190 ns) = 9.991 ns; Loc. = LCCOMB_X9_Y11_N14; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[2\]~13'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 10.497 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[3\]~14 13 COMB LCCOMB_X9_Y11_N16 2 " "Info: 13: + IC(0.000 ns) + CELL(0.506 ns) = 10.497 ns; Loc. = LCCOMB_X9_Y11_N16; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[3\]~14'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.319 ns) 11.199 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[18\] 14 COMB LCCOMB_X9_Y11_N0 3 " "Info: 14: + IC(0.383 ns) + CELL(0.319 ns) = 11.199 ns; Loc. = LCCOMB_X9_Y11_N0; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[18\]'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.702 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.206 ns) 11.796 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[17\]~464 15 COMB LCCOMB_X9_Y11_N20 3 " "Info: 15: + IC(0.391 ns) + CELL(0.206 ns) = 11.796 ns; Loc. = LCCOMB_X9_Y11_N20; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[17\]~464'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.621 ns) 13.544 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[2\]~15 16 COMB LCCOMB_X10_Y10_N24 2 " "Info: 16: + IC(1.127 ns) + CELL(0.621 ns) = 13.544 ns; Loc. = LCCOMB_X10_Y10_N24; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[2\]~15'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.748 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 13.630 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[3\]~17 17 COMB LCCOMB_X10_Y10_N26 1 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 13.630 ns; Loc. = LCCOMB_X10_Y10_N26; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[3\]~17'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 14.136 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[4\]~18 18 COMB LCCOMB_X10_Y10_N28 2 " "Info: 18: + IC(0.000 ns) + CELL(0.506 ns) = 14.136 ns; Loc. = LCCOMB_X10_Y10_N28; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[4\]~18'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 14.718 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[27\] 19 COMB LCCOMB_X10_Y10_N0 4 " "Info: 19: + IC(0.376 ns) + CELL(0.206 ns) = 14.718 ns; Loc. = LCCOMB_X10_Y10_N0; Fanout = 4; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[27\]'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.206 ns) 15.314 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[25\]~469 20 COMB LCCOMB_X10_Y10_N18 3 " "Info: 20: + IC(0.390 ns) + CELL(0.206 ns) = 15.314 ns; Loc. = LCCOMB_X10_Y10_N18; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[25\]~469'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.596 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.596 ns) 16.287 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[2\]~17 21 COMB LCCOMB_X10_Y10_N6 2 " "Info: 21: + IC(0.377 ns) + CELL(0.596 ns) = 16.287 ns; Loc. = LCCOMB_X10_Y10_N6; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[2\]~17'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 16.373 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[3\]~19 22 COMB LCCOMB_X10_Y10_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 16.373 ns; Loc. = LCCOMB_X10_Y10_N8; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[3\]~19'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 16.459 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[4\]~21 23 COMB LCCOMB_X10_Y10_N10 1 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 16.459 ns; Loc. = LCCOMB_X10_Y10_N10; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[4\]~21'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 16.965 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[5\]~22 24 COMB LCCOMB_X10_Y10_N12 6 " "Info: 24: + IC(0.000 ns) + CELL(0.506 ns) = 16.965 ns; Loc. = LCCOMB_X10_Y10_N12; Fanout = 6; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[5\]~22'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.370 ns) 18.059 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[32\]~476 25 COMB LCCOMB_X9_Y10_N22 3 " "Info: 25: + IC(0.724 ns) + CELL(0.370 ns) = 18.059 ns; Loc. = LCCOMB_X9_Y10_N22; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[32\]~476'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.094 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.596 ns) 19.032 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[1\]~17 26 COMB LCCOMB_X9_Y10_N6 2 " "Info: 26: + IC(0.377 ns) + CELL(0.596 ns) = 19.032 ns; Loc. = LCCOMB_X9_Y10_N6; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[1\]~17'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 19.118 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[2\]~19 27 COMB LCCOMB_X9_Y10_N8 2 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 19.118 ns; Loc. = LCCOMB_X9_Y10_N8; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[2\]~19'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 19.204 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[3\]~21 28 COMB LCCOMB_X9_Y10_N10 2 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 19.204 ns; Loc. = LCCOMB_X9_Y10_N10; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[3\]~21'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 19.290 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[4\]~23 29 COMB LCCOMB_X9_Y10_N12 2 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 19.290 ns; Loc. = LCCOMB_X9_Y10_N12; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[4\]~23'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 19.480 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[5\]~25 30 COMB LCCOMB_X9_Y10_N14 1 " "Info: 30: + IC(0.000 ns) + CELL(0.190 ns) = 19.480 ns; Loc. = LCCOMB_X9_Y10_N14; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[5\]~25'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 19.986 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[6\]~26 31 COMB LCCOMB_X9_Y10_N16 2 " "Info: 31: + IC(0.000 ns) + CELL(0.506 ns) = 19.986 ns; Loc. = LCCOMB_X9_Y10_N16; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[6\]~26'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.319 ns) 20.687 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[45\] 32 COMB LCCOMB_X9_Y10_N0 6 " "Info: 32: + IC(0.382 ns) + CELL(0.319 ns) = 20.687 ns; Loc. = LCCOMB_X9_Y10_N0; Fanout = 6; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[45\]'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.701 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.206 ns) 21.286 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[41\]~481 33 COMB LCCOMB_X9_Y10_N30 3 " "Info: 33: + IC(0.393 ns) + CELL(0.206 ns) = 21.286 ns; Loc. = LCCOMB_X9_Y10_N30; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[41\]~481'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.599 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.610 ns) + CELL(0.596 ns) 22.492 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[2\]~21 34 COMB LCCOMB_X8_Y10_N10 2 " "Info: 34: + IC(0.610 ns) + CELL(0.596 ns) = 22.492 ns; Loc. = LCCOMB_X8_Y10_N10; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[2\]~21'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.206 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 22.578 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[3\]~23 35 COMB LCCOMB_X8_Y10_N12 2 " "Info: 35: + IC(0.000 ns) + CELL(0.086 ns) = 22.578 ns; Loc. = LCCOMB_X8_Y10_N12; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[3\]~23'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 22.768 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[4\]~25 36 COMB LCCOMB_X8_Y10_N14 2 " "Info: 36: + IC(0.000 ns) + CELL(0.190 ns) = 22.768 ns; Loc. = LCCOMB_X8_Y10_N14; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[4\]~25'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 22.854 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[5\]~27 37 COMB LCCOMB_X8_Y10_N16 2 " "Info: 37: + IC(0.000 ns) + CELL(0.086 ns) = 22.854 ns; Loc. = LCCOMB_X8_Y10_N16; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[5\]~27'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 22.940 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[6\]~29 38 COMB LCCOMB_X8_Y10_N18 1 " "Info: 38: + IC(0.000 ns) + CELL(0.086 ns) = 22.940 ns; Loc. = LCCOMB_X8_Y10_N18; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[6\]~29'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 23.446 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[7\]~30 39 COMB LCCOMB_X8_Y10_N20 8 " "Info: 39: + IC(0.000 ns) + CELL(0.506 ns) = 23.446 ns; Loc. = LCCOMB_X8_Y10_N20; Fanout = 8; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[7\]~30'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.370 ns) 24.216 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[48\]~490 40 COMB LCCOMB_X8_Y10_N28 1 " "Info: 40: + IC(0.400 ns) + CELL(0.370 ns) = 24.216 ns; Loc. = LCCOMB_X8_Y10_N28; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[48\]~490'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.770 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.596 ns) 25.488 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[1\]~21 41 COMB LCCOMB_X7_Y10_N4 1 " "Info: 41: + IC(0.676 ns) + CELL(0.596 ns) = 25.488 ns; Loc. = LCCOMB_X7_Y10_N4; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[1\]~21'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 25.574 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[2\]~23 42 COMB LCCOMB_X7_Y10_N6 1 " "Info: 42: + IC(0.000 ns) + CELL(0.086 ns) = 25.574 ns; Loc. = LCCOMB_X7_Y10_N6; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[2\]~23'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 25.660 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[3\]~25 43 COMB LCCOMB_X7_Y10_N8 1 " "Info: 43: + IC(0.000 ns) + CELL(0.086 ns) = 25.660 ns; Loc. = LCCOMB_X7_Y10_N8; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[3\]~25'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 25.746 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[4\]~27 44 COMB LCCOMB_X7_Y10_N10 1 " "Info: 44: + IC(0.000 ns) + CELL(0.086 ns) = 25.746 ns; Loc. = LCCOMB_X7_Y10_N10; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[4\]~27'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 25.832 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[5\]~29 45 COMB LCCOMB_X7_Y10_N12 1 " "Info: 45: + IC(0.000 ns) + CELL(0.086 ns) = 25.832 ns; Loc. = LCCOMB_X7_Y10_N12; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[5\]~29'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 26.022 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[6\]~31 46 COMB LCCOMB_X7_Y10_N14 1 " "Info: 46: + IC(0.000 ns) + CELL(0.190 ns) = 26.022 ns; Loc. = LCCOMB_X7_Y10_N14; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[6\]~31'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 26.108 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[7\]~33 47 COMB LCCOMB_X7_Y10_N16 1 " "Info: 47: + IC(0.000 ns) + CELL(0.086 ns) = 26.108 ns; Loc. = LCCOMB_X7_Y10_N16; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[7\]~33'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 26.614 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[8\]~34 48 COMB LCCOMB_X7_Y10_N18 1 " "Info: 48: + IC(0.000 ns) + CELL(0.506 ns) = 26.614 ns; Loc. = LCCOMB_X7_Y10_N18; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[8\]~34'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 27.180 ns sel2:inst23\|inst17~39 49 COMB LCCOMB_X7_Y10_N30 1 " "Info: 49: + IC(0.360 ns) + CELL(0.206 ns) = 27.180 ns; Loc. = LCCOMB_X7_Y10_N30; Fanout = 1; COMB Node = 'sel2:inst23\|inst17~39'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 sel2:inst23|inst17~39 } "NODE_NAME" } } { "sel2.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/sel2.bdf" { { 272 1120 1184 320 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 27.752 ns sel2:inst23\|inst17~40 50 COMB LCCOMB_X7_Y10_N0 6 " "Info: 50: + IC(0.366 ns) + CELL(0.206 ns) = 27.752 ns; Loc. = LCCOMB_X7_Y10_N0; Fanout = 6; COMB Node = 'sel2:inst23\|inst17~40'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { sel2:inst23|inst17~39 sel2:inst23|inst17~40 } "NODE_NAME" } } { "sel2.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/sel2.bdf" { { 272 1120 1184 320 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.072 ns) + CELL(0.460 ns) 29.284 ns Reg:PC\|inst8 51 REG LCFF_X8_Y11_N13 2 " "Info: 51: + IC(1.072 ns) + CELL(0.460 ns) = 29.284 ns; Loc. = LCFF_X8_Y11_N13; Fanout = 2; REG Node = 'Reg:PC\|inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.532 ns" { sel2:inst23|inst17~40 Reg:PC|inst8 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.217 ns ( 51.96 % ) " "Info: Total cell delay = 15.217 ns ( 51.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.067 ns ( 48.04 % ) " "Info: Total interconnect delay = 14.067 ns ( 48.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "29.284 ns" { mod4add1:inst3|inst2 Timing:inst2|decoder24:inst|inst1 inst6~11 maincontrol:inst4|RB selector:inst16|inst27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 sel2:inst23|inst17~39 sel2:inst23|inst17~40 Reg:PC|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "29.284 ns" { mod4add1:inst3|inst2 {} Timing:inst2|decoder24:inst|inst1 {} inst6~11 {} maincontrol:inst4|RB {} selector:inst16|inst27 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 {} sel2:inst23|inst17~39 {} sel2:inst23|inst17~40 {} Reg:PC|inst8 {} } { 0.000ns 0.448ns 1.143ns 0.713ns 1.065ns 0.382ns 0.383ns 0.384ns 0.382ns 0.389ns 0.374ns 0.000ns 0.000ns 0.383ns 0.391ns 1.127ns 0.000ns 0.000ns 0.376ns 0.390ns 0.377ns 0.000ns 0.000ns 0.000ns 0.724ns 0.377ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.382ns 0.393ns 0.610ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.400ns 0.676ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.360ns 0.366ns 1.072ns } { 0.000ns 0.370ns 0.206ns 0.651ns 0.624ns 0.539ns 0.206ns 0.206ns 0.370ns 0.370ns 0.596ns 0.190ns 0.506ns 0.319ns 0.206ns 0.621ns 0.086ns 0.506ns 0.206ns 0.206ns 0.596ns 0.086ns 0.086ns 0.506ns 0.370ns 0.596ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.319ns 0.206ns 0.596ns 0.086ns 0.190ns 0.086ns 0.086ns 0.506ns 0.370ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.506ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.113 ns - Smallest " "Info: - Smallest clock skew is 1.113 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CHO destination 8.689 ns + Shortest register " "Info: + Shortest clock path from clock \"CHO\" to destination register is 8.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns CHO 1 CLK PIN_107 1 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_107; Fanout = 1; CLK Node = 'CHO'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CHO } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2136 2320 2488 2152 "CHO" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.896 ns) + CELL(0.206 ns) 4.117 ns inst8 2 COMB LCCOMB_X14_Y11_N18 6 " "Info: 2: + IC(2.896 ns) + CELL(0.206 ns) = 4.117 ns; Loc. = LCCOMB_X14_Y11_N18; Fanout = 6; COMB Node = 'inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.102 ns" { CHO inst8 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2168 2696 2760 2216 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.202 ns) 4.699 ns maincontrol:inst4\|CPPC 3 COMB LCCOMB_X14_Y11_N0 1 " "Info: 3: + IC(0.380 ns) + CELL(0.202 ns) = 4.699 ns; Loc. = LCCOMB_X14_Y11_N0; Fanout = 1; COMB Node = 'maincontrol:inst4\|CPPC'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { inst8 maincontrol:inst4|CPPC } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.438 ns) + CELL(0.000 ns) 7.137 ns maincontrol:inst4\|CPPC~clkctrl 4 COMB CLKCTRL_G5 8 " "Info: 4: + IC(2.438 ns) + CELL(0.000 ns) = 7.137 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'maincontrol:inst4\|CPPC~clkctrl'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.438 ns" { maincontrol:inst4|CPPC maincontrol:inst4|CPPC~clkctrl } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.886 ns) + CELL(0.666 ns) 8.689 ns Reg:PC\|inst8 5 REG LCFF_X8_Y11_N13 2 " "Info: 5: + IC(0.886 ns) + CELL(0.666 ns) = 8.689 ns; Loc. = LCFF_X8_Y11_N13; Fanout = 2; REG Node = 'Reg:PC\|inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { maincontrol:inst4|CPPC~clkctrl Reg:PC|inst8 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.089 ns ( 24.04 % ) " "Info: Total cell delay = 2.089 ns ( 24.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.600 ns ( 75.96 % ) " "Info: Total interconnect delay = 6.600 ns ( 75.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.689 ns" { CHO inst8 maincontrol:inst4|CPPC maincontrol:inst4|CPPC~clkctrl Reg:PC|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "8.689 ns" { CHO {} CHO~combout {} inst8 {} maincontrol:inst4|CPPC {} maincontrol:inst4|CPPC~clkctrl {} Reg:PC|inst8 {} } { 0.000ns 0.000ns 2.896ns 0.380ns 2.438ns 0.886ns } { 0.000ns 1.015ns 0.206ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CHO source 7.576 ns - Longest register " "Info: - Longest clock path from clock \"CHO\" to source register is 7.576 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns CHO 1 CLK PIN_107 1 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_107; Fanout = 1; CLK Node = 'CHO'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CHO } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2136 2320 2488 2152 "CHO" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.896 ns) + CELL(0.206 ns) 4.117 ns inst8 2 COMB LCCOMB_X14_Y11_N18 6 " "Info: 2: + IC(2.896 ns) + CELL(0.206 ns) = 4.117 ns; Loc. = LCCOMB_X14_Y11_N18; Fanout = 6; COMB Node = 'inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.102 ns" { CHO inst8 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2168 2696 2760 2216 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.970 ns) 6.464 ns mod4add1:inst3\|inst 3 REG LCFF_X7_Y11_N19 14 " "Info: 3: + IC(1.377 ns) + CELL(0.970 ns) = 6.464 ns; Loc. = LCFF_X7_Y11_N19; Fanout = 14; REG Node = 'mod4add1:inst3\|inst'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.347 ns" { inst8 mod4add1:inst3|inst } "NODE_NAME" } } { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 248 376 440 328 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.666 ns) 7.576 ns mod4add1:inst3\|inst2 4 REG LCFF_X7_Y11_N9 13 " "Info: 4: + IC(0.446 ns) + CELL(0.666 ns) = 7.576 ns; Loc. = LCFF_X7_Y11_N9; Fanout = 13; REG Node = 'mod4add1:inst3\|inst2'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.112 ns" { mod4add1:inst3|inst mod4add1:inst3|inst2 } "NODE_NAME" } } { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 240 592 656 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.857 ns ( 37.71 % ) " "Info: Total cell delay = 2.857 ns ( 37.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.719 ns ( 62.29 % ) " "Info: Total interconnect delay = 4.719 ns ( 62.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.576 ns" { CHO inst8 mod4add1:inst3|inst mod4add1:inst3|inst2 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "7.576 ns" { CHO {} CHO~combout {} inst8 {} mod4add1:inst3|inst {} mod4add1:inst3|inst2 {} } { 0.000ns 0.000ns 2.896ns 1.377ns 0.446ns } { 0.000ns 1.015ns 0.206ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.689 ns" { CHO inst8 maincontrol:inst4|CPPC maincontrol:inst4|CPPC~clkctrl Reg:PC|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "8.689 ns" { CHO {} CHO~combout {} inst8 {} maincontrol:inst4|CPPC {} maincontrol:inst4|CPPC~clkctrl {} Reg:PC|inst8 {} } { 0.000ns 0.000ns 2.896ns 0.380ns 2.438ns 0.886ns } { 0.000ns 1.015ns 0.206ns 0.202ns 0.000ns 0.666ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.576 ns" { CHO inst8 mod4add1:inst3|inst mod4add1:inst3|inst2 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "7.576 ns" { CHO {} CHO~combout {} inst8 {} mod4add1:inst3|inst {} mod4add1:inst3|inst2 {} } { 0.000ns 0.000ns 2.896ns 1.377ns 0.446ns } { 0.000ns 1.015ns 0.206ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 240 592 656 320 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 240 592 656 320 "inst2" "" } } } } { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "29.284 ns" { mod4add1:inst3|inst2 Timing:inst2|decoder24:inst|inst1 inst6~11 maincontrol:inst4|RB selector:inst16|inst27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 sel2:inst23|inst17~39 sel2:inst23|inst17~40 Reg:PC|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "29.284 ns" { mod4add1:inst3|inst2 {} Timing:inst2|decoder24:inst|inst1 {} inst6~11 {} maincontrol:inst4|RB {} selector:inst16|inst27 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 {} sel2:inst23|inst17~39 {} sel2:inst23|inst17~40 {} Reg:PC|inst8 {} } { 0.000ns 0.448ns 1.143ns 0.713ns 1.065ns 0.382ns 0.383ns 0.384ns 0.382ns 0.389ns 0.374ns 0.000ns 0.000ns 0.383ns 0.391ns 1.127ns 0.000ns 0.000ns 0.376ns 0.390ns 0.377ns 0.000ns 0.000ns 0.000ns 0.724ns 0.377ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.382ns 0.393ns 0.610ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.400ns 0.676ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.360ns 0.366ns 1.072ns } { 0.000ns 0.370ns 0.206ns 0.651ns 0.624ns 0.539ns 0.206ns 0.206ns 0.370ns 0.370ns 0.596ns 0.190ns 0.506ns 0.319ns 0.206ns 0.621ns 0.086ns 0.506ns 0.206ns 0.206ns 0.596ns 0.086ns 0.086ns 0.506ns 0.370ns 0.596ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.319ns 0.206ns 0.596ns 0.086ns 0.190ns 0.086ns 0.086ns 0.506ns 0.370ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.506ns 0.206ns 0.206ns 0.460ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.689 ns" { CHO inst8 maincontrol:inst4|CPPC maincontrol:inst4|CPPC~clkctrl Reg:PC|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "8.689 ns" { CHO {} CHO~combout {} inst8 {} maincontrol:inst4|CPPC {} maincontrol:inst4|CPPC~clkctrl {} Reg:PC|inst8 {} } { 0.000ns 0.000ns 2.896ns 0.380ns 2.438ns 0.886ns } { 0.000ns 1.015ns 0.206ns 0.202ns 0.000ns 0.666ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.576 ns" { CHO inst8 mod4add1:inst3|inst mod4add1:inst3|inst2 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "7.576 ns" { CHO {} CHO~combout {} inst8 {} mod4add1:inst3|inst {} mod4add1:inst3|inst2 {} } { 0.000ns 0.000ns 2.896ns 1.377ns 0.446ns } { 0.000ns 1.015ns 0.206ns 0.970ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "132 register mod4add1:inst3\|inst2 register Reg:PC\|inst8 16.33 MHz 61.23 ns Internal " "Info: Clock \"132\" has Internal fmax of 16.33 MHz between source register \"mod4add1:inst3\|inst2\" and destination register \"Reg:PC\|inst8\" (period= 61.23 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "29.284 ns + Longest register register " "Info: + Longest register to register delay is 29.284 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mod4add1:inst3\|inst2 1 REG LCFF_X7_Y11_N9 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y11_N9; Fanout = 13; REG Node = 'mod4add1:inst3\|inst2'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { mod4add1:inst3|inst2 } "NODE_NAME" } } { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 240 592 656 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.370 ns) 0.818 ns Timing:inst2\|decoder24:inst\|inst1 2 COMB LCCOMB_X7_Y11_N10 17 " "Info: 2: + IC(0.448 ns) + CELL(0.370 ns) = 0.818 ns; Loc. = LCCOMB_X7_Y11_N10; Fanout = 17; COMB Node = 'Timing:inst2\|decoder24:inst\|inst1'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { mod4add1:inst3|inst2 Timing:inst2|decoder24:inst|inst1 } "NODE_NAME" } } { "decoder24.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/decoder24.bdf" { { 296 776 840 344 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.143 ns) + CELL(0.206 ns) 2.167 ns inst6~11 3 COMB LCCOMB_X10_Y11_N0 3 " "Info: 3: + IC(1.143 ns) + CELL(0.206 ns) = 2.167 ns; Loc. = LCCOMB_X10_Y11_N0; Fanout = 3; COMB Node = 'inst6~11'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { Timing:inst2|decoder24:inst|inst1 inst6~11 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 1360 2832 2896 1408 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.713 ns) + CELL(0.651 ns) 3.531 ns maincontrol:inst4\|RB 4 COMB LCCOMB_X10_Y11_N30 8 " "Info: 4: + IC(0.713 ns) + CELL(0.651 ns) = 3.531 ns; Loc. = LCCOMB_X10_Y11_N30; Fanout = 8; COMB Node = 'maincontrol:inst4\|RB'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.364 ns" { inst6~11 maincontrol:inst4|RB } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.065 ns) + CELL(0.624 ns) 5.220 ns selector:inst16\|inst27 5 COMB LCCOMB_X9_Y11_N2 15 " "Info: 5: + IC(1.065 ns) + CELL(0.624 ns) = 5.220 ns; Loc. = LCCOMB_X9_Y11_N2; Fanout = 15; COMB Node = 'selector:inst16\|inst27'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.689 ns" { maincontrol:inst4|RB selector:inst16|inst27 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/selector.bdf" { { 144 672 736 192 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.539 ns) 6.141 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[36\]~388 6 COMB LCCOMB_X9_Y11_N28 10 " "Info: 6: + IC(0.382 ns) + CELL(0.539 ns) = 6.141 ns; Loc. = LCCOMB_X9_Y11_N28; Fanout = 10; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[36\]~388'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.921 ns" { selector:inst16|inst27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.206 ns) 6.730 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[0\]~389 7 COMB LCCOMB_X9_Y11_N6 4 " "Info: 7: + IC(0.383 ns) + CELL(0.206 ns) = 6.730 ns; Loc. = LCCOMB_X9_Y11_N6; Fanout = 4; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[0\]~389'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.589 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.206 ns) 7.320 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[0\]~460 8 COMB LCCOMB_X9_Y11_N8 2 " "Info: 8: + IC(0.384 ns) + CELL(0.206 ns) = 7.320 ns; Loc. = LCCOMB_X9_Y11_N8; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[0\]~460'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.590 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.370 ns) 8.072 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[9\]~390 9 COMB LCCOMB_X9_Y11_N4 2 " "Info: 9: + IC(0.382 ns) + CELL(0.370 ns) = 8.072 ns; Loc. = LCCOMB_X9_Y11_N4; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[9\]~390'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.752 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.370 ns) 8.831 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[8\]~462 10 COMB LCCOMB_X9_Y11_N30 3 " "Info: 10: + IC(0.389 ns) + CELL(0.370 ns) = 8.831 ns; Loc. = LCCOMB_X9_Y11_N30; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[8\]~462'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.759 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.596 ns) 9.801 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[1\]~11 11 COMB LCCOMB_X9_Y11_N12 2 " "Info: 11: + IC(0.374 ns) + CELL(0.596 ns) = 9.801 ns; Loc. = LCCOMB_X9_Y11_N12; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[1\]~11'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.970 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 9.991 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[2\]~13 12 COMB LCCOMB_X9_Y11_N14 1 " "Info: 12: + IC(0.000 ns) + CELL(0.190 ns) = 9.991 ns; Loc. = LCCOMB_X9_Y11_N14; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[2\]~13'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 10.497 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[3\]~14 13 COMB LCCOMB_X9_Y11_N16 2 " "Info: 13: + IC(0.000 ns) + CELL(0.506 ns) = 10.497 ns; Loc. = LCCOMB_X9_Y11_N16; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[3\]~14'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.319 ns) 11.199 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[18\] 14 COMB LCCOMB_X9_Y11_N0 3 " "Info: 14: + IC(0.383 ns) + CELL(0.319 ns) = 11.199 ns; Loc. = LCCOMB_X9_Y11_N0; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[18\]'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.702 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.206 ns) 11.796 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[17\]~464 15 COMB LCCOMB_X9_Y11_N20 3 " "Info: 15: + IC(0.391 ns) + CELL(0.206 ns) = 11.796 ns; Loc. = LCCOMB_X9_Y11_N20; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[17\]~464'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.621 ns) 13.544 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[2\]~15 16 COMB LCCOMB_X10_Y10_N24 2 " "Info: 16: + IC(1.127 ns) + CELL(0.621 ns) = 13.544 ns; Loc. = LCCOMB_X10_Y10_N24; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[2\]~15'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.748 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 13.630 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[3\]~17 17 COMB LCCOMB_X10_Y10_N26 1 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 13.630 ns; Loc. = LCCOMB_X10_Y10_N26; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[3\]~17'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 14.136 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[4\]~18 18 COMB LCCOMB_X10_Y10_N28 2 " "Info: 18: + IC(0.000 ns) + CELL(0.506 ns) = 14.136 ns; Loc. = LCCOMB_X10_Y10_N28; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[4\]~18'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 14.718 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[27\] 19 COMB LCCOMB_X10_Y10_N0 4 " "Info: 19: + IC(0.376 ns) + CELL(0.206 ns) = 14.718 ns; Loc. = LCCOMB_X10_Y10_N0; Fanout = 4; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[27\]'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.206 ns) 15.314 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[25\]~469 20 COMB LCCOMB_X10_Y10_N18 3 " "Info: 20: + IC(0.390 ns) + CELL(0.206 ns) = 15.314 ns; Loc. = LCCOMB_X10_Y10_N18; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[25\]~469'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.596 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.596 ns) 16.287 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[2\]~17 21 COMB LCCOMB_X10_Y10_N6 2 " "Info: 21: + IC(0.377 ns) + CELL(0.596 ns) = 16.287 ns; Loc. = LCCOMB_X10_Y10_N6; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[2\]~17'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 16.373 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[3\]~19 22 COMB LCCOMB_X10_Y10_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 16.373 ns; Loc. = LCCOMB_X10_Y10_N8; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[3\]~19'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 16.459 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[4\]~21 23 COMB LCCOMB_X10_Y10_N10 1 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 16.459 ns; Loc. = LCCOMB_X10_Y10_N10; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[4\]~21'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 16.965 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[5\]~22 24 COMB LCCOMB_X10_Y10_N12 6 " "Info: 24: + IC(0.000 ns) + CELL(0.506 ns) = 16.965 ns; Loc. = LCCOMB_X10_Y10_N12; Fanout = 6; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[5\]~22'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.370 ns) 18.059 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[32\]~476 25 COMB LCCOMB_X9_Y10_N22 3 " "Info: 25: + IC(0.724 ns) + CELL(0.370 ns) = 18.059 ns; Loc. = LCCOMB_X9_Y10_N22; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[32\]~476'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.094 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.596 ns) 19.032 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[1\]~17 26 COMB LCCOMB_X9_Y10_N6 2 " "Info: 26: + IC(0.377 ns) + CELL(0.596 ns) = 19.032 ns; Loc. = LCCOMB_X9_Y10_N6; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[1\]~17'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 19.118 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[2\]~19 27 COMB LCCOMB_X9_Y10_N8 2 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 19.118 ns; Loc. = LCCOMB_X9_Y10_N8; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[2\]~19'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 19.204 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[3\]~21 28 COMB LCCOMB_X9_Y10_N10 2 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 19.204 ns; Loc. = LCCOMB_X9_Y10_N10; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[3\]~21'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 19.290 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[4\]~23 29 COMB LCCOMB_X9_Y10_N12 2 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 19.290 ns; Loc. = LCCOMB_X9_Y10_N12; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[4\]~23'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 19.480 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[5\]~25 30 COMB LCCOMB_X9_Y10_N14 1 " "Info: 30: + IC(0.000 ns) + CELL(0.190 ns) = 19.480 ns; Loc. = LCCOMB_X9_Y10_N14; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[5\]~25'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 19.986 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[6\]~26 31 COMB LCCOMB_X9_Y10_N16 2 " "Info: 31: + IC(0.000 ns) + CELL(0.506 ns) = 19.986 ns; Loc. = LCCOMB_X9_Y10_N16; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[6\]~26'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.319 ns) 20.687 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[45\] 32 COMB LCCOMB_X9_Y10_N0 6 " "Info: 32: + IC(0.382 ns) + CELL(0.319 ns) = 20.687 ns; Loc. = LCCOMB_X9_Y10_N0; Fanout = 6; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[45\]'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.701 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.206 ns) 21.286 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[41\]~481 33 COMB LCCOMB_X9_Y10_N30 3 " "Info: 33: + IC(0.393 ns) + CELL(0.206 ns) = 21.286 ns; Loc. = LCCOMB_X9_Y10_N30; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[41\]~481'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.599 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.610 ns) + CELL(0.596 ns) 22.492 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[2\]~21 34 COMB LCCOMB_X8_Y10_N10 2 " "Info: 34: + IC(0.610 ns) + CELL(0.596 ns) = 22.492 ns; Loc. = LCCOMB_X8_Y10_N10; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[2\]~21'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.206 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 22.578 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[3\]~23 35 COMB LCCOMB_X8_Y10_N12 2 " "Info: 35: + IC(0.000 ns) + CELL(0.086 ns) = 22.578 ns; Loc. = LCCOMB_X8_Y10_N12; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[3\]~23'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 22.768 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[4\]~25 36 COMB LCCOMB_X8_Y10_N14 2 " "Info: 36: + IC(0.000 ns) + CELL(0.190 ns) = 22.768 ns; Loc. = LCCOMB_X8_Y10_N14; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[4\]~25'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 22.854 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[5\]~27 37 COMB LCCOMB_X8_Y10_N16 2 " "Info: 37: + IC(0.000 ns) + CELL(0.086 ns) = 22.854 ns; Loc. = LCCOMB_X8_Y10_N16; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[5\]~27'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 22.940 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[6\]~29 38 COMB LCCOMB_X8_Y10_N18 1 " "Info: 38: + IC(0.000 ns) + CELL(0.086 ns) = 22.940 ns; Loc. = LCCOMB_X8_Y10_N18; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[6\]~29'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 23.446 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[7\]~30 39 COMB LCCOMB_X8_Y10_N20 8 " "Info: 39: + IC(0.000 ns) + CELL(0.506 ns) = 23.446 ns; Loc. = LCCOMB_X8_Y10_N20; Fanout = 8; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[7\]~30'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.370 ns) 24.216 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[48\]~490 40 COMB LCCOMB_X8_Y10_N28 1 " "Info: 40: + IC(0.400 ns) + CELL(0.370 ns) = 24.216 ns; Loc. = LCCOMB_X8_Y10_N28; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[48\]~490'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.770 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.596 ns) 25.488 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[1\]~21 41 COMB LCCOMB_X7_Y10_N4 1 " "Info: 41: + IC(0.676 ns) + CELL(0.596 ns) = 25.488 ns; Loc. = LCCOMB_X7_Y10_N4; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[1\]~21'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 25.574 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[2\]~23 42 COMB LCCOMB_X7_Y10_N6 1 " "Info: 42: + IC(0.000 ns) + CELL(0.086 ns) = 25.574 ns; Loc. = LCCOMB_X7_Y10_N6; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[2\]~23'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 25.660 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[3\]~25 43 COMB LCCOMB_X7_Y10_N8 1 " "Info: 43: + IC(0.000 ns) + CELL(0.086 ns) = 25.660 ns; Loc. = LCCOMB_X7_Y10_N8; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[3\]~25'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 25.746 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[4\]~27 44 COMB LCCOMB_X7_Y10_N10 1 " "Info: 44: + IC(0.000 ns) + CELL(0.086 ns) = 25.746 ns; Loc. = LCCOMB_X7_Y10_N10; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[4\]~27'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 25.832 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[5\]~29 45 COMB LCCOMB_X7_Y10_N12 1 " "Info: 45: + IC(0.000 ns) + CELL(0.086 ns) = 25.832 ns; Loc. = LCCOMB_X7_Y10_N12; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[5\]~29'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 26.022 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[6\]~31 46 COMB LCCOMB_X7_Y10_N14 1 " "Info: 46: + IC(0.000 ns) + CELL(0.190 ns) = 26.022 ns; Loc. = LCCOMB_X7_Y10_N14; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[6\]~31'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 26.108 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[7\]~33 47 COMB LCCOMB_X7_Y10_N16 1 " "Info: 47: + IC(0.000 ns) + CELL(0.086 ns) = 26.108 ns; Loc. = LCCOMB_X7_Y10_N16; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[7\]~33'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 26.614 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[8\]~34 48 COMB LCCOMB_X7_Y10_N18 1 " "Info: 48: + IC(0.000 ns) + CELL(0.506 ns) = 26.614 ns; Loc. = LCCOMB_X7_Y10_N18; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[8\]~34'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 27.180 ns sel2:inst23\|inst17~39 49 COMB LCCOMB_X7_Y10_N30 1 " "Info: 49: + IC(0.360 ns) + CELL(0.206 ns) = 27.180 ns; Loc. = LCCOMB_X7_Y10_N30; Fanout = 1; COMB Node = 'sel2:inst23\|inst17~39'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 sel2:inst23|inst17~39 } "NODE_NAME" } } { "sel2.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/sel2.bdf" { { 272 1120 1184 320 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 27.752 ns sel2:inst23\|inst17~40 50 COMB LCCOMB_X7_Y10_N0 6 " "Info: 50: + IC(0.366 ns) + CELL(0.206 ns) = 27.752 ns; Loc. = LCCOMB_X7_Y10_N0; Fanout = 6; COMB Node = 'sel2:inst23\|inst17~40'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { sel2:inst23|inst17~39 sel2:inst23|inst17~40 } "NODE_NAME" } } { "sel2.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/sel2.bdf" { { 272 1120 1184 320 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.072 ns) + CELL(0.460 ns) 29.284 ns Reg:PC\|inst8 51 REG LCFF_X8_Y11_N13 2 " "Info: 51: + IC(1.072 ns) + CELL(0.460 ns) = 29.284 ns; Loc. = LCFF_X8_Y11_N13; Fanout = 2; REG Node = 'Reg:PC\|inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.532 ns" { sel2:inst23|inst17~40 Reg:PC|inst8 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.217 ns ( 51.96 % ) " "Info: Total cell delay = 15.217 ns ( 51.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.067 ns ( 48.04 % ) " "Info: Total interconnect delay = 14.067 ns ( 48.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "29.284 ns" { mod4add1:inst3|inst2 Timing:inst2|decoder24:inst|inst1 inst6~11 maincontrol:inst4|RB selector:inst16|inst27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 sel2:inst23|inst17~39 sel2:inst23|inst17~40 Reg:PC|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "29.284 ns" { mod4add1:inst3|inst2 {} Timing:inst2|decoder24:inst|inst1 {} inst6~11 {} maincontrol:inst4|RB {} selector:inst16|inst27 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 {} sel2:inst23|inst17~39 {} sel2:inst23|inst17~40 {} Reg:PC|inst8 {} } { 0.000ns 0.448ns 1.143ns 0.713ns 1.065ns 0.382ns 0.383ns 0.384ns 0.382ns 0.389ns 0.374ns 0.000ns 0.000ns 0.383ns 0.391ns 1.127ns 0.000ns 0.000ns 0.376ns 0.390ns 0.377ns 0.000ns 0.000ns 0.000ns 0.724ns 0.377ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.382ns 0.393ns 0.610ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.400ns 0.676ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.360ns 0.366ns 1.072ns } { 0.000ns 0.370ns 0.206ns 0.651ns 0.624ns 0.539ns 0.206ns 0.206ns 0.370ns 0.370ns 0.596ns 0.190ns 0.506ns 0.319ns 0.206ns 0.621ns 0.086ns 0.506ns 0.206ns 0.206ns 0.596ns 0.086ns 0.086ns 0.506ns 0.370ns 0.596ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.319ns 0.206ns 0.596ns 0.086ns 0.190ns 0.086ns 0.086ns 0.506ns 0.370ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.506ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.067 ns - Smallest " "Info: - Smallest clock skew is -1.067 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "132 destination 7.956 ns + Shortest register " "Info: + Shortest clock path from clock \"132\" to destination register is 7.956 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns 132 1 CLK PIN_132 2 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 2; CLK Node = '132'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 132 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2584 2640 2656 2752 "132" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.864 ns) + CELL(0.370 ns) 3.384 ns inst8 2 COMB LCCOMB_X14_Y11_N18 6 " "Info: 2: + IC(1.864 ns) + CELL(0.370 ns) = 3.384 ns; Loc. = LCCOMB_X14_Y11_N18; Fanout = 6; COMB Node = 'inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.234 ns" { 132 inst8 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2168 2696 2760 2216 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.202 ns) 3.966 ns maincontrol:inst4\|CPPC 3 COMB LCCOMB_X14_Y11_N0 1 " "Info: 3: + IC(0.380 ns) + CELL(0.202 ns) = 3.966 ns; Loc. = LCCOMB_X14_Y11_N0; Fanout = 1; COMB Node = 'maincontrol:inst4\|CPPC'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { inst8 maincontrol:inst4|CPPC } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.438 ns) + CELL(0.000 ns) 6.404 ns maincontrol:inst4\|CPPC~clkctrl 4 COMB CLKCTRL_G5 8 " "Info: 4: + IC(2.438 ns) + CELL(0.000 ns) = 6.404 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'maincontrol:inst4\|CPPC~clkctrl'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.438 ns" { maincontrol:inst4|CPPC maincontrol:inst4|CPPC~clkctrl } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.886 ns) + CELL(0.666 ns) 7.956 ns Reg:PC\|inst8 5 REG LCFF_X8_Y11_N13 2 " "Info: 5: + IC(0.886 ns) + CELL(0.666 ns) = 7.956 ns; Loc. = LCFF_X8_Y11_N13; Fanout = 2; REG Node = 'Reg:PC\|inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { maincontrol:inst4|CPPC~clkctrl Reg:PC|inst8 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.388 ns ( 30.02 % ) " "Info: Total cell delay = 2.388 ns ( 30.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.568 ns ( 69.98 % ) " "Info: Total interconnect delay = 5.568 ns ( 69.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.956 ns" { 132 inst8 maincontrol:inst4|CPPC maincontrol:inst4|CPPC~clkctrl Reg:PC|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "7.956 ns" { 132 {} 132~combout {} inst8 {} maincontrol:inst4|CPPC {} maincontrol:inst4|CPPC~clkctrl {} Reg:PC|inst8 {} } { 0.000ns 0.000ns 1.864ns 0.380ns 2.438ns 0.886ns } { 0.000ns 1.150ns 0.370ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "132 source 9.023 ns - Longest register " "Info: - Longest clock path from clock \"132\" to source register is 9.023 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns 132 1 CLK PIN_132 2 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 2; CLK Node = '132'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 132 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2584 2640 2656 2752 "132" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.810 ns) + CELL(0.970 ns) 3.930 ns Start:inst42\|inst6 2 REG LCFF_X14_Y11_N27 1 " "Info: 2: + IC(1.810 ns) + CELL(0.970 ns) = 3.930 ns; Loc. = LCFF_X14_Y11_N27; Fanout = 1; REG Node = 'Start:inst42\|inst6'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.780 ns" { 132 Start:inst42|inst6 } "NODE_NAME" } } { "Start.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Start.bdf" { { 296 520 584 376 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.206 ns) 4.567 ns Start:inst42\|inst~42 3 COMB LCCOMB_X14_Y11_N8 1 " "Info: 3: + IC(0.431 ns) + CELL(0.206 ns) = 4.567 ns; Loc. = LCCOMB_X14_Y11_N8; Fanout = 1; COMB Node = 'Start:inst42\|inst~42'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { Start:inst42|inst6 Start:inst42|inst~42 } "NODE_NAME" } } { "Start.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Start.bdf" { { 272 904 968 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.624 ns) 5.564 ns inst8 4 COMB LCCOMB_X14_Y11_N18 6 " "Info: 4: + IC(0.373 ns) + CELL(0.624 ns) = 5.564 ns; Loc. = LCCOMB_X14_Y11_N18; Fanout = 6; COMB Node = 'inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { Start:inst42|inst~42 inst8 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2168 2696 2760 2216 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.970 ns) 7.911 ns mod4add1:inst3\|inst 5 REG LCFF_X7_Y11_N19 14 " "Info: 5: + IC(1.377 ns) + CELL(0.970 ns) = 7.911 ns; Loc. = LCFF_X7_Y11_N19; Fanout = 14; REG Node = 'mod4add1:inst3\|inst'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.347 ns" { inst8 mod4add1:inst3|inst } "NODE_NAME" } } { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 248 376 440 328 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.666 ns) 9.023 ns mod4add1:inst3\|inst2 6 REG LCFF_X7_Y11_N9 13 " "Info: 6: + IC(0.446 ns) + CELL(0.666 ns) = 9.023 ns; Loc. = LCFF_X7_Y11_N9; Fanout = 13; REG Node = 'mod4add1:inst3\|inst2'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.112 ns" { mod4add1:inst3|inst mod4add1:inst3|inst2 } "NODE_NAME" } } { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 240 592 656 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.586 ns ( 50.83 % ) " "Info: Total cell delay = 4.586 ns ( 50.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.437 ns ( 49.17 % ) " "Info: Total interconnect delay = 4.437 ns ( 49.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.023 ns" { 132 Start:inst42|inst6 Start:inst42|inst~42 inst8 mod4add1:inst3|inst mod4add1:inst3|inst2 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "9.023 ns" { 132 {} 132~combout {} Start:inst42|inst6 {} Start:inst42|inst~42 {} inst8 {} mod4add1:inst3|inst {} mod4add1:inst3|inst2 {} } { 0.000ns 0.000ns 1.810ns 0.431ns 0.373ns 1.377ns 0.446ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.624ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.956 ns" { 132 inst8 maincontrol:inst4|CPPC maincontrol:inst4|CPPC~clkctrl Reg:PC|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "7.956 ns" { 132 {} 132~combout {} inst8 {} maincontrol:inst4|CPPC {} maincontrol:inst4|CPPC~clkctrl {} Reg:PC|inst8 {} } { 0.000ns 0.000ns 1.864ns 0.380ns 2.438ns 0.886ns } { 0.000ns 1.150ns 0.370ns 0.202ns 0.000ns 0.666ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.023 ns" { 132 Start:inst42|inst6 Start:inst42|inst~42 inst8 mod4add1:inst3|inst mod4add1:inst3|inst2 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "9.023 ns" { 132 {} 132~combout {} Start:inst42|inst6 {} Start:inst42|inst~42 {} inst8 {} mod4add1:inst3|inst {} mod4add1:inst3|inst2 {} } { 0.000ns 0.000ns 1.810ns 0.431ns 0.373ns 1.377ns 0.446ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.624ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 240 592 656 320 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 240 592 656 320 "inst2" "" } } } } { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "29.284 ns" { mod4add1:inst3|inst2 Timing:inst2|decoder24:inst|inst1 inst6~11 maincontrol:inst4|RB selector:inst16|inst27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 sel2:inst23|inst17~39 sel2:inst23|inst17~40 Reg:PC|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "29.284 ns" { mod4add1:inst3|inst2 {} Timing:inst2|decoder24:inst|inst1 {} inst6~11 {} maincontrol:inst4|RB {} selector:inst16|inst27 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 {} sel2:inst23|inst17~39 {} sel2:inst23|inst17~40 {} Reg:PC|inst8 {} } { 0.000ns 0.448ns 1.143ns 0.713ns 1.065ns 0.382ns 0.383ns 0.384ns 0.382ns 0.389ns 0.374ns 0.000ns 0.000ns 0.383ns 0.391ns 1.127ns 0.000ns 0.000ns 0.376ns 0.390ns 0.377ns 0.000ns 0.000ns 0.000ns 0.724ns 0.377ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.382ns 0.393ns 0.610ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.400ns 0.676ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.360ns 0.366ns 1.072ns } { 0.000ns 0.370ns 0.206ns 0.651ns 0.624ns 0.539ns 0.206ns 0.206ns 0.370ns 0.370ns 0.596ns 0.190ns 0.506ns 0.319ns 0.206ns 0.621ns 0.086ns 0.506ns 0.206ns 0.206ns 0.596ns 0.086ns 0.086ns 0.506ns 0.370ns 0.596ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.319ns 0.206ns 0.596ns 0.086ns 0.190ns 0.086ns 0.086ns 0.506ns 0.370ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.506ns 0.206ns 0.206ns 0.460ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.956 ns" { 132 inst8 maincontrol:inst4|CPPC maincontrol:inst4|CPPC~clkctrl Reg:PC|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "7.956 ns" { 132 {} 132~combout {} inst8 {} maincontrol:inst4|CPPC {} maincontrol:inst4|CPPC~clkctrl {} Reg:PC|inst8 {} } { 0.000ns 0.000ns 1.864ns 0.380ns 2.438ns 0.886ns } { 0.000ns 1.150ns 0.370ns 0.202ns 0.000ns 0.666ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.023 ns" { 132 Start:inst42|inst6 Start:inst42|inst~42 inst8 mod4add1:inst3|inst mod4add1:inst3|inst2 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "9.023 ns" { 132 {} 132~combout {} Start:inst42|inst6 {} Start:inst42|inst~42 {} inst8 {} mod4add1:inst3|inst {} mod4add1:inst3|inst2 {} } { 0.000ns 0.000ns 1.810ns 0.431ns 0.373ns 1.377ns 0.446ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.624ns 0.970ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "131 register mod4add1:inst3\|inst2 register Reg:PC\|inst8 17.58 MHz 56.87 ns Internal " "Info: Clock \"131\" has Internal fmax of 17.58 MHz between source register \"mod4add1:inst3\|inst2\" and destination register \"Reg:PC\|inst8\" (period= 56.87 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "29.284 ns + Longest register register " "Info: + Longest register to register delay is 29.284 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mod4add1:inst3\|inst2 1 REG LCFF_X7_Y11_N9 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y11_N9; Fanout = 13; REG Node = 'mod4add1:inst3\|inst2'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { mod4add1:inst3|inst2 } "NODE_NAME" } } { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 240 592 656 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.370 ns) 0.818 ns Timing:inst2\|decoder24:inst\|inst1 2 COMB LCCOMB_X7_Y11_N10 17 " "Info: 2: + IC(0.448 ns) + CELL(0.370 ns) = 0.818 ns; Loc. = LCCOMB_X7_Y11_N10; Fanout = 17; COMB Node = 'Timing:inst2\|decoder24:inst\|inst1'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { mod4add1:inst3|inst2 Timing:inst2|decoder24:inst|inst1 } "NODE_NAME" } } { "decoder24.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/decoder24.bdf" { { 296 776 840 344 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.143 ns) + CELL(0.206 ns) 2.167 ns inst6~11 3 COMB LCCOMB_X10_Y11_N0 3 " "Info: 3: + IC(1.143 ns) + CELL(0.206 ns) = 2.167 ns; Loc. = LCCOMB_X10_Y11_N0; Fanout = 3; COMB Node = 'inst6~11'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { Timing:inst2|decoder24:inst|inst1 inst6~11 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 1360 2832 2896 1408 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.713 ns) + CELL(0.651 ns) 3.531 ns maincontrol:inst4\|RB 4 COMB LCCOMB_X10_Y11_N30 8 " "Info: 4: + IC(0.713 ns) + CELL(0.651 ns) = 3.531 ns; Loc. = LCCOMB_X10_Y11_N30; Fanout = 8; COMB Node = 'maincontrol:inst4\|RB'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.364 ns" { inst6~11 maincontrol:inst4|RB } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.065 ns) + CELL(0.624 ns) 5.220 ns selector:inst16\|inst27 5 COMB LCCOMB_X9_Y11_N2 15 " "Info: 5: + IC(1.065 ns) + CELL(0.624 ns) = 5.220 ns; Loc. = LCCOMB_X9_Y11_N2; Fanout = 15; COMB Node = 'selector:inst16\|inst27'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.689 ns" { maincontrol:inst4|RB selector:inst16|inst27 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/selector.bdf" { { 144 672 736 192 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.539 ns) 6.141 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[36\]~388 6 COMB LCCOMB_X9_Y11_N28 10 " "Info: 6: + IC(0.382 ns) + CELL(0.539 ns) = 6.141 ns; Loc. = LCCOMB_X9_Y11_N28; Fanout = 10; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[36\]~388'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.921 ns" { selector:inst16|inst27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.206 ns) 6.730 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[0\]~389 7 COMB LCCOMB_X9_Y11_N6 4 " "Info: 7: + IC(0.383 ns) + CELL(0.206 ns) = 6.730 ns; Loc. = LCCOMB_X9_Y11_N6; Fanout = 4; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[0\]~389'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.589 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.206 ns) 7.320 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[0\]~460 8 COMB LCCOMB_X9_Y11_N8 2 " "Info: 8: + IC(0.384 ns) + CELL(0.206 ns) = 7.320 ns; Loc. = LCCOMB_X9_Y11_N8; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[0\]~460'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.590 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.370 ns) 8.072 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[9\]~390 9 COMB LCCOMB_X9_Y11_N4 2 " "Info: 9: + IC(0.382 ns) + CELL(0.370 ns) = 8.072 ns; Loc. = LCCOMB_X9_Y11_N4; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[9\]~390'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.752 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.370 ns) 8.831 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[8\]~462 10 COMB LCCOMB_X9_Y11_N30 3 " "Info: 10: + IC(0.389 ns) + CELL(0.370 ns) = 8.831 ns; Loc. = LCCOMB_X9_Y11_N30; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[8\]~462'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.759 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.596 ns) 9.801 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[1\]~11 11 COMB LCCOMB_X9_Y11_N12 2 " "Info: 11: + IC(0.374 ns) + CELL(0.596 ns) = 9.801 ns; Loc. = LCCOMB_X9_Y11_N12; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[1\]~11'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.970 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 9.991 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[2\]~13 12 COMB LCCOMB_X9_Y11_N14 1 " "Info: 12: + IC(0.000 ns) + CELL(0.190 ns) = 9.991 ns; Loc. = LCCOMB_X9_Y11_N14; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[2\]~13'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 10.497 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[3\]~14 13 COMB LCCOMB_X9_Y11_N16 2 " "Info: 13: + IC(0.000 ns) + CELL(0.506 ns) = 10.497 ns; Loc. = LCCOMB_X9_Y11_N16; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[3\]~14'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.319 ns) 11.199 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[18\] 14 COMB LCCOMB_X9_Y11_N0 3 " "Info: 14: + IC(0.383 ns) + CELL(0.319 ns) = 11.199 ns; Loc. = LCCOMB_X9_Y11_N0; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[18\]'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.702 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.206 ns) 11.796 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[17\]~464 15 COMB LCCOMB_X9_Y11_N20 3 " "Info: 15: + IC(0.391 ns) + CELL(0.206 ns) = 11.796 ns; Loc. = LCCOMB_X9_Y11_N20; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[17\]~464'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.621 ns) 13.544 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[2\]~15 16 COMB LCCOMB_X10_Y10_N24 2 " "Info: 16: + IC(1.127 ns) + CELL(0.621 ns) = 13.544 ns; Loc. = LCCOMB_X10_Y10_N24; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[2\]~15'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.748 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 13.630 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[3\]~17 17 COMB LCCOMB_X10_Y10_N26 1 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 13.630 ns; Loc. = LCCOMB_X10_Y10_N26; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[3\]~17'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 14.136 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[4\]~18 18 COMB LCCOMB_X10_Y10_N28 2 " "Info: 18: + IC(0.000 ns) + CELL(0.506 ns) = 14.136 ns; Loc. = LCCOMB_X10_Y10_N28; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[4\]~18'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 14.718 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[27\] 19 COMB LCCOMB_X10_Y10_N0 4 " "Info: 19: + IC(0.376 ns) + CELL(0.206 ns) = 14.718 ns; Loc. = LCCOMB_X10_Y10_N0; Fanout = 4; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[27\]'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.206 ns) 15.314 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[25\]~469 20 COMB LCCOMB_X10_Y10_N18 3 " "Info: 20: + IC(0.390 ns) + CELL(0.206 ns) = 15.314 ns; Loc. = LCCOMB_X10_Y10_N18; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[25\]~469'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.596 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.596 ns) 16.287 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[2\]~17 21 COMB LCCOMB_X10_Y10_N6 2 " "Info: 21: + IC(0.377 ns) + CELL(0.596 ns) = 16.287 ns; Loc. = LCCOMB_X10_Y10_N6; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[2\]~17'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 16.373 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[3\]~19 22 COMB LCCOMB_X10_Y10_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 16.373 ns; Loc. = LCCOMB_X10_Y10_N8; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[3\]~19'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 16.459 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[4\]~21 23 COMB LCCOMB_X10_Y10_N10 1 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 16.459 ns; Loc. = LCCOMB_X10_Y10_N10; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[4\]~21'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 16.965 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[5\]~22 24 COMB LCCOMB_X10_Y10_N12 6 " "Info: 24: + IC(0.000 ns) + CELL(0.506 ns) = 16.965 ns; Loc. = LCCOMB_X10_Y10_N12; Fanout = 6; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[5\]~22'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.370 ns) 18.059 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[32\]~476 25 COMB LCCOMB_X9_Y10_N22 3 " "Info: 25: + IC(0.724 ns) + CELL(0.370 ns) = 18.059 ns; Loc. = LCCOMB_X9_Y10_N22; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[32\]~476'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.094 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.596 ns) 19.032 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[1\]~17 26 COMB LCCOMB_X9_Y10_N6 2 " "Info: 26: + IC(0.377 ns) + CELL(0.596 ns) = 19.032 ns; Loc. = LCCOMB_X9_Y10_N6; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[1\]~17'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 19.118 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[2\]~19 27 COMB LCCOMB_X9_Y10_N8 2 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 19.118 ns; Loc. = LCCOMB_X9_Y10_N8; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[2\]~19'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 19.204 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[3\]~21 28 COMB LCCOMB_X9_Y10_N10 2 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 19.204 ns; Loc. = LCCOMB_X9_Y10_N10; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[3\]~21'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 19.290 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[4\]~23 29 COMB LCCOMB_X9_Y10_N12 2 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 19.290 ns; Loc. = LCCOMB_X9_Y10_N12; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[4\]~23'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 19.480 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[5\]~25 30 COMB LCCOMB_X9_Y10_N14 1 " "Info: 30: + IC(0.000 ns) + CELL(0.190 ns) = 19.480 ns; Loc. = LCCOMB_X9_Y10_N14; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[5\]~25'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 19.986 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[6\]~26 31 COMB LCCOMB_X9_Y10_N16 2 " "Info: 31: + IC(0.000 ns) + CELL(0.506 ns) = 19.986 ns; Loc. = LCCOMB_X9_Y10_N16; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[6\]~26'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.319 ns) 20.687 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[45\] 32 COMB LCCOMB_X9_Y10_N0 6 " "Info: 32: + IC(0.382 ns) + CELL(0.319 ns) = 20.687 ns; Loc. = LCCOMB_X9_Y10_N0; Fanout = 6; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[45\]'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.701 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.206 ns) 21.286 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[41\]~481 33 COMB LCCOMB_X9_Y10_N30 3 " "Info: 33: + IC(0.393 ns) + CELL(0.206 ns) = 21.286 ns; Loc. = LCCOMB_X9_Y10_N30; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[41\]~481'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.599 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.610 ns) + CELL(0.596 ns) 22.492 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[2\]~21 34 COMB LCCOMB_X8_Y10_N10 2 " "Info: 34: + IC(0.610 ns) + CELL(0.596 ns) = 22.492 ns; Loc. = LCCOMB_X8_Y10_N10; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[2\]~21'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.206 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 22.578 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[3\]~23 35 COMB LCCOMB_X8_Y10_N12 2 " "Info: 35: + IC(0.000 ns) + CELL(0.086 ns) = 22.578 ns; Loc. = LCCOMB_X8_Y10_N12; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[3\]~23'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 22.768 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[4\]~25 36 COMB LCCOMB_X8_Y10_N14 2 " "Info: 36: + IC(0.000 ns) + CELL(0.190 ns) = 22.768 ns; Loc. = LCCOMB_X8_Y10_N14; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[4\]~25'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 22.854 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[5\]~27 37 COMB LCCOMB_X8_Y10_N16 2 " "Info: 37: + IC(0.000 ns) + CELL(0.086 ns) = 22.854 ns; Loc. = LCCOMB_X8_Y10_N16; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[5\]~27'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 22.940 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[6\]~29 38 COMB LCCOMB_X8_Y10_N18 1 " "Info: 38: + IC(0.000 ns) + CELL(0.086 ns) = 22.940 ns; Loc. = LCCOMB_X8_Y10_N18; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[6\]~29'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 23.446 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[7\]~30 39 COMB LCCOMB_X8_Y10_N20 8 " "Info: 39: + IC(0.000 ns) + CELL(0.506 ns) = 23.446 ns; Loc. = LCCOMB_X8_Y10_N20; Fanout = 8; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[7\]~30'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.370 ns) 24.216 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[48\]~490 40 COMB LCCOMB_X8_Y10_N28 1 " "Info: 40: + IC(0.400 ns) + CELL(0.370 ns) = 24.216 ns; Loc. = LCCOMB_X8_Y10_N28; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[48\]~490'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.770 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.596 ns) 25.488 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[1\]~21 41 COMB LCCOMB_X7_Y10_N4 1 " "Info: 41: + IC(0.676 ns) + CELL(0.596 ns) = 25.488 ns; Loc. = LCCOMB_X7_Y10_N4; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[1\]~21'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 25.574 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[2\]~23 42 COMB LCCOMB_X7_Y10_N6 1 " "Info: 42: + IC(0.000 ns) + CELL(0.086 ns) = 25.574 ns; Loc. = LCCOMB_X7_Y10_N6; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[2\]~23'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 25.660 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[3\]~25 43 COMB LCCOMB_X7_Y10_N8 1 " "Info: 43: + IC(0.000 ns) + CELL(0.086 ns) = 25.660 ns; Loc. = LCCOMB_X7_Y10_N8; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[3\]~25'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 25.746 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[4\]~27 44 COMB LCCOMB_X7_Y10_N10 1 " "Info: 44: + IC(0.000 ns) + CELL(0.086 ns) = 25.746 ns; Loc. = LCCOMB_X7_Y10_N10; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[4\]~27'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 25.832 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[5\]~29 45 COMB LCCOMB_X7_Y10_N12 1 " "Info: 45: + IC(0.000 ns) + CELL(0.086 ns) = 25.832 ns; Loc. = LCCOMB_X7_Y10_N12; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[5\]~29'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 26.022 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[6\]~31 46 COMB LCCOMB_X7_Y10_N14 1 " "Info: 46: + IC(0.000 ns) + CELL(0.190 ns) = 26.022 ns; Loc. = LCCOMB_X7_Y10_N14; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[6\]~31'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 26.108 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[7\]~33 47 COMB LCCOMB_X7_Y10_N16 1 " "Info: 47: + IC(0.000 ns) + CELL(0.086 ns) = 26.108 ns; Loc. = LCCOMB_X7_Y10_N16; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[7\]~33'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 26.614 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[8\]~34 48 COMB LCCOMB_X7_Y10_N18 1 " "Info: 48: + IC(0.000 ns) + CELL(0.506 ns) = 26.614 ns; Loc. = LCCOMB_X7_Y10_N18; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[8\]~34'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 27.180 ns sel2:inst23\|inst17~39 49 COMB LCCOMB_X7_Y10_N30 1 " "Info: 49: + IC(0.360 ns) + CELL(0.206 ns) = 27.180 ns; Loc. = LCCOMB_X7_Y10_N30; Fanout = 1; COMB Node = 'sel2:inst23\|inst17~39'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 sel2:inst23|inst17~39 } "NODE_NAME" } } { "sel2.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/sel2.bdf" { { 272 1120 1184 320 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 27.752 ns sel2:inst23\|inst17~40 50 COMB LCCOMB_X7_Y10_N0 6 " "Info: 50: + IC(0.366 ns) + CELL(0.206 ns) = 27.752 ns; Loc. = LCCOMB_X7_Y10_N0; Fanout = 6; COMB Node = 'sel2:inst23\|inst17~40'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { sel2:inst23|inst17~39 sel2:inst23|inst17~40 } "NODE_NAME" } } { "sel2.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/sel2.bdf" { { 272 1120 1184 320 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.072 ns) + CELL(0.460 ns) 29.284 ns Reg:PC\|inst8 51 REG LCFF_X8_Y11_N13 2 " "Info: 51: + IC(1.072 ns) + CELL(0.460 ns) = 29.284 ns; Loc. = LCFF_X8_Y11_N13; Fanout = 2; REG Node = 'Reg:PC\|inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.532 ns" { sel2:inst23|inst17~40 Reg:PC|inst8 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.217 ns ( 51.96 % ) " "Info: Total cell delay = 15.217 ns ( 51.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.067 ns ( 48.04 % ) " "Info: Total interconnect delay = 14.067 ns ( 48.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "29.284 ns" { mod4add1:inst3|inst2 Timing:inst2|decoder24:inst|inst1 inst6~11 maincontrol:inst4|RB selector:inst16|inst27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 sel2:inst23|inst17~39 sel2:inst23|inst17~40 Reg:PC|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "29.284 ns" { mod4add1:inst3|inst2 {} Timing:inst2|decoder24:inst|inst1 {} inst6~11 {} maincontrol:inst4|RB {} selector:inst16|inst27 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 {} sel2:inst23|inst17~39 {} sel2:inst23|inst17~40 {} Reg:PC|inst8 {} } { 0.000ns 0.448ns 1.143ns 0.713ns 1.065ns 0.382ns 0.383ns 0.384ns 0.382ns 0.389ns 0.374ns 0.000ns 0.000ns 0.383ns 0.391ns 1.127ns 0.000ns 0.000ns 0.376ns 0.390ns 0.377ns 0.000ns 0.000ns 0.000ns 0.724ns 0.377ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.382ns 0.393ns 0.610ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.400ns 0.676ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.360ns 0.366ns 1.072ns } { 0.000ns 0.370ns 0.206ns 0.651ns 0.624ns 0.539ns 0.206ns 0.206ns 0.370ns 0.370ns 0.596ns 0.190ns 0.506ns 0.319ns 0.206ns 0.621ns 0.086ns 0.506ns 0.206ns 0.206ns 0.596ns 0.086ns 0.086ns 0.506ns 0.370ns 0.596ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.319ns 0.206ns 0.596ns 0.086ns 0.190ns 0.086ns 0.086ns 0.506ns 0.370ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.506ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.113 ns - Smallest " "Info: - Smallest clock skew is 1.113 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "131 destination 9.187 ns + Shortest register " "Info: + Shortest clock path from clock \"131\" to destination register is 9.187 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns 131 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = '131'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 131 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2536 2624 2640 2704 "131" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.518 ns) + CELL(0.206 ns) 2.874 ns Start:inst42\|inst~41 2 COMB LCCOMB_X14_Y11_N4 1 " "Info: 2: + IC(1.518 ns) + CELL(0.206 ns) = 2.874 ns; Loc. = LCCOMB_X14_Y11_N4; Fanout = 1; COMB Node = 'Start:inst42\|inst~41'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.724 ns" { 131 Start:inst42|inst~41 } "NODE_NAME" } } { "Start.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Start.bdf" { { 272 904 968 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.370 ns) 3.618 ns Start:inst42\|inst~42 3 COMB LCCOMB_X14_Y11_N8 1 " "Info: 3: + IC(0.374 ns) + CELL(0.370 ns) = 3.618 ns; Loc. = LCCOMB_X14_Y11_N8; Fanout = 1; COMB Node = 'Start:inst42\|inst~42'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.744 ns" { Start:inst42|inst~41 Start:inst42|inst~42 } "NODE_NAME" } } { "Start.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Start.bdf" { { 272 904 968 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.624 ns) 4.615 ns inst8 4 COMB LCCOMB_X14_Y11_N18 6 " "Info: 4: + IC(0.373 ns) + CELL(0.624 ns) = 4.615 ns; Loc. = LCCOMB_X14_Y11_N18; Fanout = 6; COMB Node = 'inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { Start:inst42|inst~42 inst8 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2168 2696 2760 2216 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.202 ns) 5.197 ns maincontrol:inst4\|CPPC 5 COMB LCCOMB_X14_Y11_N0 1 " "Info: 5: + IC(0.380 ns) + CELL(0.202 ns) = 5.197 ns; Loc. = LCCOMB_X14_Y11_N0; Fanout = 1; COMB Node = 'maincontrol:inst4\|CPPC'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { inst8 maincontrol:inst4|CPPC } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.438 ns) + CELL(0.000 ns) 7.635 ns maincontrol:inst4\|CPPC~clkctrl 6 COMB CLKCTRL_G5 8 " "Info: 6: + IC(2.438 ns) + CELL(0.000 ns) = 7.635 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'maincontrol:inst4\|CPPC~clkctrl'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.438 ns" { maincontrol:inst4|CPPC maincontrol:inst4|CPPC~clkctrl } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.886 ns) + CELL(0.666 ns) 9.187 ns Reg:PC\|inst8 7 REG LCFF_X8_Y11_N13 2 " "Info: 7: + IC(0.886 ns) + CELL(0.666 ns) = 9.187 ns; Loc. = LCFF_X8_Y11_N13; Fanout = 2; REG Node = 'Reg:PC\|inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { maincontrol:inst4|CPPC~clkctrl Reg:PC|inst8 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.218 ns ( 35.03 % ) " "Info: Total cell delay = 3.218 ns ( 35.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.969 ns ( 64.97 % ) " "Info: Total interconnect delay = 5.969 ns ( 64.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.187 ns" { 131 Start:inst42|inst~41 Start:inst42|inst~42 inst8 maincontrol:inst4|CPPC maincontrol:inst4|CPPC~clkctrl Reg:PC|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "9.187 ns" { 131 {} 131~combout {} Start:inst42|inst~41 {} Start:inst42|inst~42 {} inst8 {} maincontrol:inst4|CPPC {} maincontrol:inst4|CPPC~clkctrl {} Reg:PC|inst8 {} } { 0.000ns 0.000ns 1.518ns 0.374ns 0.373ns 0.380ns 2.438ns 0.886ns } { 0.000ns 1.150ns 0.206ns 0.370ns 0.624ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "131 source 8.074 ns - Longest register " "Info: - Longest clock path from clock \"131\" to source register is 8.074 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns 131 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = '131'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 131 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2536 2624 2640 2704 "131" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.518 ns) + CELL(0.206 ns) 2.874 ns Start:inst42\|inst~41 2 COMB LCCOMB_X14_Y11_N4 1 " "Info: 2: + IC(1.518 ns) + CELL(0.206 ns) = 2.874 ns; Loc. = LCCOMB_X14_Y11_N4; Fanout = 1; COMB Node = 'Start:inst42\|inst~41'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.724 ns" { 131 Start:inst42|inst~41 } "NODE_NAME" } } { "Start.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Start.bdf" { { 272 904 968 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.370 ns) 3.618 ns Start:inst42\|inst~42 3 COMB LCCOMB_X14_Y11_N8 1 " "Info: 3: + IC(0.374 ns) + CELL(0.370 ns) = 3.618 ns; Loc. = LCCOMB_X14_Y11_N8; Fanout = 1; COMB Node = 'Start:inst42\|inst~42'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.744 ns" { Start:inst42|inst~41 Start:inst42|inst~42 } "NODE_NAME" } } { "Start.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Start.bdf" { { 272 904 968 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.624 ns) 4.615 ns inst8 4 COMB LCCOMB_X14_Y11_N18 6 " "Info: 4: + IC(0.373 ns) + CELL(0.624 ns) = 4.615 ns; Loc. = LCCOMB_X14_Y11_N18; Fanout = 6; COMB Node = 'inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { Start:inst42|inst~42 inst8 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2168 2696 2760 2216 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.970 ns) 6.962 ns mod4add1:inst3\|inst 5 REG LCFF_X7_Y11_N19 14 " "Info: 5: + IC(1.377 ns) + CELL(0.970 ns) = 6.962 ns; Loc. = LCFF_X7_Y11_N19; Fanout = 14; REG Node = 'mod4add1:inst3\|inst'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.347 ns" { inst8 mod4add1:inst3|inst } "NODE_NAME" } } { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 248 376 440 328 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.666 ns) 8.074 ns mod4add1:inst3\|inst2 6 REG LCFF_X7_Y11_N9 13 " "Info: 6: + IC(0.446 ns) + CELL(0.666 ns) = 8.074 ns; Loc. = LCFF_X7_Y11_N9; Fanout = 13; REG Node = 'mod4add1:inst3\|inst2'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.112 ns" { mod4add1:inst3|inst mod4add1:inst3|inst2 } "NODE_NAME" } } { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 240 592 656 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.986 ns ( 49.37 % ) " "Info: Total cell delay = 3.986 ns ( 49.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.088 ns ( 50.63 % ) " "Info: Total interconnect delay = 4.088 ns ( 50.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.074 ns" { 131 Start:inst42|inst~41 Start:inst42|inst~42 inst8 mod4add1:inst3|inst mod4add1:inst3|inst2 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "8.074 ns" { 131 {} 131~combout {} Start:inst42|inst~41 {} Start:inst42|inst~42 {} inst8 {} mod4add1:inst3|inst {} mod4add1:inst3|inst2 {} } { 0.000ns 0.000ns 1.518ns 0.374ns 0.373ns 1.377ns 0.446ns } { 0.000ns 1.150ns 0.206ns 0.370ns 0.624ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.187 ns" { 131 Start:inst42|inst~41 Start:inst42|inst~42 inst8 maincontrol:inst4|CPPC maincontrol:inst4|CPPC~clkctrl Reg:PC|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "9.187 ns" { 131 {} 131~combout {} Start:inst42|inst~41 {} Start:inst42|inst~42 {} inst8 {} maincontrol:inst4|CPPC {} maincontrol:inst4|CPPC~clkctrl {} Reg:PC|inst8 {} } { 0.000ns 0.000ns 1.518ns 0.374ns 0.373ns 0.380ns 2.438ns 0.886ns } { 0.000ns 1.150ns 0.206ns 0.370ns 0.624ns 0.202ns 0.000ns 0.666ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.074 ns" { 131 Start:inst42|inst~41 Start:inst42|inst~42 inst8 mod4add1:inst3|inst mod4add1:inst3|inst2 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "8.074 ns" { 131 {} 131~combout {} Start:inst42|inst~41 {} Start:inst42|inst~42 {} inst8 {} mod4add1:inst3|inst {} mod4add1:inst3|inst2 {} } { 0.000ns 0.000ns 1.518ns 0.374ns 0.373ns 1.377ns 0.446ns } { 0.000ns 1.150ns 0.206ns 0.370ns 0.624ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 240 592 656 320 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 240 592 656 320 "inst2" "" } } } } { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "29.284 ns" { mod4add1:inst3|inst2 Timing:inst2|decoder24:inst|inst1 inst6~11 maincontrol:inst4|RB selector:inst16|inst27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 sel2:inst23|inst17~39 sel2:inst23|inst17~40 Reg:PC|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "29.284 ns" { mod4add1:inst3|inst2 {} Timing:inst2|decoder24:inst|inst1 {} inst6~11 {} maincontrol:inst4|RB {} selector:inst16|inst27 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 {} sel2:inst23|inst17~39 {} sel2:inst23|inst17~40 {} Reg:PC|inst8 {} } { 0.000ns 0.448ns 1.143ns 0.713ns 1.065ns 0.382ns 0.383ns 0.384ns 0.382ns 0.389ns 0.374ns 0.000ns 0.000ns 0.383ns 0.391ns 1.127ns 0.000ns 0.000ns 0.376ns 0.390ns 0.377ns 0.000ns 0.000ns 0.000ns 0.724ns 0.377ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.382ns 0.393ns 0.610ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.400ns 0.676ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.360ns 0.366ns 1.072ns } { 0.000ns 0.370ns 0.206ns 0.651ns 0.624ns 0.539ns 0.206ns 0.206ns 0.370ns 0.370ns 0.596ns 0.190ns 0.506ns 0.319ns 0.206ns 0.621ns 0.086ns 0.506ns 0.206ns 0.206ns 0.596ns 0.086ns 0.086ns 0.506ns 0.370ns 0.596ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.319ns 0.206ns 0.596ns 0.086ns 0.190ns 0.086ns 0.086ns 0.506ns 0.370ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.506ns 0.206ns 0.206ns 0.460ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.187 ns" { 131 Start:inst42|inst~41 Start:inst42|inst~42 inst8 maincontrol:inst4|CPPC maincontrol:inst4|CPPC~clkctrl Reg:PC|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "9.187 ns" { 131 {} 131~combout {} Start:inst42|inst~41 {} Start:inst42|inst~42 {} inst8 {} maincontrol:inst4|CPPC {} maincontrol:inst4|CPPC~clkctrl {} Reg:PC|inst8 {} } { 0.000ns 0.000ns 1.518ns 0.374ns 0.373ns 0.380ns 2.438ns 0.886ns } { 0.000ns 1.150ns 0.206ns 0.370ns 0.624ns 0.202ns 0.000ns 0.666ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.074 ns" { 131 Start:inst42|inst~41 Start:inst42|inst~42 inst8 mod4add1:inst3|inst mod4add1:inst3|inst2 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "8.074 ns" { 131 {} 131~combout {} Start:inst42|inst~41 {} Start:inst42|inst~42 {} inst8 {} mod4add1:inst3|inst {} mod4add1:inst3|inst2 {} } { 0.000ns 0.000ns 1.518ns 0.374ns 0.373ns 1.377ns 0.446ns } { 0.000ns 1.150ns 0.206ns 0.370ns 0.624ns 0.970ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "ON/OFF register mod4add1:inst3\|inst2 register Reg:PC\|inst8 17.58 MHz 56.87 ns Internal " "Info: Clock \"ON/OFF\" has Internal fmax of 17.58 MHz between source register \"mod4add1:inst3\|inst2\" and destination register \"Reg:PC\|inst8\" (period= 56.87 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "29.284 ns + Longest register register " "Info: + Longest register to register delay is 29.284 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mod4add1:inst3\|inst2 1 REG LCFF_X7_Y11_N9 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y11_N9; Fanout = 13; REG Node = 'mod4add1:inst3\|inst2'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { mod4add1:inst3|inst2 } "NODE_NAME" } } { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 240 592 656 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.370 ns) 0.818 ns Timing:inst2\|decoder24:inst\|inst1 2 COMB LCCOMB_X7_Y11_N10 17 " "Info: 2: + IC(0.448 ns) + CELL(0.370 ns) = 0.818 ns; Loc. = LCCOMB_X7_Y11_N10; Fanout = 17; COMB Node = 'Timing:inst2\|decoder24:inst\|inst1'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { mod4add1:inst3|inst2 Timing:inst2|decoder24:inst|inst1 } "NODE_NAME" } } { "decoder24.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/decoder24.bdf" { { 296 776 840 344 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.143 ns) + CELL(0.206 ns) 2.167 ns inst6~11 3 COMB LCCOMB_X10_Y11_N0 3 " "Info: 3: + IC(1.143 ns) + CELL(0.206 ns) = 2.167 ns; Loc. = LCCOMB_X10_Y11_N0; Fanout = 3; COMB Node = 'inst6~11'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { Timing:inst2|decoder24:inst|inst1 inst6~11 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 1360 2832 2896 1408 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.713 ns) + CELL(0.651 ns) 3.531 ns maincontrol:inst4\|RB 4 COMB LCCOMB_X10_Y11_N30 8 " "Info: 4: + IC(0.713 ns) + CELL(0.651 ns) = 3.531 ns; Loc. = LCCOMB_X10_Y11_N30; Fanout = 8; COMB Node = 'maincontrol:inst4\|RB'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.364 ns" { inst6~11 maincontrol:inst4|RB } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.065 ns) + CELL(0.624 ns) 5.220 ns selector:inst16\|inst27 5 COMB LCCOMB_X9_Y11_N2 15 " "Info: 5: + IC(1.065 ns) + CELL(0.624 ns) = 5.220 ns; Loc. = LCCOMB_X9_Y11_N2; Fanout = 15; COMB Node = 'selector:inst16\|inst27'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.689 ns" { maincontrol:inst4|RB selector:inst16|inst27 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/selector.bdf" { { 144 672 736 192 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.539 ns) 6.141 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[36\]~388 6 COMB LCCOMB_X9_Y11_N28 10 " "Info: 6: + IC(0.382 ns) + CELL(0.539 ns) = 6.141 ns; Loc. = LCCOMB_X9_Y11_N28; Fanout = 10; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[36\]~388'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.921 ns" { selector:inst16|inst27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.206 ns) 6.730 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[0\]~389 7 COMB LCCOMB_X9_Y11_N6 4 " "Info: 7: + IC(0.383 ns) + CELL(0.206 ns) = 6.730 ns; Loc. = LCCOMB_X9_Y11_N6; Fanout = 4; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[0\]~389'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.589 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.206 ns) 7.320 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[0\]~460 8 COMB LCCOMB_X9_Y11_N8 2 " "Info: 8: + IC(0.384 ns) + CELL(0.206 ns) = 7.320 ns; Loc. = LCCOMB_X9_Y11_N8; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[0\]~460'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.590 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.370 ns) 8.072 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[9\]~390 9 COMB LCCOMB_X9_Y11_N4 2 " "Info: 9: + IC(0.382 ns) + CELL(0.370 ns) = 8.072 ns; Loc. = LCCOMB_X9_Y11_N4; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[9\]~390'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.752 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.370 ns) 8.831 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[8\]~462 10 COMB LCCOMB_X9_Y11_N30 3 " "Info: 10: + IC(0.389 ns) + CELL(0.370 ns) = 8.831 ns; Loc. = LCCOMB_X9_Y11_N30; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[8\]~462'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.759 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.596 ns) 9.801 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[1\]~11 11 COMB LCCOMB_X9_Y11_N12 2 " "Info: 11: + IC(0.374 ns) + CELL(0.596 ns) = 9.801 ns; Loc. = LCCOMB_X9_Y11_N12; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[1\]~11'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.970 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 9.991 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[2\]~13 12 COMB LCCOMB_X9_Y11_N14 1 " "Info: 12: + IC(0.000 ns) + CELL(0.190 ns) = 9.991 ns; Loc. = LCCOMB_X9_Y11_N14; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[2\]~13'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 10.497 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[3\]~14 13 COMB LCCOMB_X9_Y11_N16 2 " "Info: 13: + IC(0.000 ns) + CELL(0.506 ns) = 10.497 ns; Loc. = LCCOMB_X9_Y11_N16; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[3\]~14'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.319 ns) 11.199 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[18\] 14 COMB LCCOMB_X9_Y11_N0 3 " "Info: 14: + IC(0.383 ns) + CELL(0.319 ns) = 11.199 ns; Loc. = LCCOMB_X9_Y11_N0; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[18\]'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.702 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.206 ns) 11.796 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[17\]~464 15 COMB LCCOMB_X9_Y11_N20 3 " "Info: 15: + IC(0.391 ns) + CELL(0.206 ns) = 11.796 ns; Loc. = LCCOMB_X9_Y11_N20; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[17\]~464'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.621 ns) 13.544 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[2\]~15 16 COMB LCCOMB_X10_Y10_N24 2 " "Info: 16: + IC(1.127 ns) + CELL(0.621 ns) = 13.544 ns; Loc. = LCCOMB_X10_Y10_N24; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[2\]~15'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.748 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 13.630 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[3\]~17 17 COMB LCCOMB_X10_Y10_N26 1 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 13.630 ns; Loc. = LCCOMB_X10_Y10_N26; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[3\]~17'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 14.136 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[4\]~18 18 COMB LCCOMB_X10_Y10_N28 2 " "Info: 18: + IC(0.000 ns) + CELL(0.506 ns) = 14.136 ns; Loc. = LCCOMB_X10_Y10_N28; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[4\]~18'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 14.718 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[27\] 19 COMB LCCOMB_X10_Y10_N0 4 " "Info: 19: + IC(0.376 ns) + CELL(0.206 ns) = 14.718 ns; Loc. = LCCOMB_X10_Y10_N0; Fanout = 4; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[27\]'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.206 ns) 15.314 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[25\]~469 20 COMB LCCOMB_X10_Y10_N18 3 " "Info: 20: + IC(0.390 ns) + CELL(0.206 ns) = 15.314 ns; Loc. = LCCOMB_X10_Y10_N18; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[25\]~469'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.596 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.596 ns) 16.287 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[2\]~17 21 COMB LCCOMB_X10_Y10_N6 2 " "Info: 21: + IC(0.377 ns) + CELL(0.596 ns) = 16.287 ns; Loc. = LCCOMB_X10_Y10_N6; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[2\]~17'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 16.373 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[3\]~19 22 COMB LCCOMB_X10_Y10_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 16.373 ns; Loc. = LCCOMB_X10_Y10_N8; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[3\]~19'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 16.459 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[4\]~21 23 COMB LCCOMB_X10_Y10_N10 1 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 16.459 ns; Loc. = LCCOMB_X10_Y10_N10; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[4\]~21'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 16.965 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[5\]~22 24 COMB LCCOMB_X10_Y10_N12 6 " "Info: 24: + IC(0.000 ns) + CELL(0.506 ns) = 16.965 ns; Loc. = LCCOMB_X10_Y10_N12; Fanout = 6; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[5\]~22'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.370 ns) 18.059 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[32\]~476 25 COMB LCCOMB_X9_Y10_N22 3 " "Info: 25: + IC(0.724 ns) + CELL(0.370 ns) = 18.059 ns; Loc. = LCCOMB_X9_Y10_N22; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[32\]~476'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.094 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.596 ns) 19.032 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[1\]~17 26 COMB LCCOMB_X9_Y10_N6 2 " "Info: 26: + IC(0.377 ns) + CELL(0.596 ns) = 19.032 ns; Loc. = LCCOMB_X9_Y10_N6; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[1\]~17'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 19.118 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[2\]~19 27 COMB LCCOMB_X9_Y10_N8 2 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 19.118 ns; Loc. = LCCOMB_X9_Y10_N8; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[2\]~19'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 19.204 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[3\]~21 28 COMB LCCOMB_X9_Y10_N10 2 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 19.204 ns; Loc. = LCCOMB_X9_Y10_N10; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[3\]~21'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 19.290 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[4\]~23 29 COMB LCCOMB_X9_Y10_N12 2 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 19.290 ns; Loc. = LCCOMB_X9_Y10_N12; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[4\]~23'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 19.480 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[5\]~25 30 COMB LCCOMB_X9_Y10_N14 1 " "Info: 30: + IC(0.000 ns) + CELL(0.190 ns) = 19.480 ns; Loc. = LCCOMB_X9_Y10_N14; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[5\]~25'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 19.986 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[6\]~26 31 COMB LCCOMB_X9_Y10_N16 2 " "Info: 31: + IC(0.000 ns) + CELL(0.506 ns) = 19.986 ns; Loc. = LCCOMB_X9_Y10_N16; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[6\]~26'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.319 ns) 20.687 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[45\] 32 COMB LCCOMB_X9_Y10_N0 6 " "Info: 32: + IC(0.382 ns) + CELL(0.319 ns) = 20.687 ns; Loc. = LCCOMB_X9_Y10_N0; Fanout = 6; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[45\]'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.701 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.206 ns) 21.286 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[41\]~481 33 COMB LCCOMB_X9_Y10_N30 3 " "Info: 33: + IC(0.393 ns) + CELL(0.206 ns) = 21.286 ns; Loc. = LCCOMB_X9_Y10_N30; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[41\]~481'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.599 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.610 ns) + CELL(0.596 ns) 22.492 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[2\]~21 34 COMB LCCOMB_X8_Y10_N10 2 " "Info: 34: + IC(0.610 ns) + CELL(0.596 ns) = 22.492 ns; Loc. = LCCOMB_X8_Y10_N10; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[2\]~21'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.206 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 22.578 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[3\]~23 35 COMB LCCOMB_X8_Y10_N12 2 " "Info: 35: + IC(0.000 ns) + CELL(0.086 ns) = 22.578 ns; Loc. = LCCOMB_X8_Y10_N12; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[3\]~23'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 22.768 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[4\]~25 36 COMB LCCOMB_X8_Y10_N14 2 " "Info: 36: + IC(0.000 ns) + CELL(0.190 ns) = 22.768 ns; Loc. = LCCOMB_X8_Y10_N14; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[4\]~25'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 22.854 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[5\]~27 37 COMB LCCOMB_X8_Y10_N16 2 " "Info: 37: + IC(0.000 ns) + CELL(0.086 ns) = 22.854 ns; Loc. = LCCOMB_X8_Y10_N16; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[5\]~27'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 22.940 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[6\]~29 38 COMB LCCOMB_X8_Y10_N18 1 " "Info: 38: + IC(0.000 ns) + CELL(0.086 ns) = 22.940 ns; Loc. = LCCOMB_X8_Y10_N18; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[6\]~29'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 23.446 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[7\]~30 39 COMB LCCOMB_X8_Y10_N20 8 " "Info: 39: + IC(0.000 ns) + CELL(0.506 ns) = 23.446 ns; Loc. = LCCOMB_X8_Y10_N20; Fanout = 8; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[7\]~30'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.370 ns) 24.216 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[48\]~490 40 COMB LCCOMB_X8_Y10_N28 1 " "Info: 40: + IC(0.400 ns) + CELL(0.370 ns) = 24.216 ns; Loc. = LCCOMB_X8_Y10_N28; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[48\]~490'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.770 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.596 ns) 25.488 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[1\]~21 41 COMB LCCOMB_X7_Y10_N4 1 " "Info: 41: + IC(0.676 ns) + CELL(0.596 ns) = 25.488 ns; Loc. = LCCOMB_X7_Y10_N4; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[1\]~21'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 25.574 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[2\]~23 42 COMB LCCOMB_X7_Y10_N6 1 " "Info: 42: + IC(0.000 ns) + CELL(0.086 ns) = 25.574 ns; Loc. = LCCOMB_X7_Y10_N6; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[2\]~23'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 25.660 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[3\]~25 43 COMB LCCOMB_X7_Y10_N8 1 " "Info: 43: + IC(0.000 ns) + CELL(0.086 ns) = 25.660 ns; Loc. = LCCOMB_X7_Y10_N8; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[3\]~25'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 25.746 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[4\]~27 44 COMB LCCOMB_X7_Y10_N10 1 " "Info: 44: + IC(0.000 ns) + CELL(0.086 ns) = 25.746 ns; Loc. = LCCOMB_X7_Y10_N10; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[4\]~27'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 25.832 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[5\]~29 45 COMB LCCOMB_X7_Y10_N12 1 " "Info: 45: + IC(0.000 ns) + CELL(0.086 ns) = 25.832 ns; Loc. = LCCOMB_X7_Y10_N12; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[5\]~29'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 26.022 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[6\]~31 46 COMB LCCOMB_X7_Y10_N14 1 " "Info: 46: + IC(0.000 ns) + CELL(0.190 ns) = 26.022 ns; Loc. = LCCOMB_X7_Y10_N14; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[6\]~31'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 26.108 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[7\]~33 47 COMB LCCOMB_X7_Y10_N16 1 " "Info: 47: + IC(0.000 ns) + CELL(0.086 ns) = 26.108 ns; Loc. = LCCOMB_X7_Y10_N16; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[7\]~33'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 26.614 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[8\]~34 48 COMB LCCOMB_X7_Y10_N18 1 " "Info: 48: + IC(0.000 ns) + CELL(0.506 ns) = 26.614 ns; Loc. = LCCOMB_X7_Y10_N18; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[8\]~34'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 27.180 ns sel2:inst23\|inst17~39 49 COMB LCCOMB_X7_Y10_N30 1 " "Info: 49: + IC(0.360 ns) + CELL(0.206 ns) = 27.180 ns; Loc. = LCCOMB_X7_Y10_N30; Fanout = 1; COMB Node = 'sel2:inst23\|inst17~39'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 sel2:inst23|inst17~39 } "NODE_NAME" } } { "sel2.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/sel2.bdf" { { 272 1120 1184 320 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 27.752 ns sel2:inst23\|inst17~40 50 COMB LCCOMB_X7_Y10_N0 6 " "Info: 50: + IC(0.366 ns) + CELL(0.206 ns) = 27.752 ns; Loc. = LCCOMB_X7_Y10_N0; Fanout = 6; COMB Node = 'sel2:inst23\|inst17~40'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { sel2:inst23|inst17~39 sel2:inst23|inst17~40 } "NODE_NAME" } } { "sel2.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/sel2.bdf" { { 272 1120 1184 320 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.072 ns) + CELL(0.460 ns) 29.284 ns Reg:PC\|inst8 51 REG LCFF_X8_Y11_N13 2 " "Info: 51: + IC(1.072 ns) + CELL(0.460 ns) = 29.284 ns; Loc. = LCFF_X8_Y11_N13; Fanout = 2; REG Node = 'Reg:PC\|inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.532 ns" { sel2:inst23|inst17~40 Reg:PC|inst8 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.217 ns ( 51.96 % ) " "Info: Total cell delay = 15.217 ns ( 51.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.067 ns ( 48.04 % ) " "Info: Total interconnect delay = 14.067 ns ( 48.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "29.284 ns" { mod4add1:inst3|inst2 Timing:inst2|decoder24:inst|inst1 inst6~11 maincontrol:inst4|RB selector:inst16|inst27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 sel2:inst23|inst17~39 sel2:inst23|inst17~40 Reg:PC|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "29.284 ns" { mod4add1:inst3|inst2 {} Timing:inst2|decoder24:inst|inst1 {} inst6~11 {} maincontrol:inst4|RB {} selector:inst16|inst27 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 {} sel2:inst23|inst17~39 {} sel2:inst23|inst17~40 {} Reg:PC|inst8 {} } { 0.000ns 0.448ns 1.143ns 0.713ns 1.065ns 0.382ns 0.383ns 0.384ns 0.382ns 0.389ns 0.374ns 0.000ns 0.000ns 0.383ns 0.391ns 1.127ns 0.000ns 0.000ns 0.376ns 0.390ns 0.377ns 0.000ns 0.000ns 0.000ns 0.724ns 0.377ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.382ns 0.393ns 0.610ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.400ns 0.676ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.360ns 0.366ns 1.072ns } { 0.000ns 0.370ns 0.206ns 0.651ns 0.624ns 0.539ns 0.206ns 0.206ns 0.370ns 0.370ns 0.596ns 0.190ns 0.506ns 0.319ns 0.206ns 0.621ns 0.086ns 0.506ns 0.206ns 0.206ns 0.596ns 0.086ns 0.086ns 0.506ns 0.370ns 0.596ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.319ns 0.206ns 0.596ns 0.086ns 0.190ns 0.086ns 0.086ns 0.506ns 0.370ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.506ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.113 ns - Smallest " "Info: - Smallest clock skew is 1.113 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ON/OFF destination 10.057 ns + Shortest register " "Info: + Shortest clock path from clock \"ON/OFF\" to destination register is 10.057 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns ON/OFF 1 CLK PIN_77 2 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 2; CLK Node = 'ON/OFF'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ON/OFF } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2536 2656 2672 2704 "ON/OFF" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.181 ns) + CELL(0.589 ns) 3.744 ns Start:inst42\|inst~41 2 COMB LCCOMB_X14_Y11_N4 1 " "Info: 2: + IC(2.181 ns) + CELL(0.589 ns) = 3.744 ns; Loc. = LCCOMB_X14_Y11_N4; Fanout = 1; COMB Node = 'Start:inst42\|inst~41'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.770 ns" { ON/OFF Start:inst42|inst~41 } "NODE_NAME" } } { "Start.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Start.bdf" { { 272 904 968 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.370 ns) 4.488 ns Start:inst42\|inst~42 3 COMB LCCOMB_X14_Y11_N8 1 " "Info: 3: + IC(0.374 ns) + CELL(0.370 ns) = 4.488 ns; Loc. = LCCOMB_X14_Y11_N8; Fanout = 1; COMB Node = 'Start:inst42\|inst~42'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.744 ns" { Start:inst42|inst~41 Start:inst42|inst~42 } "NODE_NAME" } } { "Start.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Start.bdf" { { 272 904 968 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.624 ns) 5.485 ns inst8 4 COMB LCCOMB_X14_Y11_N18 6 " "Info: 4: + IC(0.373 ns) + CELL(0.624 ns) = 5.485 ns; Loc. = LCCOMB_X14_Y11_N18; Fanout = 6; COMB Node = 'inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { Start:inst42|inst~42 inst8 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2168 2696 2760 2216 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.202 ns) 6.067 ns maincontrol:inst4\|CPPC 5 COMB LCCOMB_X14_Y11_N0 1 " "Info: 5: + IC(0.380 ns) + CELL(0.202 ns) = 6.067 ns; Loc. = LCCOMB_X14_Y11_N0; Fanout = 1; COMB Node = 'maincontrol:inst4\|CPPC'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { inst8 maincontrol:inst4|CPPC } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.438 ns) + CELL(0.000 ns) 8.505 ns maincontrol:inst4\|CPPC~clkctrl 6 COMB CLKCTRL_G5 8 " "Info: 6: + IC(2.438 ns) + CELL(0.000 ns) = 8.505 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'maincontrol:inst4\|CPPC~clkctrl'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.438 ns" { maincontrol:inst4|CPPC maincontrol:inst4|CPPC~clkctrl } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.886 ns) + CELL(0.666 ns) 10.057 ns Reg:PC\|inst8 7 REG LCFF_X8_Y11_N13 2 " "Info: 7: + IC(0.886 ns) + CELL(0.666 ns) = 10.057 ns; Loc. = LCFF_X8_Y11_N13; Fanout = 2; REG Node = 'Reg:PC\|inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { maincontrol:inst4|CPPC~clkctrl Reg:PC|inst8 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.425 ns ( 34.06 % ) " "Info: Total cell delay = 3.425 ns ( 34.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.632 ns ( 65.94 % ) " "Info: Total interconnect delay = 6.632 ns ( 65.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.057 ns" { ON/OFF Start:inst42|inst~41 Start:inst42|inst~42 inst8 maincontrol:inst4|CPPC maincontrol:inst4|CPPC~clkctrl Reg:PC|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "10.057 ns" { ON/OFF {} ON/OFF~combout {} Start:inst42|inst~41 {} Start:inst42|inst~42 {} inst8 {} maincontrol:inst4|CPPC {} maincontrol:inst4|CPPC~clkctrl {} Reg:PC|inst8 {} } { 0.000ns 0.000ns 2.181ns 0.374ns 0.373ns 0.380ns 2.438ns 0.886ns } { 0.000ns 0.974ns 0.589ns 0.370ns 0.624ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ON/OFF source 8.944 ns - Longest register " "Info: - Longest clock path from clock \"ON/OFF\" to source register is 8.944 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns ON/OFF 1 CLK PIN_77 2 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 2; CLK Node = 'ON/OFF'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ON/OFF } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2536 2656 2672 2704 "ON/OFF" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.181 ns) + CELL(0.589 ns) 3.744 ns Start:inst42\|inst~41 2 COMB LCCOMB_X14_Y11_N4 1 " "Info: 2: + IC(2.181 ns) + CELL(0.589 ns) = 3.744 ns; Loc. = LCCOMB_X14_Y11_N4; Fanout = 1; COMB Node = 'Start:inst42\|inst~41'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.770 ns" { ON/OFF Start:inst42|inst~41 } "NODE_NAME" } } { "Start.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Start.bdf" { { 272 904 968 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.370 ns) 4.488 ns Start:inst42\|inst~42 3 COMB LCCOMB_X14_Y11_N8 1 " "Info: 3: + IC(0.374 ns) + CELL(0.370 ns) = 4.488 ns; Loc. = LCCOMB_X14_Y11_N8; Fanout = 1; COMB Node = 'Start:inst42\|inst~42'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.744 ns" { Start:inst42|inst~41 Start:inst42|inst~42 } "NODE_NAME" } } { "Start.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Start.bdf" { { 272 904 968 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.624 ns) 5.485 ns inst8 4 COMB LCCOMB_X14_Y11_N18 6 " "Info: 4: + IC(0.373 ns) + CELL(0.624 ns) = 5.485 ns; Loc. = LCCOMB_X14_Y11_N18; Fanout = 6; COMB Node = 'inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { Start:inst42|inst~42 inst8 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2168 2696 2760 2216 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.970 ns) 7.832 ns mod4add1:inst3\|inst 5 REG LCFF_X7_Y11_N19 14 " "Info: 5: + IC(1.377 ns) + CELL(0.970 ns) = 7.832 ns; Loc. = LCFF_X7_Y11_N19; Fanout = 14; REG Node = 'mod4add1:inst3\|inst'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.347 ns" { inst8 mod4add1:inst3|inst } "NODE_NAME" } } { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 248 376 440 328 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.666 ns) 8.944 ns mod4add1:inst3\|inst2 6 REG LCFF_X7_Y11_N9 13 " "Info: 6: + IC(0.446 ns) + CELL(0.666 ns) = 8.944 ns; Loc. = LCFF_X7_Y11_N9; Fanout = 13; REG Node = 'mod4add1:inst3\|inst2'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.112 ns" { mod4add1:inst3|inst mod4add1:inst3|inst2 } "NODE_NAME" } } { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 240 592 656 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.193 ns ( 46.88 % ) " "Info: Total cell delay = 4.193 ns ( 46.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.751 ns ( 53.12 % ) " "Info: Total interconnect delay = 4.751 ns ( 53.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.944 ns" { ON/OFF Start:inst42|inst~41 Start:inst42|inst~42 inst8 mod4add1:inst3|inst mod4add1:inst3|inst2 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "8.944 ns" { ON/OFF {} ON/OFF~combout {} Start:inst42|inst~41 {} Start:inst42|inst~42 {} inst8 {} mod4add1:inst3|inst {} mod4add1:inst3|inst2 {} } { 0.000ns 0.000ns 2.181ns 0.374ns 0.373ns 1.377ns 0.446ns } { 0.000ns 0.974ns 0.589ns 0.370ns 0.624ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.057 ns" { ON/OFF Start:inst42|inst~41 Start:inst42|inst~42 inst8 maincontrol:inst4|CPPC maincontrol:inst4|CPPC~clkctrl Reg:PC|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "10.057 ns" { ON/OFF {} ON/OFF~combout {} Start:inst42|inst~41 {} Start:inst42|inst~42 {} inst8 {} maincontrol:inst4|CPPC {} maincontrol:inst4|CPPC~clkctrl {} Reg:PC|inst8 {} } { 0.000ns 0.000ns 2.181ns 0.374ns 0.373ns 0.380ns 2.438ns 0.886ns } { 0.000ns 0.974ns 0.589ns 0.370ns 0.624ns 0.202ns 0.000ns 0.666ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.944 ns" { ON/OFF Start:inst42|inst~41 Start:inst42|inst~42 inst8 mod4add1:inst3|inst mod4add1:inst3|inst2 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "8.944 ns" { ON/OFF {} ON/OFF~combout {} Start:inst42|inst~41 {} Start:inst42|inst~42 {} inst8 {} mod4add1:inst3|inst {} mod4add1:inst3|inst2 {} } { 0.000ns 0.000ns 2.181ns 0.374ns 0.373ns 1.377ns 0.446ns } { 0.000ns 0.974ns 0.589ns 0.370ns 0.624ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 240 592 656 320 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 240 592 656 320 "inst2" "" } } } } { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "29.284 ns" { mod4add1:inst3|inst2 Timing:inst2|decoder24:inst|inst1 inst6~11 maincontrol:inst4|RB selector:inst16|inst27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 sel2:inst23|inst17~39 sel2:inst23|inst17~40 Reg:PC|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "29.284 ns" { mod4add1:inst3|inst2 {} Timing:inst2|decoder24:inst|inst1 {} inst6~11 {} maincontrol:inst4|RB {} selector:inst16|inst27 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 {} sel2:inst23|inst17~39 {} sel2:inst23|inst17~40 {} Reg:PC|inst8 {} } { 0.000ns 0.448ns 1.143ns 0.713ns 1.065ns 0.382ns 0.383ns 0.384ns 0.382ns 0.389ns 0.374ns 0.000ns 0.000ns 0.383ns 0.391ns 1.127ns 0.000ns 0.000ns 0.376ns 0.390ns 0.377ns 0.000ns 0.000ns 0.000ns 0.724ns 0.377ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.382ns 0.393ns 0.610ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.400ns 0.676ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.360ns 0.366ns 1.072ns } { 0.000ns 0.370ns 0.206ns 0.651ns 0.624ns 0.539ns 0.206ns 0.206ns 0.370ns 0.370ns 0.596ns 0.190ns 0.506ns 0.319ns 0.206ns 0.621ns 0.086ns 0.506ns 0.206ns 0.206ns 0.596ns 0.086ns 0.086ns 0.506ns 0.370ns 0.596ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.319ns 0.206ns 0.596ns 0.086ns 0.190ns 0.086ns 0.086ns 0.506ns 0.370ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.506ns 0.206ns 0.206ns 0.460ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.057 ns" { ON/OFF Start:inst42|inst~41 Start:inst42|inst~42 inst8 maincontrol:inst4|CPPC maincontrol:inst4|CPPC~clkctrl Reg:PC|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "10.057 ns" { ON/OFF {} ON/OFF~combout {} Start:inst42|inst~41 {} Start:inst42|inst~42 {} inst8 {} maincontrol:inst4|CPPC {} maincontrol:inst4|CPPC~clkctrl {} Reg:PC|inst8 {} } { 0.000ns 0.000ns 2.181ns 0.374ns 0.373ns 0.380ns 2.438ns 0.886ns } { 0.000ns 0.974ns 0.589ns 0.370ns 0.624ns 0.202ns 0.000ns 0.666ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.944 ns" { ON/OFF Start:inst42|inst~41 Start:inst42|inst~42 inst8 mod4add1:inst3|inst mod4add1:inst3|inst2 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "8.944 ns" { ON/OFF {} ON/OFF~combout {} Start:inst42|inst~41 {} Start:inst42|inst~42 {} inst8 {} mod4add1:inst3|inst {} mod4add1:inst3|inst2 {} } { 0.000ns 0.000ns 2.181ns 0.374ns 0.373ns 1.377ns 0.446ns } { 0.000ns 0.974ns 0.589ns 0.370ns 0.624ns 0.970ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CHO 101 " "Warning: Circuit may not operate. Detected 101 non-operational path(s) clocked by clock \"CHO\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "mod4add1:inst3\|inst Reg:MAR\|inst3 CHO 4.551 ns " "Info: Found hold time violation between source  pin or register \"mod4add1:inst3\|inst\" and destination pin or register \"Reg:MAR\|inst3\" for clock \"CHO\" (Hold time is 4.551 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "9.189 ns + Largest " "Info: + Largest clock skew is 9.189 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CHO destination 15.349 ns + Longest register " "Info: + Longest clock path from clock \"CHO\" to destination register is 15.349 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns CHO 1 CLK PIN_107 1 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_107; Fanout = 1; CLK Node = 'CHO'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CHO } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2136 2320 2488 2152 "CHO" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.896 ns) + CELL(0.206 ns) 4.117 ns inst8 2 COMB LCCOMB_X14_Y11_N18 6 " "Info: 2: + IC(2.896 ns) + CELL(0.206 ns) = 4.117 ns; Loc. = LCCOMB_X14_Y11_N18; Fanout = 6; COMB Node = 'inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.102 ns" { CHO inst8 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2168 2696 2760 2216 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.970 ns) 6.464 ns mod4add1:inst3\|inst 3 REG LCFF_X7_Y11_N19 14 " "Info: 3: + IC(1.377 ns) + CELL(0.970 ns) = 6.464 ns; Loc. = LCFF_X7_Y11_N19; Fanout = 14; REG Node = 'mod4add1:inst3\|inst'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.347 ns" { inst8 mod4add1:inst3|inst } "NODE_NAME" } } { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 248 376 440 328 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.206 ns) 7.470 ns Timing:inst2\|decoder24:inst\|inst1~34 4 COMB LCCOMB_X8_Y11_N26 6 " "Info: 4: + IC(0.800 ns) + CELL(0.206 ns) = 7.470 ns; Loc. = LCCOMB_X8_Y11_N26; Fanout = 6; COMB Node = 'Timing:inst2\|decoder24:inst\|inst1~34'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { mod4add1:inst3|inst Timing:inst2|decoder24:inst|inst1~34 } "NODE_NAME" } } { "decoder24.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/decoder24.bdf" { { 296 776 840 344 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.624 ns) 9.471 ns maincontrol:inst4\|CPMAR~106 5 COMB LCCOMB_X8_Y11_N2 1 " "Info: 5: + IC(1.377 ns) + CELL(0.624 ns) = 9.471 ns; Loc. = LCCOMB_X8_Y11_N2; Fanout = 1; COMB Node = 'maincontrol:inst4\|CPMAR~106'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.001 ns" { Timing:inst2|decoder24:inst|inst1~34 maincontrol:inst4|CPMAR~106 } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.402 ns) + CELL(0.624 ns) 11.497 ns maincontrol:inst4\|CPMAR~107 6 COMB LCCOMB_X14_Y11_N6 1 " "Info: 6: + IC(1.402 ns) + CELL(0.624 ns) = 11.497 ns; Loc. = LCCOMB_X14_Y11_N6; Fanout = 1; COMB Node = 'maincontrol:inst4\|CPMAR~107'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.026 ns" { maincontrol:inst4|CPMAR~106 maincontrol:inst4|CPMAR~107 } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.206 ns) 12.060 ns maincontrol:inst4\|CPMAR 7 COMB LCCOMB_X14_Y11_N16 1 " "Info: 7: + IC(0.357 ns) + CELL(0.206 ns) = 12.060 ns; Loc. = LCCOMB_X14_Y11_N16; Fanout = 1; COMB Node = 'maincontrol:inst4\|CPMAR'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.563 ns" { maincontrol:inst4|CPMAR~107 maincontrol:inst4|CPMAR } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.731 ns) + CELL(0.000 ns) 13.791 ns maincontrol:inst4\|CPMAR~clkctrl 8 COMB CLKCTRL_G1 8 " "Info: 8: + IC(1.731 ns) + CELL(0.000 ns) = 13.791 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'maincontrol:inst4\|CPMAR~clkctrl'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.731 ns" { maincontrol:inst4|CPMAR maincontrol:inst4|CPMAR~clkctrl } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.666 ns) 15.349 ns Reg:MAR\|inst3 9 REG LCFF_X12_Y11_N23 2 " "Info: 9: + IC(0.892 ns) + CELL(0.666 ns) = 15.349 ns; Loc. = LCFF_X12_Y11_N23; Fanout = 2; REG Node = 'Reg:MAR\|inst3'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { maincontrol:inst4|CPMAR~clkctrl Reg:MAR|inst3 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 376 336 400 456 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.517 ns ( 29.43 % ) " "Info: Total cell delay = 4.517 ns ( 29.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.832 ns ( 70.57 % ) " "Info: Total interconnect delay = 10.832 ns ( 70.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.349 ns" { CHO inst8 mod4add1:inst3|inst Timing:inst2|decoder24:inst|inst1~34 maincontrol:inst4|CPMAR~106 maincontrol:inst4|CPMAR~107 maincontrol:inst4|CPMAR maincontrol:inst4|CPMAR~clkctrl Reg:MAR|inst3 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "15.349 ns" { CHO {} CHO~combout {} inst8 {} mod4add1:inst3|inst {} Timing:inst2|decoder24:inst|inst1~34 {} maincontrol:inst4|CPMAR~106 {} maincontrol:inst4|CPMAR~107 {} maincontrol:inst4|CPMAR {} maincontrol:inst4|CPMAR~clkctrl {} Reg:MAR|inst3 {} } { 0.000ns 0.000ns 2.896ns 1.377ns 0.800ns 1.377ns 1.402ns 0.357ns 1.731ns 0.892ns } { 0.000ns 1.015ns 0.206ns 0.970ns 0.206ns 0.624ns 0.624ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CHO source 6.160 ns - Shortest register " "Info: - Shortest clock path from clock \"CHO\" to source register is 6.160 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns CHO 1 CLK PIN_107 1 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_107; Fanout = 1; CLK Node = 'CHO'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CHO } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2136 2320 2488 2152 "CHO" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.896 ns) + CELL(0.206 ns) 4.117 ns inst8 2 COMB LCCOMB_X14_Y11_N18 6 " "Info: 2: + IC(2.896 ns) + CELL(0.206 ns) = 4.117 ns; Loc. = LCCOMB_X14_Y11_N18; Fanout = 6; COMB Node = 'inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.102 ns" { CHO inst8 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2168 2696 2760 2216 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.666 ns) 6.160 ns mod4add1:inst3\|inst 3 REG LCFF_X7_Y11_N19 14 " "Info: 3: + IC(1.377 ns) + CELL(0.666 ns) = 6.160 ns; Loc. = LCFF_X7_Y11_N19; Fanout = 14; REG Node = 'mod4add1:inst3\|inst'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.043 ns" { inst8 mod4add1:inst3|inst } "NODE_NAME" } } { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 248 376 440 328 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.887 ns ( 30.63 % ) " "Info: Total cell delay = 1.887 ns ( 30.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.273 ns ( 69.37 % ) " "Info: Total interconnect delay = 4.273 ns ( 69.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.160 ns" { CHO inst8 mod4add1:inst3|inst } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "6.160 ns" { CHO {} CHO~combout {} inst8 {} mod4add1:inst3|inst {} } { 0.000ns 0.000ns 2.896ns 1.377ns } { 0.000ns 1.015ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.349 ns" { CHO inst8 mod4add1:inst3|inst Timing:inst2|decoder24:inst|inst1~34 maincontrol:inst4|CPMAR~106 maincontrol:inst4|CPMAR~107 maincontrol:inst4|CPMAR maincontrol:inst4|CPMAR~clkctrl Reg:MAR|inst3 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "15.349 ns" { CHO {} CHO~combout {} inst8 {} mod4add1:inst3|inst {} Timing:inst2|decoder24:inst|inst1~34 {} maincontrol:inst4|CPMAR~106 {} maincontrol:inst4|CPMAR~107 {} maincontrol:inst4|CPMAR {} maincontrol:inst4|CPMAR~clkctrl {} Reg:MAR|inst3 {} } { 0.000ns 0.000ns 2.896ns 1.377ns 0.800ns 1.377ns 1.402ns 0.357ns 1.731ns 0.892ns } { 0.000ns 1.015ns 0.206ns 0.970ns 0.206ns 0.624ns 0.624ns 0.206ns 0.000ns 0.666ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.160 ns" { CHO inst8 mod4add1:inst3|inst } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "6.160 ns" { CHO {} CHO~combout {} inst8 {} mod4add1:inst3|inst {} } { 0.000ns 0.000ns 2.896ns 1.377ns } { 0.000ns 1.015ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 248 376 440 328 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.640 ns - Shortest register register " "Info: - Shortest register to register delay is 4.640 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mod4add1:inst3\|inst 1 REG LCFF_X7_Y11_N19 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y11_N19; Fanout = 14; REG Node = 'mod4add1:inst3\|inst'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { mod4add1:inst3|inst } "NODE_NAME" } } { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 248 376 440 328 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.492 ns) + CELL(0.206 ns) 0.698 ns Timing:inst2\|decoder24:inst\|inst1 2 COMB LCCOMB_X7_Y11_N10 17 " "Info: 2: + IC(0.492 ns) + CELL(0.206 ns) = 0.698 ns; Loc. = LCCOMB_X7_Y11_N10; Fanout = 17; COMB Node = 'Timing:inst2\|decoder24:inst\|inst1'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.698 ns" { mod4add1:inst3|inst Timing:inst2|decoder24:inst|inst1 } "NODE_NAME" } } { "decoder24.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/decoder24.bdf" { { 296 776 840 344 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.206 ns) 2.394 ns sel2:inst23\|inst24~97 3 COMB LCCOMB_X14_Y11_N12 11 " "Info: 3: + IC(1.490 ns) + CELL(0.206 ns) = 2.394 ns; Loc. = LCCOMB_X14_Y11_N12; Fanout = 11; COMB Node = 'sel2:inst23\|inst24~97'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.696 ns" { Timing:inst2|decoder24:inst|inst1 sel2:inst23|inst24~97 } "NODE_NAME" } } { "sel2.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/sel2.bdf" { { 608 1120 1184 656 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.624 ns) 3.695 ns sel2:inst23\|inst21~10 4 COMB LCCOMB_X13_Y11_N30 6 " "Info: 4: + IC(0.677 ns) + CELL(0.624 ns) = 3.695 ns; Loc. = LCCOMB_X13_Y11_N30; Fanout = 6; COMB Node = 'sel2:inst23\|inst21~10'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { sel2:inst23|inst24~97 sel2:inst23|inst21~10 } "NODE_NAME" } } { "sel2.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/sel2.bdf" { { 464 1120 1184 512 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.631 ns) + CELL(0.206 ns) 4.532 ns Reg:MAR\|inst3~feeder 5 COMB LCCOMB_X12_Y11_N22 1 " "Info: 5: + IC(0.631 ns) + CELL(0.206 ns) = 4.532 ns; Loc. = LCCOMB_X12_Y11_N22; Fanout = 1; COMB Node = 'Reg:MAR\|inst3~feeder'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { sel2:inst23|inst21~10 Reg:MAR|inst3~feeder } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 376 336 400 456 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.640 ns Reg:MAR\|inst3 6 REG LCFF_X12_Y11_N23 2 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 4.640 ns; Loc. = LCFF_X12_Y11_N23; Fanout = 2; REG Node = 'Reg:MAR\|inst3'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Reg:MAR|inst3~feeder Reg:MAR|inst3 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 376 336 400 456 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.350 ns ( 29.09 % ) " "Info: Total cell delay = 1.350 ns ( 29.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.290 ns ( 70.91 % ) " "Info: Total interconnect delay = 3.290 ns ( 70.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.640 ns" { mod4add1:inst3|inst Timing:inst2|decoder24:inst|inst1 sel2:inst23|inst24~97 sel2:inst23|inst21~10 Reg:MAR|inst3~feeder Reg:MAR|inst3 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "4.640 ns" { mod4add1:inst3|inst {} Timing:inst2|decoder24:inst|inst1 {} sel2:inst23|inst24~97 {} sel2:inst23|inst21~10 {} Reg:MAR|inst3~feeder {} Reg:MAR|inst3 {} } { 0.000ns 0.492ns 1.490ns 0.677ns 0.631ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.624ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 376 336 400 456 "inst3" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.349 ns" { CHO inst8 mod4add1:inst3|inst Timing:inst2|decoder24:inst|inst1~34 maincontrol:inst4|CPMAR~106 maincontrol:inst4|CPMAR~107 maincontrol:inst4|CPMAR maincontrol:inst4|CPMAR~clkctrl Reg:MAR|inst3 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "15.349 ns" { CHO {} CHO~combout {} inst8 {} mod4add1:inst3|inst {} Timing:inst2|decoder24:inst|inst1~34 {} maincontrol:inst4|CPMAR~106 {} maincontrol:inst4|CPMAR~107 {} maincontrol:inst4|CPMAR {} maincontrol:inst4|CPMAR~clkctrl {} Reg:MAR|inst3 {} } { 0.000ns 0.000ns 2.896ns 1.377ns 0.800ns 1.377ns 1.402ns 0.357ns 1.731ns 0.892ns } { 0.000ns 1.015ns 0.206ns 0.970ns 0.206ns 0.624ns 0.624ns 0.206ns 0.000ns 0.666ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.160 ns" { CHO inst8 mod4add1:inst3|inst } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "6.160 ns" { CHO {} CHO~combout {} inst8 {} mod4add1:inst3|inst {} } { 0.000ns 0.000ns 2.896ns 1.377ns } { 0.000ns 1.015ns 0.206ns 0.666ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.640 ns" { mod4add1:inst3|inst Timing:inst2|decoder24:inst|inst1 sel2:inst23|inst24~97 sel2:inst23|inst21~10 Reg:MAR|inst3~feeder Reg:MAR|inst3 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "4.640 ns" { mod4add1:inst3|inst {} Timing:inst2|decoder24:inst|inst1 {} sel2:inst23|inst24~97 {} sel2:inst23|inst21~10 {} Reg:MAR|inst3~feeder {} Reg:MAR|inst3 {} } { 0.000ns 0.492ns 1.490ns 0.677ns 0.631ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.624ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "132 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"132\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "mod4add1:inst3\|inst Reg:MAR\|inst3 132 6.731 ns " "Info: Found hold time violation between source  pin or register \"mod4add1:inst3\|inst\" and destination pin or register \"Reg:MAR\|inst3\" for clock \"132\" (Hold time is 6.731 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "11.369 ns + Largest " "Info: + Largest clock skew is 11.369 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "132 destination 16.796 ns + Longest register " "Info: + Longest clock path from clock \"132\" to destination register is 16.796 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns 132 1 CLK PIN_132 2 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 2; CLK Node = '132'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 132 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2584 2640 2656 2752 "132" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.810 ns) + CELL(0.970 ns) 3.930 ns Start:inst42\|inst6 2 REG LCFF_X14_Y11_N27 1 " "Info: 2: + IC(1.810 ns) + CELL(0.970 ns) = 3.930 ns; Loc. = LCFF_X14_Y11_N27; Fanout = 1; REG Node = 'Start:inst42\|inst6'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.780 ns" { 132 Start:inst42|inst6 } "NODE_NAME" } } { "Start.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Start.bdf" { { 296 520 584 376 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.206 ns) 4.567 ns Start:inst42\|inst~42 3 COMB LCCOMB_X14_Y11_N8 1 " "Info: 3: + IC(0.431 ns) + CELL(0.206 ns) = 4.567 ns; Loc. = LCCOMB_X14_Y11_N8; Fanout = 1; COMB Node = 'Start:inst42\|inst~42'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { Start:inst42|inst6 Start:inst42|inst~42 } "NODE_NAME" } } { "Start.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Start.bdf" { { 272 904 968 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.624 ns) 5.564 ns inst8 4 COMB LCCOMB_X14_Y11_N18 6 " "Info: 4: + IC(0.373 ns) + CELL(0.624 ns) = 5.564 ns; Loc. = LCCOMB_X14_Y11_N18; Fanout = 6; COMB Node = 'inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { Start:inst42|inst~42 inst8 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2168 2696 2760 2216 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.970 ns) 7.911 ns mod4add1:inst3\|inst 5 REG LCFF_X7_Y11_N19 14 " "Info: 5: + IC(1.377 ns) + CELL(0.970 ns) = 7.911 ns; Loc. = LCFF_X7_Y11_N19; Fanout = 14; REG Node = 'mod4add1:inst3\|inst'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.347 ns" { inst8 mod4add1:inst3|inst } "NODE_NAME" } } { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 248 376 440 328 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.206 ns) 8.917 ns Timing:inst2\|decoder24:inst\|inst1~34 6 COMB LCCOMB_X8_Y11_N26 6 " "Info: 6: + IC(0.800 ns) + CELL(0.206 ns) = 8.917 ns; Loc. = LCCOMB_X8_Y11_N26; Fanout = 6; COMB Node = 'Timing:inst2\|decoder24:inst\|inst1~34'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { mod4add1:inst3|inst Timing:inst2|decoder24:inst|inst1~34 } "NODE_NAME" } } { "decoder24.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/decoder24.bdf" { { 296 776 840 344 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.624 ns) 10.918 ns maincontrol:inst4\|CPMAR~106 7 COMB LCCOMB_X8_Y11_N2 1 " "Info: 7: + IC(1.377 ns) + CELL(0.624 ns) = 10.918 ns; Loc. = LCCOMB_X8_Y11_N2; Fanout = 1; COMB Node = 'maincontrol:inst4\|CPMAR~106'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.001 ns" { Timing:inst2|decoder24:inst|inst1~34 maincontrol:inst4|CPMAR~106 } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.402 ns) + CELL(0.624 ns) 12.944 ns maincontrol:inst4\|CPMAR~107 8 COMB LCCOMB_X14_Y11_N6 1 " "Info: 8: + IC(1.402 ns) + CELL(0.624 ns) = 12.944 ns; Loc. = LCCOMB_X14_Y11_N6; Fanout = 1; COMB Node = 'maincontrol:inst4\|CPMAR~107'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.026 ns" { maincontrol:inst4|CPMAR~106 maincontrol:inst4|CPMAR~107 } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.206 ns) 13.507 ns maincontrol:inst4\|CPMAR 9 COMB LCCOMB_X14_Y11_N16 1 " "Info: 9: + IC(0.357 ns) + CELL(0.206 ns) = 13.507 ns; Loc. = LCCOMB_X14_Y11_N16; Fanout = 1; COMB Node = 'maincontrol:inst4\|CPMAR'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.563 ns" { maincontrol:inst4|CPMAR~107 maincontrol:inst4|CPMAR } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.731 ns) + CELL(0.000 ns) 15.238 ns maincontrol:inst4\|CPMAR~clkctrl 10 COMB CLKCTRL_G1 8 " "Info: 10: + IC(1.731 ns) + CELL(0.000 ns) = 15.238 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'maincontrol:inst4\|CPMAR~clkctrl'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.731 ns" { maincontrol:inst4|CPMAR maincontrol:inst4|CPMAR~clkctrl } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.666 ns) 16.796 ns Reg:MAR\|inst3 11 REG LCFF_X12_Y11_N23 2 " "Info: 11: + IC(0.892 ns) + CELL(0.666 ns) = 16.796 ns; Loc. = LCFF_X12_Y11_N23; Fanout = 2; REG Node = 'Reg:MAR\|inst3'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { maincontrol:inst4|CPMAR~clkctrl Reg:MAR|inst3 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 376 336 400 456 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.246 ns ( 37.19 % ) " "Info: Total cell delay = 6.246 ns ( 37.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.550 ns ( 62.81 % ) " "Info: Total interconnect delay = 10.550 ns ( 62.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.796 ns" { 132 Start:inst42|inst6 Start:inst42|inst~42 inst8 mod4add1:inst3|inst Timing:inst2|decoder24:inst|inst1~34 maincontrol:inst4|CPMAR~106 maincontrol:inst4|CPMAR~107 maincontrol:inst4|CPMAR maincontrol:inst4|CPMAR~clkctrl Reg:MAR|inst3 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "16.796 ns" { 132 {} 132~combout {} Start:inst42|inst6 {} Start:inst42|inst~42 {} inst8 {} mod4add1:inst3|inst {} Timing:inst2|decoder24:inst|inst1~34 {} maincontrol:inst4|CPMAR~106 {} maincontrol:inst4|CPMAR~107 {} maincontrol:inst4|CPMAR {} maincontrol:inst4|CPMAR~clkctrl {} Reg:MAR|inst3 {} } { 0.000ns 0.000ns 1.810ns 0.431ns 0.373ns 1.377ns 0.800ns 1.377ns 1.402ns 0.357ns 1.731ns 0.892ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.624ns 0.970ns 0.206ns 0.624ns 0.624ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "132 source 5.427 ns - Shortest register " "Info: - Shortest clock path from clock \"132\" to source register is 5.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns 132 1 CLK PIN_132 2 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 2; CLK Node = '132'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 132 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2584 2640 2656 2752 "132" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.864 ns) + CELL(0.370 ns) 3.384 ns inst8 2 COMB LCCOMB_X14_Y11_N18 6 " "Info: 2: + IC(1.864 ns) + CELL(0.370 ns) = 3.384 ns; Loc. = LCCOMB_X14_Y11_N18; Fanout = 6; COMB Node = 'inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.234 ns" { 132 inst8 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2168 2696 2760 2216 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.666 ns) 5.427 ns mod4add1:inst3\|inst 3 REG LCFF_X7_Y11_N19 14 " "Info: 3: + IC(1.377 ns) + CELL(0.666 ns) = 5.427 ns; Loc. = LCFF_X7_Y11_N19; Fanout = 14; REG Node = 'mod4add1:inst3\|inst'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.043 ns" { inst8 mod4add1:inst3|inst } "NODE_NAME" } } { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 248 376 440 328 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.186 ns ( 40.28 % ) " "Info: Total cell delay = 2.186 ns ( 40.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.241 ns ( 59.72 % ) " "Info: Total interconnect delay = 3.241 ns ( 59.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.427 ns" { 132 inst8 mod4add1:inst3|inst } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "5.427 ns" { 132 {} 132~combout {} inst8 {} mod4add1:inst3|inst {} } { 0.000ns 0.000ns 1.864ns 1.377ns } { 0.000ns 1.150ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.796 ns" { 132 Start:inst42|inst6 Start:inst42|inst~42 inst8 mod4add1:inst3|inst Timing:inst2|decoder24:inst|inst1~34 maincontrol:inst4|CPMAR~106 maincontrol:inst4|CPMAR~107 maincontrol:inst4|CPMAR maincontrol:inst4|CPMAR~clkctrl Reg:MAR|inst3 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "16.796 ns" { 132 {} 132~combout {} Start:inst42|inst6 {} Start:inst42|inst~42 {} inst8 {} mod4add1:inst3|inst {} Timing:inst2|decoder24:inst|inst1~34 {} maincontrol:inst4|CPMAR~106 {} maincontrol:inst4|CPMAR~107 {} maincontrol:inst4|CPMAR {} maincontrol:inst4|CPMAR~clkctrl {} Reg:MAR|inst3 {} } { 0.000ns 0.000ns 1.810ns 0.431ns 0.373ns 1.377ns 0.800ns 1.377ns 1.402ns 0.357ns 1.731ns 0.892ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.624ns 0.970ns 0.206ns 0.624ns 0.624ns 0.206ns 0.000ns 0.666ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.427 ns" { 132 inst8 mod4add1:inst3|inst } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "5.427 ns" { 132 {} 132~combout {} inst8 {} mod4add1:inst3|inst {} } { 0.000ns 0.000ns 1.864ns 1.377ns } { 0.000ns 1.150ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 248 376 440 328 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.640 ns - Shortest register register " "Info: - Shortest register to register delay is 4.640 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mod4add1:inst3\|inst 1 REG LCFF_X7_Y11_N19 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y11_N19; Fanout = 14; REG Node = 'mod4add1:inst3\|inst'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { mod4add1:inst3|inst } "NODE_NAME" } } { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 248 376 440 328 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.492 ns) + CELL(0.206 ns) 0.698 ns Timing:inst2\|decoder24:inst\|inst1 2 COMB LCCOMB_X7_Y11_N10 17 " "Info: 2: + IC(0.492 ns) + CELL(0.206 ns) = 0.698 ns; Loc. = LCCOMB_X7_Y11_N10; Fanout = 17; COMB Node = 'Timing:inst2\|decoder24:inst\|inst1'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.698 ns" { mod4add1:inst3|inst Timing:inst2|decoder24:inst|inst1 } "NODE_NAME" } } { "decoder24.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/decoder24.bdf" { { 296 776 840 344 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.206 ns) 2.394 ns sel2:inst23\|inst24~97 3 COMB LCCOMB_X14_Y11_N12 11 " "Info: 3: + IC(1.490 ns) + CELL(0.206 ns) = 2.394 ns; Loc. = LCCOMB_X14_Y11_N12; Fanout = 11; COMB Node = 'sel2:inst23\|inst24~97'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.696 ns" { Timing:inst2|decoder24:inst|inst1 sel2:inst23|inst24~97 } "NODE_NAME" } } { "sel2.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/sel2.bdf" { { 608 1120 1184 656 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.624 ns) 3.695 ns sel2:inst23\|inst21~10 4 COMB LCCOMB_X13_Y11_N30 6 " "Info: 4: + IC(0.677 ns) + CELL(0.624 ns) = 3.695 ns; Loc. = LCCOMB_X13_Y11_N30; Fanout = 6; COMB Node = 'sel2:inst23\|inst21~10'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { sel2:inst23|inst24~97 sel2:inst23|inst21~10 } "NODE_NAME" } } { "sel2.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/sel2.bdf" { { 464 1120 1184 512 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.631 ns) + CELL(0.206 ns) 4.532 ns Reg:MAR\|inst3~feeder 5 COMB LCCOMB_X12_Y11_N22 1 " "Info: 5: + IC(0.631 ns) + CELL(0.206 ns) = 4.532 ns; Loc. = LCCOMB_X12_Y11_N22; Fanout = 1; COMB Node = 'Reg:MAR\|inst3~feeder'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { sel2:inst23|inst21~10 Reg:MAR|inst3~feeder } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 376 336 400 456 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.640 ns Reg:MAR\|inst3 6 REG LCFF_X12_Y11_N23 2 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 4.640 ns; Loc. = LCFF_X12_Y11_N23; Fanout = 2; REG Node = 'Reg:MAR\|inst3'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Reg:MAR|inst3~feeder Reg:MAR|inst3 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 376 336 400 456 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.350 ns ( 29.09 % ) " "Info: Total cell delay = 1.350 ns ( 29.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.290 ns ( 70.91 % ) " "Info: Total interconnect delay = 3.290 ns ( 70.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.640 ns" { mod4add1:inst3|inst Timing:inst2|decoder24:inst|inst1 sel2:inst23|inst24~97 sel2:inst23|inst21~10 Reg:MAR|inst3~feeder Reg:MAR|inst3 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "4.640 ns" { mod4add1:inst3|inst {} Timing:inst2|decoder24:inst|inst1 {} sel2:inst23|inst24~97 {} sel2:inst23|inst21~10 {} Reg:MAR|inst3~feeder {} Reg:MAR|inst3 {} } { 0.000ns 0.492ns 1.490ns 0.677ns 0.631ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.624ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 376 336 400 456 "inst3" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.796 ns" { 132 Start:inst42|inst6 Start:inst42|inst~42 inst8 mod4add1:inst3|inst Timing:inst2|decoder24:inst|inst1~34 maincontrol:inst4|CPMAR~106 maincontrol:inst4|CPMAR~107 maincontrol:inst4|CPMAR maincontrol:inst4|CPMAR~clkctrl Reg:MAR|inst3 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "16.796 ns" { 132 {} 132~combout {} Start:inst42|inst6 {} Start:inst42|inst~42 {} inst8 {} mod4add1:inst3|inst {} Timing:inst2|decoder24:inst|inst1~34 {} maincontrol:inst4|CPMAR~106 {} maincontrol:inst4|CPMAR~107 {} maincontrol:inst4|CPMAR {} maincontrol:inst4|CPMAR~clkctrl {} Reg:MAR|inst3 {} } { 0.000ns 0.000ns 1.810ns 0.431ns 0.373ns 1.377ns 0.800ns 1.377ns 1.402ns 0.357ns 1.731ns 0.892ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.624ns 0.970ns 0.206ns 0.624ns 0.624ns 0.206ns 0.000ns 0.666ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.427 ns" { 132 inst8 mod4add1:inst3|inst } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "5.427 ns" { 132 {} 132~combout {} inst8 {} mod4add1:inst3|inst {} } { 0.000ns 0.000ns 1.864ns 1.377ns } { 0.000ns 1.150ns 0.370ns 0.666ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.640 ns" { mod4add1:inst3|inst Timing:inst2|decoder24:inst|inst1 sel2:inst23|inst24~97 sel2:inst23|inst21~10 Reg:MAR|inst3~feeder Reg:MAR|inst3 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "4.640 ns" { mod4add1:inst3|inst {} Timing:inst2|decoder24:inst|inst1 {} sel2:inst23|inst24~97 {} sel2:inst23|inst21~10 {} Reg:MAR|inst3~feeder {} Reg:MAR|inst3 {} } { 0.000ns 0.492ns 1.490ns 0.677ns 0.631ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.624ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "131 101 " "Warning: Circuit may not operate. Detected 101 non-operational path(s) clocked by clock \"131\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "mod4add1:inst3\|inst Reg:MAR\|inst3 131 4.551 ns " "Info: Found hold time violation between source  pin or register \"mod4add1:inst3\|inst\" and destination pin or register \"Reg:MAR\|inst3\" for clock \"131\" (Hold time is 4.551 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "9.189 ns + Largest " "Info: + Largest clock skew is 9.189 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "131 destination 15.847 ns + Longest register " "Info: + Longest clock path from clock \"131\" to destination register is 15.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns 131 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = '131'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 131 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2536 2624 2640 2704 "131" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.518 ns) + CELL(0.206 ns) 2.874 ns Start:inst42\|inst~41 2 COMB LCCOMB_X14_Y11_N4 1 " "Info: 2: + IC(1.518 ns) + CELL(0.206 ns) = 2.874 ns; Loc. = LCCOMB_X14_Y11_N4; Fanout = 1; COMB Node = 'Start:inst42\|inst~41'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.724 ns" { 131 Start:inst42|inst~41 } "NODE_NAME" } } { "Start.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Start.bdf" { { 272 904 968 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.370 ns) 3.618 ns Start:inst42\|inst~42 3 COMB LCCOMB_X14_Y11_N8 1 " "Info: 3: + IC(0.374 ns) + CELL(0.370 ns) = 3.618 ns; Loc. = LCCOMB_X14_Y11_N8; Fanout = 1; COMB Node = 'Start:inst42\|inst~42'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.744 ns" { Start:inst42|inst~41 Start:inst42|inst~42 } "NODE_NAME" } } { "Start.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Start.bdf" { { 272 904 968 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.624 ns) 4.615 ns inst8 4 COMB LCCOMB_X14_Y11_N18 6 " "Info: 4: + IC(0.373 ns) + CELL(0.624 ns) = 4.615 ns; Loc. = LCCOMB_X14_Y11_N18; Fanout = 6; COMB Node = 'inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { Start:inst42|inst~42 inst8 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2168 2696 2760 2216 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.970 ns) 6.962 ns mod4add1:inst3\|inst 5 REG LCFF_X7_Y11_N19 14 " "Info: 5: + IC(1.377 ns) + CELL(0.970 ns) = 6.962 ns; Loc. = LCFF_X7_Y11_N19; Fanout = 14; REG Node = 'mod4add1:inst3\|inst'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.347 ns" { inst8 mod4add1:inst3|inst } "NODE_NAME" } } { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 248 376 440 328 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.206 ns) 7.968 ns Timing:inst2\|decoder24:inst\|inst1~34 6 COMB LCCOMB_X8_Y11_N26 6 " "Info: 6: + IC(0.800 ns) + CELL(0.206 ns) = 7.968 ns; Loc. = LCCOMB_X8_Y11_N26; Fanout = 6; COMB Node = 'Timing:inst2\|decoder24:inst\|inst1~34'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { mod4add1:inst3|inst Timing:inst2|decoder24:inst|inst1~34 } "NODE_NAME" } } { "decoder24.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/decoder24.bdf" { { 296 776 840 344 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.624 ns) 9.969 ns maincontrol:inst4\|CPMAR~106 7 COMB LCCOMB_X8_Y11_N2 1 " "Info: 7: + IC(1.377 ns) + CELL(0.624 ns) = 9.969 ns; Loc. = LCCOMB_X8_Y11_N2; Fanout = 1; COMB Node = 'maincontrol:inst4\|CPMAR~106'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.001 ns" { Timing:inst2|decoder24:inst|inst1~34 maincontrol:inst4|CPMAR~106 } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.402 ns) + CELL(0.624 ns) 11.995 ns maincontrol:inst4\|CPMAR~107 8 COMB LCCOMB_X14_Y11_N6 1 " "Info: 8: + IC(1.402 ns) + CELL(0.624 ns) = 11.995 ns; Loc. = LCCOMB_X14_Y11_N6; Fanout = 1; COMB Node = 'maincontrol:inst4\|CPMAR~107'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.026 ns" { maincontrol:inst4|CPMAR~106 maincontrol:inst4|CPMAR~107 } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.206 ns) 12.558 ns maincontrol:inst4\|CPMAR 9 COMB LCCOMB_X14_Y11_N16 1 " "Info: 9: + IC(0.357 ns) + CELL(0.206 ns) = 12.558 ns; Loc. = LCCOMB_X14_Y11_N16; Fanout = 1; COMB Node = 'maincontrol:inst4\|CPMAR'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.563 ns" { maincontrol:inst4|CPMAR~107 maincontrol:inst4|CPMAR } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.731 ns) + CELL(0.000 ns) 14.289 ns maincontrol:inst4\|CPMAR~clkctrl 10 COMB CLKCTRL_G1 8 " "Info: 10: + IC(1.731 ns) + CELL(0.000 ns) = 14.289 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'maincontrol:inst4\|CPMAR~clkctrl'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.731 ns" { maincontrol:inst4|CPMAR maincontrol:inst4|CPMAR~clkctrl } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.666 ns) 15.847 ns Reg:MAR\|inst3 11 REG LCFF_X12_Y11_N23 2 " "Info: 11: + IC(0.892 ns) + CELL(0.666 ns) = 15.847 ns; Loc. = LCFF_X12_Y11_N23; Fanout = 2; REG Node = 'Reg:MAR\|inst3'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { maincontrol:inst4|CPMAR~clkctrl Reg:MAR|inst3 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 376 336 400 456 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.646 ns ( 35.63 % ) " "Info: Total cell delay = 5.646 ns ( 35.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.201 ns ( 64.37 % ) " "Info: Total interconnect delay = 10.201 ns ( 64.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.847 ns" { 131 Start:inst42|inst~41 Start:inst42|inst~42 inst8 mod4add1:inst3|inst Timing:inst2|decoder24:inst|inst1~34 maincontrol:inst4|CPMAR~106 maincontrol:inst4|CPMAR~107 maincontrol:inst4|CPMAR maincontrol:inst4|CPMAR~clkctrl Reg:MAR|inst3 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "15.847 ns" { 131 {} 131~combout {} Start:inst42|inst~41 {} Start:inst42|inst~42 {} inst8 {} mod4add1:inst3|inst {} Timing:inst2|decoder24:inst|inst1~34 {} maincontrol:inst4|CPMAR~106 {} maincontrol:inst4|CPMAR~107 {} maincontrol:inst4|CPMAR {} maincontrol:inst4|CPMAR~clkctrl {} Reg:MAR|inst3 {} } { 0.000ns 0.000ns 1.518ns 0.374ns 0.373ns 1.377ns 0.800ns 1.377ns 1.402ns 0.357ns 1.731ns 0.892ns } { 0.000ns 1.150ns 0.206ns 0.370ns 0.624ns 0.970ns 0.206ns 0.624ns 0.624ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "131 source 6.658 ns - Shortest register " "Info: - Shortest clock path from clock \"131\" to source register is 6.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns 131 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = '131'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 131 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2536 2624 2640 2704 "131" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.518 ns) + CELL(0.206 ns) 2.874 ns Start:inst42\|inst~41 2 COMB LCCOMB_X14_Y11_N4 1 " "Info: 2: + IC(1.518 ns) + CELL(0.206 ns) = 2.874 ns; Loc. = LCCOMB_X14_Y11_N4; Fanout = 1; COMB Node = 'Start:inst42\|inst~41'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.724 ns" { 131 Start:inst42|inst~41 } "NODE_NAME" } } { "Start.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Start.bdf" { { 272 904 968 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.370 ns) 3.618 ns Start:inst42\|inst~42 3 COMB LCCOMB_X14_Y11_N8 1 " "Info: 3: + IC(0.374 ns) + CELL(0.370 ns) = 3.618 ns; Loc. = LCCOMB_X14_Y11_N8; Fanout = 1; COMB Node = 'Start:inst42\|inst~42'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.744 ns" { Start:inst42|inst~41 Start:inst42|inst~42 } "NODE_NAME" } } { "Start.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Start.bdf" { { 272 904 968 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.624 ns) 4.615 ns inst8 4 COMB LCCOMB_X14_Y11_N18 6 " "Info: 4: + IC(0.373 ns) + CELL(0.624 ns) = 4.615 ns; Loc. = LCCOMB_X14_Y11_N18; Fanout = 6; COMB Node = 'inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { Start:inst42|inst~42 inst8 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2168 2696 2760 2216 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.666 ns) 6.658 ns mod4add1:inst3\|inst 5 REG LCFF_X7_Y11_N19 14 " "Info: 5: + IC(1.377 ns) + CELL(0.666 ns) = 6.658 ns; Loc. = LCFF_X7_Y11_N19; Fanout = 14; REG Node = 'mod4add1:inst3\|inst'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.043 ns" { inst8 mod4add1:inst3|inst } "NODE_NAME" } } { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 248 376 440 328 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.016 ns ( 45.30 % ) " "Info: Total cell delay = 3.016 ns ( 45.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.642 ns ( 54.70 % ) " "Info: Total interconnect delay = 3.642 ns ( 54.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.658 ns" { 131 Start:inst42|inst~41 Start:inst42|inst~42 inst8 mod4add1:inst3|inst } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "6.658 ns" { 131 {} 131~combout {} Start:inst42|inst~41 {} Start:inst42|inst~42 {} inst8 {} mod4add1:inst3|inst {} } { 0.000ns 0.000ns 1.518ns 0.374ns 0.373ns 1.377ns } { 0.000ns 1.150ns 0.206ns 0.370ns 0.624ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.847 ns" { 131 Start:inst42|inst~41 Start:inst42|inst~42 inst8 mod4add1:inst3|inst Timing:inst2|decoder24:inst|inst1~34 maincontrol:inst4|CPMAR~106 maincontrol:inst4|CPMAR~107 maincontrol:inst4|CPMAR maincontrol:inst4|CPMAR~clkctrl Reg:MAR|inst3 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "15.847 ns" { 131 {} 131~combout {} Start:inst42|inst~41 {} Start:inst42|inst~42 {} inst8 {} mod4add1:inst3|inst {} Timing:inst2|decoder24:inst|inst1~34 {} maincontrol:inst4|CPMAR~106 {} maincontrol:inst4|CPMAR~107 {} maincontrol:inst4|CPMAR {} maincontrol:inst4|CPMAR~clkctrl {} Reg:MAR|inst3 {} } { 0.000ns 0.000ns 1.518ns 0.374ns 0.373ns 1.377ns 0.800ns 1.377ns 1.402ns 0.357ns 1.731ns 0.892ns } { 0.000ns 1.150ns 0.206ns 0.370ns 0.624ns 0.970ns 0.206ns 0.624ns 0.624ns 0.206ns 0.000ns 0.666ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.658 ns" { 131 Start:inst42|inst~41 Start:inst42|inst~42 inst8 mod4add1:inst3|inst } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "6.658 ns" { 131 {} 131~combout {} Start:inst42|inst~41 {} Start:inst42|inst~42 {} inst8 {} mod4add1:inst3|inst {} } { 0.000ns 0.000ns 1.518ns 0.374ns 0.373ns 1.377ns } { 0.000ns 1.150ns 0.206ns 0.370ns 0.624ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 248 376 440 328 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.640 ns - Shortest register register " "Info: - Shortest register to register delay is 4.640 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mod4add1:inst3\|inst 1 REG LCFF_X7_Y11_N19 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y11_N19; Fanout = 14; REG Node = 'mod4add1:inst3\|inst'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { mod4add1:inst3|inst } "NODE_NAME" } } { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 248 376 440 328 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.492 ns) + CELL(0.206 ns) 0.698 ns Timing:inst2\|decoder24:inst\|inst1 2 COMB LCCOMB_X7_Y11_N10 17 " "Info: 2: + IC(0.492 ns) + CELL(0.206 ns) = 0.698 ns; Loc. = LCCOMB_X7_Y11_N10; Fanout = 17; COMB Node = 'Timing:inst2\|decoder24:inst\|inst1'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.698 ns" { mod4add1:inst3|inst Timing:inst2|decoder24:inst|inst1 } "NODE_NAME" } } { "decoder24.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/decoder24.bdf" { { 296 776 840 344 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.206 ns) 2.394 ns sel2:inst23\|inst24~97 3 COMB LCCOMB_X14_Y11_N12 11 " "Info: 3: + IC(1.490 ns) + CELL(0.206 ns) = 2.394 ns; Loc. = LCCOMB_X14_Y11_N12; Fanout = 11; COMB Node = 'sel2:inst23\|inst24~97'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.696 ns" { Timing:inst2|decoder24:inst|inst1 sel2:inst23|inst24~97 } "NODE_NAME" } } { "sel2.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/sel2.bdf" { { 608 1120 1184 656 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.624 ns) 3.695 ns sel2:inst23\|inst21~10 4 COMB LCCOMB_X13_Y11_N30 6 " "Info: 4: + IC(0.677 ns) + CELL(0.624 ns) = 3.695 ns; Loc. = LCCOMB_X13_Y11_N30; Fanout = 6; COMB Node = 'sel2:inst23\|inst21~10'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { sel2:inst23|inst24~97 sel2:inst23|inst21~10 } "NODE_NAME" } } { "sel2.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/sel2.bdf" { { 464 1120 1184 512 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.631 ns) + CELL(0.206 ns) 4.532 ns Reg:MAR\|inst3~feeder 5 COMB LCCOMB_X12_Y11_N22 1 " "Info: 5: + IC(0.631 ns) + CELL(0.206 ns) = 4.532 ns; Loc. = LCCOMB_X12_Y11_N22; Fanout = 1; COMB Node = 'Reg:MAR\|inst3~feeder'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { sel2:inst23|inst21~10 Reg:MAR|inst3~feeder } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 376 336 400 456 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.640 ns Reg:MAR\|inst3 6 REG LCFF_X12_Y11_N23 2 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 4.640 ns; Loc. = LCFF_X12_Y11_N23; Fanout = 2; REG Node = 'Reg:MAR\|inst3'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Reg:MAR|inst3~feeder Reg:MAR|inst3 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 376 336 400 456 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.350 ns ( 29.09 % ) " "Info: Total cell delay = 1.350 ns ( 29.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.290 ns ( 70.91 % ) " "Info: Total interconnect delay = 3.290 ns ( 70.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.640 ns" { mod4add1:inst3|inst Timing:inst2|decoder24:inst|inst1 sel2:inst23|inst24~97 sel2:inst23|inst21~10 Reg:MAR|inst3~feeder Reg:MAR|inst3 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "4.640 ns" { mod4add1:inst3|inst {} Timing:inst2|decoder24:inst|inst1 {} sel2:inst23|inst24~97 {} sel2:inst23|inst21~10 {} Reg:MAR|inst3~feeder {} Reg:MAR|inst3 {} } { 0.000ns 0.492ns 1.490ns 0.677ns 0.631ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.624ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 376 336 400 456 "inst3" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.847 ns" { 131 Start:inst42|inst~41 Start:inst42|inst~42 inst8 mod4add1:inst3|inst Timing:inst2|decoder24:inst|inst1~34 maincontrol:inst4|CPMAR~106 maincontrol:inst4|CPMAR~107 maincontrol:inst4|CPMAR maincontrol:inst4|CPMAR~clkctrl Reg:MAR|inst3 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "15.847 ns" { 131 {} 131~combout {} Start:inst42|inst~41 {} Start:inst42|inst~42 {} inst8 {} mod4add1:inst3|inst {} Timing:inst2|decoder24:inst|inst1~34 {} maincontrol:inst4|CPMAR~106 {} maincontrol:inst4|CPMAR~107 {} maincontrol:inst4|CPMAR {} maincontrol:inst4|CPMAR~clkctrl {} Reg:MAR|inst3 {} } { 0.000ns 0.000ns 1.518ns 0.374ns 0.373ns 1.377ns 0.800ns 1.377ns 1.402ns 0.357ns 1.731ns 0.892ns } { 0.000ns 1.150ns 0.206ns 0.370ns 0.624ns 0.970ns 0.206ns 0.624ns 0.624ns 0.206ns 0.000ns 0.666ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.658 ns" { 131 Start:inst42|inst~41 Start:inst42|inst~42 inst8 mod4add1:inst3|inst } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "6.658 ns" { 131 {} 131~combout {} Start:inst42|inst~41 {} Start:inst42|inst~42 {} inst8 {} mod4add1:inst3|inst {} } { 0.000ns 0.000ns 1.518ns 0.374ns 0.373ns 1.377ns } { 0.000ns 1.150ns 0.206ns 0.370ns 0.624ns 0.666ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.640 ns" { mod4add1:inst3|inst Timing:inst2|decoder24:inst|inst1 sel2:inst23|inst24~97 sel2:inst23|inst21~10 Reg:MAR|inst3~feeder Reg:MAR|inst3 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "4.640 ns" { mod4add1:inst3|inst {} Timing:inst2|decoder24:inst|inst1 {} sel2:inst23|inst24~97 {} sel2:inst23|inst21~10 {} Reg:MAR|inst3~feeder {} Reg:MAR|inst3 {} } { 0.000ns 0.492ns 1.490ns 0.677ns 0.631ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.624ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "ON/OFF 101 " "Warning: Circuit may not operate. Detected 101 non-operational path(s) clocked by clock \"ON/OFF\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "mod4add1:inst3\|inst Reg:MAR\|inst3 ON/OFF 4.551 ns " "Info: Found hold time violation between source  pin or register \"mod4add1:inst3\|inst\" and destination pin or register \"Reg:MAR\|inst3\" for clock \"ON/OFF\" (Hold time is 4.551 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "9.189 ns + Largest " "Info: + Largest clock skew is 9.189 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ON/OFF destination 16.717 ns + Longest register " "Info: + Longest clock path from clock \"ON/OFF\" to destination register is 16.717 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns ON/OFF 1 CLK PIN_77 2 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 2; CLK Node = 'ON/OFF'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ON/OFF } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2536 2656 2672 2704 "ON/OFF" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.181 ns) + CELL(0.589 ns) 3.744 ns Start:inst42\|inst~41 2 COMB LCCOMB_X14_Y11_N4 1 " "Info: 2: + IC(2.181 ns) + CELL(0.589 ns) = 3.744 ns; Loc. = LCCOMB_X14_Y11_N4; Fanout = 1; COMB Node = 'Start:inst42\|inst~41'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.770 ns" { ON/OFF Start:inst42|inst~41 } "NODE_NAME" } } { "Start.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Start.bdf" { { 272 904 968 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.370 ns) 4.488 ns Start:inst42\|inst~42 3 COMB LCCOMB_X14_Y11_N8 1 " "Info: 3: + IC(0.374 ns) + CELL(0.370 ns) = 4.488 ns; Loc. = LCCOMB_X14_Y11_N8; Fanout = 1; COMB Node = 'Start:inst42\|inst~42'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.744 ns" { Start:inst42|inst~41 Start:inst42|inst~42 } "NODE_NAME" } } { "Start.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Start.bdf" { { 272 904 968 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.624 ns) 5.485 ns inst8 4 COMB LCCOMB_X14_Y11_N18 6 " "Info: 4: + IC(0.373 ns) + CELL(0.624 ns) = 5.485 ns; Loc. = LCCOMB_X14_Y11_N18; Fanout = 6; COMB Node = 'inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { Start:inst42|inst~42 inst8 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2168 2696 2760 2216 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.970 ns) 7.832 ns mod4add1:inst3\|inst 5 REG LCFF_X7_Y11_N19 14 " "Info: 5: + IC(1.377 ns) + CELL(0.970 ns) = 7.832 ns; Loc. = LCFF_X7_Y11_N19; Fanout = 14; REG Node = 'mod4add1:inst3\|inst'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.347 ns" { inst8 mod4add1:inst3|inst } "NODE_NAME" } } { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 248 376 440 328 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.206 ns) 8.838 ns Timing:inst2\|decoder24:inst\|inst1~34 6 COMB LCCOMB_X8_Y11_N26 6 " "Info: 6: + IC(0.800 ns) + CELL(0.206 ns) = 8.838 ns; Loc. = LCCOMB_X8_Y11_N26; Fanout = 6; COMB Node = 'Timing:inst2\|decoder24:inst\|inst1~34'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { mod4add1:inst3|inst Timing:inst2|decoder24:inst|inst1~34 } "NODE_NAME" } } { "decoder24.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/decoder24.bdf" { { 296 776 840 344 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.624 ns) 10.839 ns maincontrol:inst4\|CPMAR~106 7 COMB LCCOMB_X8_Y11_N2 1 " "Info: 7: + IC(1.377 ns) + CELL(0.624 ns) = 10.839 ns; Loc. = LCCOMB_X8_Y11_N2; Fanout = 1; COMB Node = 'maincontrol:inst4\|CPMAR~106'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.001 ns" { Timing:inst2|decoder24:inst|inst1~34 maincontrol:inst4|CPMAR~106 } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.402 ns) + CELL(0.624 ns) 12.865 ns maincontrol:inst4\|CPMAR~107 8 COMB LCCOMB_X14_Y11_N6 1 " "Info: 8: + IC(1.402 ns) + CELL(0.624 ns) = 12.865 ns; Loc. = LCCOMB_X14_Y11_N6; Fanout = 1; COMB Node = 'maincontrol:inst4\|CPMAR~107'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.026 ns" { maincontrol:inst4|CPMAR~106 maincontrol:inst4|CPMAR~107 } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.206 ns) 13.428 ns maincontrol:inst4\|CPMAR 9 COMB LCCOMB_X14_Y11_N16 1 " "Info: 9: + IC(0.357 ns) + CELL(0.206 ns) = 13.428 ns; Loc. = LCCOMB_X14_Y11_N16; Fanout = 1; COMB Node = 'maincontrol:inst4\|CPMAR'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.563 ns" { maincontrol:inst4|CPMAR~107 maincontrol:inst4|CPMAR } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.731 ns) + CELL(0.000 ns) 15.159 ns maincontrol:inst4\|CPMAR~clkctrl 10 COMB CLKCTRL_G1 8 " "Info: 10: + IC(1.731 ns) + CELL(0.000 ns) = 15.159 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'maincontrol:inst4\|CPMAR~clkctrl'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.731 ns" { maincontrol:inst4|CPMAR maincontrol:inst4|CPMAR~clkctrl } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.666 ns) 16.717 ns Reg:MAR\|inst3 11 REG LCFF_X12_Y11_N23 2 " "Info: 11: + IC(0.892 ns) + CELL(0.666 ns) = 16.717 ns; Loc. = LCFF_X12_Y11_N23; Fanout = 2; REG Node = 'Reg:MAR\|inst3'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { maincontrol:inst4|CPMAR~clkctrl Reg:MAR|inst3 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 376 336 400 456 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.853 ns ( 35.01 % ) " "Info: Total cell delay = 5.853 ns ( 35.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.864 ns ( 64.99 % ) " "Info: Total interconnect delay = 10.864 ns ( 64.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.717 ns" { ON/OFF Start:inst42|inst~41 Start:inst42|inst~42 inst8 mod4add1:inst3|inst Timing:inst2|decoder24:inst|inst1~34 maincontrol:inst4|CPMAR~106 maincontrol:inst4|CPMAR~107 maincontrol:inst4|CPMAR maincontrol:inst4|CPMAR~clkctrl Reg:MAR|inst3 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "16.717 ns" { ON/OFF {} ON/OFF~combout {} Start:inst42|inst~41 {} Start:inst42|inst~42 {} inst8 {} mod4add1:inst3|inst {} Timing:inst2|decoder24:inst|inst1~34 {} maincontrol:inst4|CPMAR~106 {} maincontrol:inst4|CPMAR~107 {} maincontrol:inst4|CPMAR {} maincontrol:inst4|CPMAR~clkctrl {} Reg:MAR|inst3 {} } { 0.000ns 0.000ns 2.181ns 0.374ns 0.373ns 1.377ns 0.800ns 1.377ns 1.402ns 0.357ns 1.731ns 0.892ns } { 0.000ns 0.974ns 0.589ns 0.370ns 0.624ns 0.970ns 0.206ns 0.624ns 0.624ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ON/OFF source 7.528 ns - Shortest register " "Info: - Shortest clock path from clock \"ON/OFF\" to source register is 7.528 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns ON/OFF 1 CLK PIN_77 2 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 2; CLK Node = 'ON/OFF'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ON/OFF } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2536 2656 2672 2704 "ON/OFF" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.181 ns) + CELL(0.589 ns) 3.744 ns Start:inst42\|inst~41 2 COMB LCCOMB_X14_Y11_N4 1 " "Info: 2: + IC(2.181 ns) + CELL(0.589 ns) = 3.744 ns; Loc. = LCCOMB_X14_Y11_N4; Fanout = 1; COMB Node = 'Start:inst42\|inst~41'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.770 ns" { ON/OFF Start:inst42|inst~41 } "NODE_NAME" } } { "Start.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Start.bdf" { { 272 904 968 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.370 ns) 4.488 ns Start:inst42\|inst~42 3 COMB LCCOMB_X14_Y11_N8 1 " "Info: 3: + IC(0.374 ns) + CELL(0.370 ns) = 4.488 ns; Loc. = LCCOMB_X14_Y11_N8; Fanout = 1; COMB Node = 'Start:inst42\|inst~42'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.744 ns" { Start:inst42|inst~41 Start:inst42|inst~42 } "NODE_NAME" } } { "Start.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Start.bdf" { { 272 904 968 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.624 ns) 5.485 ns inst8 4 COMB LCCOMB_X14_Y11_N18 6 " "Info: 4: + IC(0.373 ns) + CELL(0.624 ns) = 5.485 ns; Loc. = LCCOMB_X14_Y11_N18; Fanout = 6; COMB Node = 'inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { Start:inst42|inst~42 inst8 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2168 2696 2760 2216 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.666 ns) 7.528 ns mod4add1:inst3\|inst 5 REG LCFF_X7_Y11_N19 14 " "Info: 5: + IC(1.377 ns) + CELL(0.666 ns) = 7.528 ns; Loc. = LCFF_X7_Y11_N19; Fanout = 14; REG Node = 'mod4add1:inst3\|inst'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.043 ns" { inst8 mod4add1:inst3|inst } "NODE_NAME" } } { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 248 376 440 328 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.223 ns ( 42.81 % ) " "Info: Total cell delay = 3.223 ns ( 42.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.305 ns ( 57.19 % ) " "Info: Total interconnect delay = 4.305 ns ( 57.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.528 ns" { ON/OFF Start:inst42|inst~41 Start:inst42|inst~42 inst8 mod4add1:inst3|inst } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "7.528 ns" { ON/OFF {} ON/OFF~combout {} Start:inst42|inst~41 {} Start:inst42|inst~42 {} inst8 {} mod4add1:inst3|inst {} } { 0.000ns 0.000ns 2.181ns 0.374ns 0.373ns 1.377ns } { 0.000ns 0.974ns 0.589ns 0.370ns 0.624ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.717 ns" { ON/OFF Start:inst42|inst~41 Start:inst42|inst~42 inst8 mod4add1:inst3|inst Timing:inst2|decoder24:inst|inst1~34 maincontrol:inst4|CPMAR~106 maincontrol:inst4|CPMAR~107 maincontrol:inst4|CPMAR maincontrol:inst4|CPMAR~clkctrl Reg:MAR|inst3 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "16.717 ns" { ON/OFF {} ON/OFF~combout {} Start:inst42|inst~41 {} Start:inst42|inst~42 {} inst8 {} mod4add1:inst3|inst {} Timing:inst2|decoder24:inst|inst1~34 {} maincontrol:inst4|CPMAR~106 {} maincontrol:inst4|CPMAR~107 {} maincontrol:inst4|CPMAR {} maincontrol:inst4|CPMAR~clkctrl {} Reg:MAR|inst3 {} } { 0.000ns 0.000ns 2.181ns 0.374ns 0.373ns 1.377ns 0.800ns 1.377ns 1.402ns 0.357ns 1.731ns 0.892ns } { 0.000ns 0.974ns 0.589ns 0.370ns 0.624ns 0.970ns 0.206ns 0.624ns 0.624ns 0.206ns 0.000ns 0.666ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.528 ns" { ON/OFF Start:inst42|inst~41 Start:inst42|inst~42 inst8 mod4add1:inst3|inst } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "7.528 ns" { ON/OFF {} ON/OFF~combout {} Start:inst42|inst~41 {} Start:inst42|inst~42 {} inst8 {} mod4add1:inst3|inst {} } { 0.000ns 0.000ns 2.181ns 0.374ns 0.373ns 1.377ns } { 0.000ns 0.974ns 0.589ns 0.370ns 0.624ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 248 376 440 328 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.640 ns - Shortest register register " "Info: - Shortest register to register delay is 4.640 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mod4add1:inst3\|inst 1 REG LCFF_X7_Y11_N19 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y11_N19; Fanout = 14; REG Node = 'mod4add1:inst3\|inst'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { mod4add1:inst3|inst } "NODE_NAME" } } { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 248 376 440 328 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.492 ns) + CELL(0.206 ns) 0.698 ns Timing:inst2\|decoder24:inst\|inst1 2 COMB LCCOMB_X7_Y11_N10 17 " "Info: 2: + IC(0.492 ns) + CELL(0.206 ns) = 0.698 ns; Loc. = LCCOMB_X7_Y11_N10; Fanout = 17; COMB Node = 'Timing:inst2\|decoder24:inst\|inst1'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.698 ns" { mod4add1:inst3|inst Timing:inst2|decoder24:inst|inst1 } "NODE_NAME" } } { "decoder24.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/decoder24.bdf" { { 296 776 840 344 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.206 ns) 2.394 ns sel2:inst23\|inst24~97 3 COMB LCCOMB_X14_Y11_N12 11 " "Info: 3: + IC(1.490 ns) + CELL(0.206 ns) = 2.394 ns; Loc. = LCCOMB_X14_Y11_N12; Fanout = 11; COMB Node = 'sel2:inst23\|inst24~97'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.696 ns" { Timing:inst2|decoder24:inst|inst1 sel2:inst23|inst24~97 } "NODE_NAME" } } { "sel2.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/sel2.bdf" { { 608 1120 1184 656 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.624 ns) 3.695 ns sel2:inst23\|inst21~10 4 COMB LCCOMB_X13_Y11_N30 6 " "Info: 4: + IC(0.677 ns) + CELL(0.624 ns) = 3.695 ns; Loc. = LCCOMB_X13_Y11_N30; Fanout = 6; COMB Node = 'sel2:inst23\|inst21~10'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { sel2:inst23|inst24~97 sel2:inst23|inst21~10 } "NODE_NAME" } } { "sel2.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/sel2.bdf" { { 464 1120 1184 512 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.631 ns) + CELL(0.206 ns) 4.532 ns Reg:MAR\|inst3~feeder 5 COMB LCCOMB_X12_Y11_N22 1 " "Info: 5: + IC(0.631 ns) + CELL(0.206 ns) = 4.532 ns; Loc. = LCCOMB_X12_Y11_N22; Fanout = 1; COMB Node = 'Reg:MAR\|inst3~feeder'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { sel2:inst23|inst21~10 Reg:MAR|inst3~feeder } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 376 336 400 456 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.640 ns Reg:MAR\|inst3 6 REG LCFF_X12_Y11_N23 2 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 4.640 ns; Loc. = LCFF_X12_Y11_N23; Fanout = 2; REG Node = 'Reg:MAR\|inst3'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Reg:MAR|inst3~feeder Reg:MAR|inst3 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 376 336 400 456 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.350 ns ( 29.09 % ) " "Info: Total cell delay = 1.350 ns ( 29.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.290 ns ( 70.91 % ) " "Info: Total interconnect delay = 3.290 ns ( 70.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.640 ns" { mod4add1:inst3|inst Timing:inst2|decoder24:inst|inst1 sel2:inst23|inst24~97 sel2:inst23|inst21~10 Reg:MAR|inst3~feeder Reg:MAR|inst3 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "4.640 ns" { mod4add1:inst3|inst {} Timing:inst2|decoder24:inst|inst1 {} sel2:inst23|inst24~97 {} sel2:inst23|inst21~10 {} Reg:MAR|inst3~feeder {} Reg:MAR|inst3 {} } { 0.000ns 0.492ns 1.490ns 0.677ns 0.631ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.624ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 376 336 400 456 "inst3" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.717 ns" { ON/OFF Start:inst42|inst~41 Start:inst42|inst~42 inst8 mod4add1:inst3|inst Timing:inst2|decoder24:inst|inst1~34 maincontrol:inst4|CPMAR~106 maincontrol:inst4|CPMAR~107 maincontrol:inst4|CPMAR maincontrol:inst4|CPMAR~clkctrl Reg:MAR|inst3 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "16.717 ns" { ON/OFF {} ON/OFF~combout {} Start:inst42|inst~41 {} Start:inst42|inst~42 {} inst8 {} mod4add1:inst3|inst {} Timing:inst2|decoder24:inst|inst1~34 {} maincontrol:inst4|CPMAR~106 {} maincontrol:inst4|CPMAR~107 {} maincontrol:inst4|CPMAR {} maincontrol:inst4|CPMAR~clkctrl {} Reg:MAR|inst3 {} } { 0.000ns 0.000ns 2.181ns 0.374ns 0.373ns 1.377ns 0.800ns 1.377ns 1.402ns 0.357ns 1.731ns 0.892ns } { 0.000ns 0.974ns 0.589ns 0.370ns 0.624ns 0.970ns 0.206ns 0.624ns 0.624ns 0.206ns 0.000ns 0.666ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.528 ns" { ON/OFF Start:inst42|inst~41 Start:inst42|inst~42 inst8 mod4add1:inst3|inst } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "7.528 ns" { ON/OFF {} ON/OFF~combout {} Start:inst42|inst~41 {} Start:inst42|inst~42 {} inst8 {} mod4add1:inst3|inst {} } { 0.000ns 0.000ns 2.181ns 0.374ns 0.373ns 1.377ns } { 0.000ns 0.974ns 0.589ns 0.370ns 0.624ns 0.666ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.640 ns" { mod4add1:inst3|inst Timing:inst2|decoder24:inst|inst1 sel2:inst23|inst24~97 sel2:inst23|inst21~10 Reg:MAR|inst3~feeder Reg:MAR|inst3 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "4.640 ns" { mod4add1:inst3|inst {} Timing:inst2|decoder24:inst|inst1 {} sel2:inst23|inst24~97 {} sel2:inst23|inst21~10 {} Reg:MAR|inst3~feeder {} Reg:MAR|inst3 {} } { 0.000ns 0.492ns 1.490ns 0.677ns 0.631ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.624ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "Reg:PC\|inst8 RAMdata6 132 24.391 ns register " "Info: tsu for register \"Reg:PC\|inst8\" (data pin = \"RAMdata6\", clock pin = \"132\") is 24.391 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "32.387 ns + Longest pin register " "Info: + Longest pin to register delay is 32.387 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RAMdata6 1 PIN PIN_200 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_200; Fanout = 1; PIN Node = 'RAMdata6'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMdata6 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 656 3672 3848 672 "RAMdata6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns RAMdata6~0 2 COMB IOC_X3_Y19_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = IOC_X3_Y19_N1; Fanout = 1; COMB Node = 'RAMdata6~0'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { RAMdata6 RAMdata6~0 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 656 3672 3848 672 "RAMdata6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.735 ns) + CELL(0.624 ns) 8.353 ns selector:inst15\|inst28 3 COMB LCCOMB_X8_Y13_N4 7 " "Info: 3: + IC(6.735 ns) + CELL(0.624 ns) = 8.353 ns; Loc. = LCCOMB_X8_Y13_N4; Fanout = 7; COMB Node = 'selector:inst15\|inst28'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.359 ns" { RAMdata6~0 selector:inst15|inst28 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/selector.bdf" { { 240 672 736 288 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.136 ns) + CELL(0.319 ns) 9.808 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_mkc:add_sub_1\|_~1 4 COMB LCCOMB_X8_Y11_N0 2 " "Info: 4: + IC(1.136 ns) + CELL(0.319 ns) = 9.808 ns; Loc. = LCCOMB_X8_Y11_N0; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_mkc:add_sub_1\|_~1'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.455 ns" { selector:inst15|inst28 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_mkc:add_sub_1|_~1 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.716 ns) + CELL(0.651 ns) 11.175 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[9\]~390 5 COMB LCCOMB_X9_Y11_N4 2 " "Info: 5: + IC(0.716 ns) + CELL(0.651 ns) = 11.175 ns; Loc. = LCCOMB_X9_Y11_N4; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[9\]~390'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.367 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_mkc:add_sub_1|_~1 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.370 ns) 11.934 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[8\]~462 6 COMB LCCOMB_X9_Y11_N30 3 " "Info: 6: + IC(0.389 ns) + CELL(0.370 ns) = 11.934 ns; Loc. = LCCOMB_X9_Y11_N30; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[8\]~462'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.759 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.596 ns) 12.904 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[1\]~11 7 COMB LCCOMB_X9_Y11_N12 2 " "Info: 7: + IC(0.374 ns) + CELL(0.596 ns) = 12.904 ns; Loc. = LCCOMB_X9_Y11_N12; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[1\]~11'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.970 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 13.094 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[2\]~13 8 COMB LCCOMB_X9_Y11_N14 1 " "Info: 8: + IC(0.000 ns) + CELL(0.190 ns) = 13.094 ns; Loc. = LCCOMB_X9_Y11_N14; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[2\]~13'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 13.600 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[3\]~14 9 COMB LCCOMB_X9_Y11_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.506 ns) = 13.600 ns; Loc. = LCCOMB_X9_Y11_N16; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[3\]~14'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.319 ns) 14.302 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[18\] 10 COMB LCCOMB_X9_Y11_N0 3 " "Info: 10: + IC(0.383 ns) + CELL(0.319 ns) = 14.302 ns; Loc. = LCCOMB_X9_Y11_N0; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[18\]'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.702 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.206 ns) 14.899 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[17\]~464 11 COMB LCCOMB_X9_Y11_N20 3 " "Info: 11: + IC(0.391 ns) + CELL(0.206 ns) = 14.899 ns; Loc. = LCCOMB_X9_Y11_N20; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[17\]~464'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.621 ns) 16.647 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[2\]~15 12 COMB LCCOMB_X10_Y10_N24 2 " "Info: 12: + IC(1.127 ns) + CELL(0.621 ns) = 16.647 ns; Loc. = LCCOMB_X10_Y10_N24; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[2\]~15'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.748 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 16.733 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[3\]~17 13 COMB LCCOMB_X10_Y10_N26 1 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 16.733 ns; Loc. = LCCOMB_X10_Y10_N26; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[3\]~17'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 17.239 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[4\]~18 14 COMB LCCOMB_X10_Y10_N28 2 " "Info: 14: + IC(0.000 ns) + CELL(0.506 ns) = 17.239 ns; Loc. = LCCOMB_X10_Y10_N28; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[4\]~18'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 17.821 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[27\] 15 COMB LCCOMB_X10_Y10_N0 4 " "Info: 15: + IC(0.376 ns) + CELL(0.206 ns) = 17.821 ns; Loc. = LCCOMB_X10_Y10_N0; Fanout = 4; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[27\]'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.206 ns) 18.417 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[25\]~469 16 COMB LCCOMB_X10_Y10_N18 3 " "Info: 16: + IC(0.390 ns) + CELL(0.206 ns) = 18.417 ns; Loc. = LCCOMB_X10_Y10_N18; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[25\]~469'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.596 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.596 ns) 19.390 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[2\]~17 17 COMB LCCOMB_X10_Y10_N6 2 " "Info: 17: + IC(0.377 ns) + CELL(0.596 ns) = 19.390 ns; Loc. = LCCOMB_X10_Y10_N6; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[2\]~17'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 19.476 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[3\]~19 18 COMB LCCOMB_X10_Y10_N8 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 19.476 ns; Loc. = LCCOMB_X10_Y10_N8; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[3\]~19'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 19.562 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[4\]~21 19 COMB LCCOMB_X10_Y10_N10 1 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 19.562 ns; Loc. = LCCOMB_X10_Y10_N10; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[4\]~21'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 20.068 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[5\]~22 20 COMB LCCOMB_X10_Y10_N12 6 " "Info: 20: + IC(0.000 ns) + CELL(0.506 ns) = 20.068 ns; Loc. = LCCOMB_X10_Y10_N12; Fanout = 6; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[5\]~22'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.370 ns) 21.162 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[32\]~476 21 COMB LCCOMB_X9_Y10_N22 3 " "Info: 21: + IC(0.724 ns) + CELL(0.370 ns) = 21.162 ns; Loc. = LCCOMB_X9_Y10_N22; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[32\]~476'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.094 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.596 ns) 22.135 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[1\]~17 22 COMB LCCOMB_X9_Y10_N6 2 " "Info: 22: + IC(0.377 ns) + CELL(0.596 ns) = 22.135 ns; Loc. = LCCOMB_X9_Y10_N6; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[1\]~17'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 22.221 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[2\]~19 23 COMB LCCOMB_X9_Y10_N8 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 22.221 ns; Loc. = LCCOMB_X9_Y10_N8; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[2\]~19'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 22.307 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[3\]~21 24 COMB LCCOMB_X9_Y10_N10 2 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 22.307 ns; Loc. = LCCOMB_X9_Y10_N10; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[3\]~21'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 22.393 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[4\]~23 25 COMB LCCOMB_X9_Y10_N12 2 " "Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 22.393 ns; Loc. = LCCOMB_X9_Y10_N12; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[4\]~23'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 22.583 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[5\]~25 26 COMB LCCOMB_X9_Y10_N14 1 " "Info: 26: + IC(0.000 ns) + CELL(0.190 ns) = 22.583 ns; Loc. = LCCOMB_X9_Y10_N14; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[5\]~25'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 23.089 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[6\]~26 27 COMB LCCOMB_X9_Y10_N16 2 " "Info: 27: + IC(0.000 ns) + CELL(0.506 ns) = 23.089 ns; Loc. = LCCOMB_X9_Y10_N16; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[6\]~26'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.319 ns) 23.790 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[45\] 28 COMB LCCOMB_X9_Y10_N0 6 " "Info: 28: + IC(0.382 ns) + CELL(0.319 ns) = 23.790 ns; Loc. = LCCOMB_X9_Y10_N0; Fanout = 6; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[45\]'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.701 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.206 ns) 24.389 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[41\]~481 29 COMB LCCOMB_X9_Y10_N30 3 " "Info: 29: + IC(0.393 ns) + CELL(0.206 ns) = 24.389 ns; Loc. = LCCOMB_X9_Y10_N30; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[41\]~481'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.599 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.610 ns) + CELL(0.596 ns) 25.595 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[2\]~21 30 COMB LCCOMB_X8_Y10_N10 2 " "Info: 30: + IC(0.610 ns) + CELL(0.596 ns) = 25.595 ns; Loc. = LCCOMB_X8_Y10_N10; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[2\]~21'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.206 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 25.681 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[3\]~23 31 COMB LCCOMB_X8_Y10_N12 2 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 25.681 ns; Loc. = LCCOMB_X8_Y10_N12; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[3\]~23'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 25.871 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[4\]~25 32 COMB LCCOMB_X8_Y10_N14 2 " "Info: 32: + IC(0.000 ns) + CELL(0.190 ns) = 25.871 ns; Loc. = LCCOMB_X8_Y10_N14; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[4\]~25'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 25.957 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[5\]~27 33 COMB LCCOMB_X8_Y10_N16 2 " "Info: 33: + IC(0.000 ns) + CELL(0.086 ns) = 25.957 ns; Loc. = LCCOMB_X8_Y10_N16; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[5\]~27'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 26.043 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[6\]~29 34 COMB LCCOMB_X8_Y10_N18 1 " "Info: 34: + IC(0.000 ns) + CELL(0.086 ns) = 26.043 ns; Loc. = LCCOMB_X8_Y10_N18; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[6\]~29'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 26.549 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[7\]~30 35 COMB LCCOMB_X8_Y10_N20 8 " "Info: 35: + IC(0.000 ns) + CELL(0.506 ns) = 26.549 ns; Loc. = LCCOMB_X8_Y10_N20; Fanout = 8; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[7\]~30'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.370 ns) 27.319 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[48\]~490 36 COMB LCCOMB_X8_Y10_N28 1 " "Info: 36: + IC(0.400 ns) + CELL(0.370 ns) = 27.319 ns; Loc. = LCCOMB_X8_Y10_N28; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[48\]~490'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.770 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.596 ns) 28.591 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[1\]~21 37 COMB LCCOMB_X7_Y10_N4 1 " "Info: 37: + IC(0.676 ns) + CELL(0.596 ns) = 28.591 ns; Loc. = LCCOMB_X7_Y10_N4; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[1\]~21'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 28.677 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[2\]~23 38 COMB LCCOMB_X7_Y10_N6 1 " "Info: 38: + IC(0.000 ns) + CELL(0.086 ns) = 28.677 ns; Loc. = LCCOMB_X7_Y10_N6; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[2\]~23'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 28.763 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[3\]~25 39 COMB LCCOMB_X7_Y10_N8 1 " "Info: 39: + IC(0.000 ns) + CELL(0.086 ns) = 28.763 ns; Loc. = LCCOMB_X7_Y10_N8; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[3\]~25'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 28.849 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[4\]~27 40 COMB LCCOMB_X7_Y10_N10 1 " "Info: 40: + IC(0.000 ns) + CELL(0.086 ns) = 28.849 ns; Loc. = LCCOMB_X7_Y10_N10; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[4\]~27'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 28.935 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[5\]~29 41 COMB LCCOMB_X7_Y10_N12 1 " "Info: 41: + IC(0.000 ns) + CELL(0.086 ns) = 28.935 ns; Loc. = LCCOMB_X7_Y10_N12; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[5\]~29'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 29.125 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[6\]~31 42 COMB LCCOMB_X7_Y10_N14 1 " "Info: 42: + IC(0.000 ns) + CELL(0.190 ns) = 29.125 ns; Loc. = LCCOMB_X7_Y10_N14; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[6\]~31'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 29.211 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[7\]~33 43 COMB LCCOMB_X7_Y10_N16 1 " "Info: 43: + IC(0.000 ns) + CELL(0.086 ns) = 29.211 ns; Loc. = LCCOMB_X7_Y10_N16; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[7\]~33'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 29.717 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[8\]~34 44 COMB LCCOMB_X7_Y10_N18 1 " "Info: 44: + IC(0.000 ns) + CELL(0.506 ns) = 29.717 ns; Loc. = LCCOMB_X7_Y10_N18; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[8\]~34'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 30.283 ns sel2:inst23\|inst17~39 45 COMB LCCOMB_X7_Y10_N30 1 " "Info: 45: + IC(0.360 ns) + CELL(0.206 ns) = 30.283 ns; Loc. = LCCOMB_X7_Y10_N30; Fanout = 1; COMB Node = 'sel2:inst23\|inst17~39'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 sel2:inst23|inst17~39 } "NODE_NAME" } } { "sel2.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/sel2.bdf" { { 272 1120 1184 320 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 30.855 ns sel2:inst23\|inst17~40 46 COMB LCCOMB_X7_Y10_N0 6 " "Info: 46: + IC(0.366 ns) + CELL(0.206 ns) = 30.855 ns; Loc. = LCCOMB_X7_Y10_N0; Fanout = 6; COMB Node = 'sel2:inst23\|inst17~40'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { sel2:inst23|inst17~39 sel2:inst23|inst17~40 } "NODE_NAME" } } { "sel2.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/sel2.bdf" { { 272 1120 1184 320 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.072 ns) + CELL(0.460 ns) 32.387 ns Reg:PC\|inst8 47 REG LCFF_X8_Y11_N13 2 " "Info: 47: + IC(1.072 ns) + CELL(0.460 ns) = 32.387 ns; Loc. = LCFF_X8_Y11_N13; Fanout = 2; REG Node = 'Reg:PC\|inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.532 ns" { sel2:inst23|inst17~40 Reg:PC|inst8 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.633 ns ( 45.18 % ) " "Info: Total cell delay = 14.633 ns ( 45.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "17.754 ns ( 54.82 % ) " "Info: Total interconnect delay = 17.754 ns ( 54.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "32.387 ns" { RAMdata6 RAMdata6~0 selector:inst15|inst28 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_mkc:add_sub_1|_~1 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 sel2:inst23|inst17~39 sel2:inst23|inst17~40 Reg:PC|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "32.387 ns" { RAMdata6 {} RAMdata6~0 {} selector:inst15|inst28 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_mkc:add_sub_1|_~1 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 {} sel2:inst23|inst17~39 {} sel2:inst23|inst17~40 {} Reg:PC|inst8 {} } { 0.000ns 0.000ns 6.735ns 1.136ns 0.716ns 0.389ns 0.374ns 0.000ns 0.000ns 0.383ns 0.391ns 1.127ns 0.000ns 0.000ns 0.376ns 0.390ns 0.377ns 0.000ns 0.000ns 0.000ns 0.724ns 0.377ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.382ns 0.393ns 0.610ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.400ns 0.676ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.360ns 0.366ns 1.072ns } { 0.000ns 0.994ns 0.624ns 0.319ns 0.651ns 0.370ns 0.596ns 0.190ns 0.506ns 0.319ns 0.206ns 0.621ns 0.086ns 0.506ns 0.206ns 0.206ns 0.596ns 0.086ns 0.086ns 0.506ns 0.370ns 0.596ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.319ns 0.206ns 0.596ns 0.086ns 0.190ns 0.086ns 0.086ns 0.506ns 0.370ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.506ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "132 destination 7.956 ns - Shortest register " "Info: - Shortest clock path from clock \"132\" to destination register is 7.956 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns 132 1 CLK PIN_132 2 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 2; CLK Node = '132'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 132 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2584 2640 2656 2752 "132" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.864 ns) + CELL(0.370 ns) 3.384 ns inst8 2 COMB LCCOMB_X14_Y11_N18 6 " "Info: 2: + IC(1.864 ns) + CELL(0.370 ns) = 3.384 ns; Loc. = LCCOMB_X14_Y11_N18; Fanout = 6; COMB Node = 'inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.234 ns" { 132 inst8 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2168 2696 2760 2216 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.202 ns) 3.966 ns maincontrol:inst4\|CPPC 3 COMB LCCOMB_X14_Y11_N0 1 " "Info: 3: + IC(0.380 ns) + CELL(0.202 ns) = 3.966 ns; Loc. = LCCOMB_X14_Y11_N0; Fanout = 1; COMB Node = 'maincontrol:inst4\|CPPC'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { inst8 maincontrol:inst4|CPPC } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.438 ns) + CELL(0.000 ns) 6.404 ns maincontrol:inst4\|CPPC~clkctrl 4 COMB CLKCTRL_G5 8 " "Info: 4: + IC(2.438 ns) + CELL(0.000 ns) = 6.404 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'maincontrol:inst4\|CPPC~clkctrl'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.438 ns" { maincontrol:inst4|CPPC maincontrol:inst4|CPPC~clkctrl } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.886 ns) + CELL(0.666 ns) 7.956 ns Reg:PC\|inst8 5 REG LCFF_X8_Y11_N13 2 " "Info: 5: + IC(0.886 ns) + CELL(0.666 ns) = 7.956 ns; Loc. = LCFF_X8_Y11_N13; Fanout = 2; REG Node = 'Reg:PC\|inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { maincontrol:inst4|CPPC~clkctrl Reg:PC|inst8 } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 792 336 400 872 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.388 ns ( 30.02 % ) " "Info: Total cell delay = 2.388 ns ( 30.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.568 ns ( 69.98 % ) " "Info: Total interconnect delay = 5.568 ns ( 69.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.956 ns" { 132 inst8 maincontrol:inst4|CPPC maincontrol:inst4|CPPC~clkctrl Reg:PC|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "7.956 ns" { 132 {} 132~combout {} inst8 {} maincontrol:inst4|CPPC {} maincontrol:inst4|CPPC~clkctrl {} Reg:PC|inst8 {} } { 0.000ns 0.000ns 1.864ns 0.380ns 2.438ns 0.886ns } { 0.000ns 1.150ns 0.370ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "32.387 ns" { RAMdata6 RAMdata6~0 selector:inst15|inst28 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_mkc:add_sub_1|_~1 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 sel2:inst23|inst17~39 sel2:inst23|inst17~40 Reg:PC|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "32.387 ns" { RAMdata6 {} RAMdata6~0 {} selector:inst15|inst28 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_mkc:add_sub_1|_~1 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 {} sel2:inst23|inst17~39 {} sel2:inst23|inst17~40 {} Reg:PC|inst8 {} } { 0.000ns 0.000ns 6.735ns 1.136ns 0.716ns 0.389ns 0.374ns 0.000ns 0.000ns 0.383ns 0.391ns 1.127ns 0.000ns 0.000ns 0.376ns 0.390ns 0.377ns 0.000ns 0.000ns 0.000ns 0.724ns 0.377ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.382ns 0.393ns 0.610ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.400ns 0.676ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.360ns 0.366ns 1.072ns } { 0.000ns 0.994ns 0.624ns 0.319ns 0.651ns 0.370ns 0.596ns 0.190ns 0.506ns 0.319ns 0.206ns 0.621ns 0.086ns 0.506ns 0.206ns 0.206ns 0.596ns 0.086ns 0.086ns 0.506ns 0.370ns 0.596ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.319ns 0.206ns 0.596ns 0.086ns 0.190ns 0.086ns 0.086ns 0.506ns 0.370ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.506ns 0.206ns 0.206ns 0.460ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.956 ns" { 132 inst8 maincontrol:inst4|CPPC maincontrol:inst4|CPPC~clkctrl Reg:PC|inst8 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "7.956 ns" { 132 {} 132~combout {} inst8 {} maincontrol:inst4|CPPC {} maincontrol:inst4|CPPC~clkctrl {} Reg:PC|inst8 {} } { 0.000ns 0.000ns 1.864ns 0.380ns 2.438ns 0.886ns } { 0.000ns 1.150ns 0.370ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "132 RAMdata0 Reg:PC\|inst 44.857 ns register " "Info: tco from clock \"132\" to destination pin \"RAMdata0\" through register \"Reg:PC\|inst\" is 44.857 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "132 source 14.947 ns + Longest register " "Info: + Longest clock path from clock \"132\" to source register is 14.947 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns 132 1 CLK PIN_132 2 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 2; CLK Node = '132'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 132 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2584 2640 2656 2752 "132" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.810 ns) + CELL(0.970 ns) 3.930 ns Start:inst42\|inst6 2 REG LCFF_X14_Y11_N27 1 " "Info: 2: + IC(1.810 ns) + CELL(0.970 ns) = 3.930 ns; Loc. = LCFF_X14_Y11_N27; Fanout = 1; REG Node = 'Start:inst42\|inst6'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.780 ns" { 132 Start:inst42|inst6 } "NODE_NAME" } } { "Start.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Start.bdf" { { 296 520 584 376 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.206 ns) 4.567 ns Start:inst42\|inst~42 3 COMB LCCOMB_X14_Y11_N8 1 " "Info: 3: + IC(0.431 ns) + CELL(0.206 ns) = 4.567 ns; Loc. = LCCOMB_X14_Y11_N8; Fanout = 1; COMB Node = 'Start:inst42\|inst~42'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { Start:inst42|inst6 Start:inst42|inst~42 } "NODE_NAME" } } { "Start.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Start.bdf" { { 272 904 968 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.624 ns) 5.564 ns inst8 4 COMB LCCOMB_X14_Y11_N18 6 " "Info: 4: + IC(0.373 ns) + CELL(0.624 ns) = 5.564 ns; Loc. = LCCOMB_X14_Y11_N18; Fanout = 6; COMB Node = 'inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { Start:inst42|inst~42 inst8 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2168 2696 2760 2216 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.970 ns) 7.911 ns mod4add1:inst3\|inst 5 REG LCFF_X7_Y11_N19 14 " "Info: 5: + IC(1.377 ns) + CELL(0.970 ns) = 7.911 ns; Loc. = LCFF_X7_Y11_N19; Fanout = 14; REG Node = 'mod4add1:inst3\|inst'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.347 ns" { inst8 mod4add1:inst3|inst } "NODE_NAME" } } { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 248 376 440 328 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.206 ns) 8.917 ns maincontrol:inst4\|CPPC~96 6 COMB LCCOMB_X8_Y11_N28 1 " "Info: 6: + IC(0.800 ns) + CELL(0.206 ns) = 8.917 ns; Loc. = LCCOMB_X8_Y11_N28; Fanout = 1; COMB Node = 'maincontrol:inst4\|CPPC~96'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { mod4add1:inst3|inst maincontrol:inst4|CPPC~96 } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.398 ns) + CELL(0.624 ns) 10.939 ns maincontrol:inst4\|CPPC 7 COMB LCCOMB_X14_Y11_N0 1 " "Info: 7: + IC(1.398 ns) + CELL(0.624 ns) = 10.939 ns; Loc. = LCCOMB_X14_Y11_N0; Fanout = 1; COMB Node = 'maincontrol:inst4\|CPPC'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.022 ns" { maincontrol:inst4|CPPC~96 maincontrol:inst4|CPPC } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.438 ns) + CELL(0.000 ns) 13.377 ns maincontrol:inst4\|CPPC~clkctrl 8 COMB CLKCTRL_G5 8 " "Info: 8: + IC(2.438 ns) + CELL(0.000 ns) = 13.377 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'maincontrol:inst4\|CPPC~clkctrl'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.438 ns" { maincontrol:inst4|CPPC maincontrol:inst4|CPPC~clkctrl } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.666 ns) 14.947 ns Reg:PC\|inst 9 REG LCFF_X9_Y13_N13 2 " "Info: 9: + IC(0.904 ns) + CELL(0.666 ns) = 14.947 ns; Loc. = LCFF_X9_Y13_N13; Fanout = 2; REG Node = 'Reg:PC\|inst'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { maincontrol:inst4|CPPC~clkctrl Reg:PC|inst } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 64 336 400 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.416 ns ( 36.23 % ) " "Info: Total cell delay = 5.416 ns ( 36.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.531 ns ( 63.77 % ) " "Info: Total interconnect delay = 9.531 ns ( 63.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.947 ns" { 132 Start:inst42|inst6 Start:inst42|inst~42 inst8 mod4add1:inst3|inst maincontrol:inst4|CPPC~96 maincontrol:inst4|CPPC maincontrol:inst4|CPPC~clkctrl Reg:PC|inst } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "14.947 ns" { 132 {} 132~combout {} Start:inst42|inst6 {} Start:inst42|inst~42 {} inst8 {} mod4add1:inst3|inst {} maincontrol:inst4|CPPC~96 {} maincontrol:inst4|CPPC {} maincontrol:inst4|CPPC~clkctrl {} Reg:PC|inst {} } { 0.000ns 0.000ns 1.810ns 0.431ns 0.373ns 1.377ns 0.800ns 1.398ns 2.438ns 0.904ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.624ns 0.970ns 0.206ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 64 336 400 144 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "29.606 ns + Longest register pin " "Info: + Longest register to pin delay is 29.606 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Reg:PC\|inst 1 REG LCFF_X9_Y13_N13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y13_N13; Fanout = 2; REG Node = 'Reg:PC\|inst'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg:PC|inst } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 64 336 400 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.178 ns) + CELL(0.206 ns) 1.384 ns selector:inst16\|inst27 2 COMB LCCOMB_X9_Y11_N2 15 " "Info: 2: + IC(1.178 ns) + CELL(0.206 ns) = 1.384 ns; Loc. = LCCOMB_X9_Y11_N2; Fanout = 15; COMB Node = 'selector:inst16\|inst27'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.384 ns" { Reg:PC|inst selector:inst16|inst27 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/selector.bdf" { { 144 672 736 192 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.539 ns) 2.305 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[36\]~388 3 COMB LCCOMB_X9_Y11_N28 10 " "Info: 3: + IC(0.382 ns) + CELL(0.539 ns) = 2.305 ns; Loc. = LCCOMB_X9_Y11_N28; Fanout = 10; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[36\]~388'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.921 ns" { selector:inst16|inst27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.206 ns) 2.894 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[0\]~389 4 COMB LCCOMB_X9_Y11_N6 4 " "Info: 4: + IC(0.383 ns) + CELL(0.206 ns) = 2.894 ns; Loc. = LCCOMB_X9_Y11_N6; Fanout = 4; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[0\]~389'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.589 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.206 ns) 3.484 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[0\]~460 5 COMB LCCOMB_X9_Y11_N8 2 " "Info: 5: + IC(0.384 ns) + CELL(0.206 ns) = 3.484 ns; Loc. = LCCOMB_X9_Y11_N8; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[0\]~460'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.590 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.370 ns) 4.236 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[9\]~390 6 COMB LCCOMB_X9_Y11_N4 2 " "Info: 6: + IC(0.382 ns) + CELL(0.370 ns) = 4.236 ns; Loc. = LCCOMB_X9_Y11_N4; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[9\]~390'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.752 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.370 ns) 4.995 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[8\]~462 7 COMB LCCOMB_X9_Y11_N30 3 " "Info: 7: + IC(0.389 ns) + CELL(0.370 ns) = 4.995 ns; Loc. = LCCOMB_X9_Y11_N30; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[8\]~462'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.759 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.596 ns) 5.965 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[1\]~11 8 COMB LCCOMB_X9_Y11_N12 2 " "Info: 8: + IC(0.374 ns) + CELL(0.596 ns) = 5.965 ns; Loc. = LCCOMB_X9_Y11_N12; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[1\]~11'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.970 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 6.155 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[2\]~13 9 COMB LCCOMB_X9_Y11_N14 1 " "Info: 9: + IC(0.000 ns) + CELL(0.190 ns) = 6.155 ns; Loc. = LCCOMB_X9_Y11_N14; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[2\]~13'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 6.661 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[3\]~14 10 COMB LCCOMB_X9_Y11_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.506 ns) = 6.661 ns; Loc. = LCCOMB_X9_Y11_N16; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[3\]~14'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.319 ns) 7.363 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[18\] 11 COMB LCCOMB_X9_Y11_N0 3 " "Info: 11: + IC(0.383 ns) + CELL(0.319 ns) = 7.363 ns; Loc. = LCCOMB_X9_Y11_N0; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[18\]'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.702 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.206 ns) 7.960 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[17\]~464 12 COMB LCCOMB_X9_Y11_N20 3 " "Info: 12: + IC(0.391 ns) + CELL(0.206 ns) = 7.960 ns; Loc. = LCCOMB_X9_Y11_N20; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[17\]~464'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.621 ns) 9.708 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[2\]~15 13 COMB LCCOMB_X10_Y10_N24 2 " "Info: 13: + IC(1.127 ns) + CELL(0.621 ns) = 9.708 ns; Loc. = LCCOMB_X10_Y10_N24; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[2\]~15'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.748 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.794 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[3\]~17 14 COMB LCCOMB_X10_Y10_N26 1 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 9.794 ns; Loc. = LCCOMB_X10_Y10_N26; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[3\]~17'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 10.300 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[4\]~18 15 COMB LCCOMB_X10_Y10_N28 2 " "Info: 15: + IC(0.000 ns) + CELL(0.506 ns) = 10.300 ns; Loc. = LCCOMB_X10_Y10_N28; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[4\]~18'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 10.882 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[27\] 16 COMB LCCOMB_X10_Y10_N0 4 " "Info: 16: + IC(0.376 ns) + CELL(0.206 ns) = 10.882 ns; Loc. = LCCOMB_X10_Y10_N0; Fanout = 4; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[27\]'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.206 ns) 11.478 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[25\]~469 17 COMB LCCOMB_X10_Y10_N18 3 " "Info: 17: + IC(0.390 ns) + CELL(0.206 ns) = 11.478 ns; Loc. = LCCOMB_X10_Y10_N18; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[25\]~469'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.596 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.596 ns) 12.451 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[2\]~17 18 COMB LCCOMB_X10_Y10_N6 2 " "Info: 18: + IC(0.377 ns) + CELL(0.596 ns) = 12.451 ns; Loc. = LCCOMB_X10_Y10_N6; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[2\]~17'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 12.537 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[3\]~19 19 COMB LCCOMB_X10_Y10_N8 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 12.537 ns; Loc. = LCCOMB_X10_Y10_N8; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[3\]~19'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 12.623 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[4\]~21 20 COMB LCCOMB_X10_Y10_N10 1 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 12.623 ns; Loc. = LCCOMB_X10_Y10_N10; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[4\]~21'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 13.129 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[5\]~22 21 COMB LCCOMB_X10_Y10_N12 6 " "Info: 21: + IC(0.000 ns) + CELL(0.506 ns) = 13.129 ns; Loc. = LCCOMB_X10_Y10_N12; Fanout = 6; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[5\]~22'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.370 ns) 14.223 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[32\]~476 22 COMB LCCOMB_X9_Y10_N22 3 " "Info: 22: + IC(0.724 ns) + CELL(0.370 ns) = 14.223 ns; Loc. = LCCOMB_X9_Y10_N22; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[32\]~476'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.094 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.596 ns) 15.196 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[1\]~17 23 COMB LCCOMB_X9_Y10_N6 2 " "Info: 23: + IC(0.377 ns) + CELL(0.596 ns) = 15.196 ns; Loc. = LCCOMB_X9_Y10_N6; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[1\]~17'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 15.282 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[2\]~19 24 COMB LCCOMB_X9_Y10_N8 2 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 15.282 ns; Loc. = LCCOMB_X9_Y10_N8; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[2\]~19'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 15.368 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[3\]~21 25 COMB LCCOMB_X9_Y10_N10 2 " "Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 15.368 ns; Loc. = LCCOMB_X9_Y10_N10; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[3\]~21'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 15.454 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[4\]~23 26 COMB LCCOMB_X9_Y10_N12 2 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 15.454 ns; Loc. = LCCOMB_X9_Y10_N12; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[4\]~23'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 15.644 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[5\]~25 27 COMB LCCOMB_X9_Y10_N14 1 " "Info: 27: + IC(0.000 ns) + CELL(0.190 ns) = 15.644 ns; Loc. = LCCOMB_X9_Y10_N14; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[5\]~25'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 16.150 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[6\]~26 28 COMB LCCOMB_X9_Y10_N16 2 " "Info: 28: + IC(0.000 ns) + CELL(0.506 ns) = 16.150 ns; Loc. = LCCOMB_X9_Y10_N16; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[6\]~26'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.319 ns) 16.851 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[45\] 29 COMB LCCOMB_X9_Y10_N0 6 " "Info: 29: + IC(0.382 ns) + CELL(0.319 ns) = 16.851 ns; Loc. = LCCOMB_X9_Y10_N0; Fanout = 6; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[45\]'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.701 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.206 ns) 17.450 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[41\]~481 30 COMB LCCOMB_X9_Y10_N30 3 " "Info: 30: + IC(0.393 ns) + CELL(0.206 ns) = 17.450 ns; Loc. = LCCOMB_X9_Y10_N30; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[41\]~481'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.599 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.610 ns) + CELL(0.596 ns) 18.656 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[2\]~21 31 COMB LCCOMB_X8_Y10_N10 2 " "Info: 31: + IC(0.610 ns) + CELL(0.596 ns) = 18.656 ns; Loc. = LCCOMB_X8_Y10_N10; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[2\]~21'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.206 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 18.742 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[3\]~23 32 COMB LCCOMB_X8_Y10_N12 2 " "Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 18.742 ns; Loc. = LCCOMB_X8_Y10_N12; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[3\]~23'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 18.932 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[4\]~25 33 COMB LCCOMB_X8_Y10_N14 2 " "Info: 33: + IC(0.000 ns) + CELL(0.190 ns) = 18.932 ns; Loc. = LCCOMB_X8_Y10_N14; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[4\]~25'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 19.018 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[5\]~27 34 COMB LCCOMB_X8_Y10_N16 2 " "Info: 34: + IC(0.000 ns) + CELL(0.086 ns) = 19.018 ns; Loc. = LCCOMB_X8_Y10_N16; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[5\]~27'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 19.104 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[6\]~29 35 COMB LCCOMB_X8_Y10_N18 1 " "Info: 35: + IC(0.000 ns) + CELL(0.086 ns) = 19.104 ns; Loc. = LCCOMB_X8_Y10_N18; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[6\]~29'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 19.610 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[7\]~30 36 COMB LCCOMB_X8_Y10_N20 8 " "Info: 36: + IC(0.000 ns) + CELL(0.506 ns) = 19.610 ns; Loc. = LCCOMB_X8_Y10_N20; Fanout = 8; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[7\]~30'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.370 ns) 20.380 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[48\]~490 37 COMB LCCOMB_X8_Y10_N28 1 " "Info: 37: + IC(0.400 ns) + CELL(0.370 ns) = 20.380 ns; Loc. = LCCOMB_X8_Y10_N28; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[48\]~490'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.770 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.596 ns) 21.652 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[1\]~21 38 COMB LCCOMB_X7_Y10_N4 1 " "Info: 38: + IC(0.676 ns) + CELL(0.596 ns) = 21.652 ns; Loc. = LCCOMB_X7_Y10_N4; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[1\]~21'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 21.738 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[2\]~23 39 COMB LCCOMB_X7_Y10_N6 1 " "Info: 39: + IC(0.000 ns) + CELL(0.086 ns) = 21.738 ns; Loc. = LCCOMB_X7_Y10_N6; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[2\]~23'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 21.824 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[3\]~25 40 COMB LCCOMB_X7_Y10_N8 1 " "Info: 40: + IC(0.000 ns) + CELL(0.086 ns) = 21.824 ns; Loc. = LCCOMB_X7_Y10_N8; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[3\]~25'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 21.910 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[4\]~27 41 COMB LCCOMB_X7_Y10_N10 1 " "Info: 41: + IC(0.000 ns) + CELL(0.086 ns) = 21.910 ns; Loc. = LCCOMB_X7_Y10_N10; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[4\]~27'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 21.996 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[5\]~29 42 COMB LCCOMB_X7_Y10_N12 1 " "Info: 42: + IC(0.000 ns) + CELL(0.086 ns) = 21.996 ns; Loc. = LCCOMB_X7_Y10_N12; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[5\]~29'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 22.186 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[6\]~31 43 COMB LCCOMB_X7_Y10_N14 1 " "Info: 43: + IC(0.000 ns) + CELL(0.190 ns) = 22.186 ns; Loc. = LCCOMB_X7_Y10_N14; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[6\]~31'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 22.272 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[7\]~33 44 COMB LCCOMB_X7_Y10_N16 1 " "Info: 44: + IC(0.000 ns) + CELL(0.086 ns) = 22.272 ns; Loc. = LCCOMB_X7_Y10_N16; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[7\]~33'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 22.778 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[8\]~34 45 COMB LCCOMB_X7_Y10_N18 1 " "Info: 45: + IC(0.000 ns) + CELL(0.506 ns) = 22.778 ns; Loc. = LCCOMB_X7_Y10_N18; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[8\]~34'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 23.344 ns sel2:inst23\|inst17~39 46 COMB LCCOMB_X7_Y10_N30 1 " "Info: 46: + IC(0.360 ns) + CELL(0.206 ns) = 23.344 ns; Loc. = LCCOMB_X7_Y10_N30; Fanout = 1; COMB Node = 'sel2:inst23\|inst17~39'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 sel2:inst23|inst17~39 } "NODE_NAME" } } { "sel2.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/sel2.bdf" { { 272 1120 1184 320 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 23.916 ns sel2:inst23\|inst17~40 47 COMB LCCOMB_X7_Y10_N0 6 " "Info: 47: + IC(0.366 ns) + CELL(0.206 ns) = 23.916 ns; Loc. = LCCOMB_X7_Y10_N0; Fanout = 6; COMB Node = 'sel2:inst23\|inst17~40'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { sel2:inst23|inst17~39 sel2:inst23|inst17~40 } "NODE_NAME" } } { "sel2.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/sel2.bdf" { { 272 1120 1184 320 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.414 ns) + CELL(3.276 ns) 29.606 ns RAMdata0 48 PIN PIN_192 0 " "Info: 48: + IC(2.414 ns) + CELL(3.276 ns) = 29.606 ns; Loc. = PIN_192; Fanout = 0; PIN Node = 'RAMdata0'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.690 ns" { sel2:inst23|inst17~40 RAMdata0 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 752 3672 3848 768 "RAMdata0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.388 ns ( 55.35 % ) " "Info: Total cell delay = 16.388 ns ( 55.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.218 ns ( 44.65 % ) " "Info: Total interconnect delay = 13.218 ns ( 44.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "29.606 ns" { Reg:PC|inst selector:inst16|inst27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 sel2:inst23|inst17~39 sel2:inst23|inst17~40 RAMdata0 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "29.606 ns" { Reg:PC|inst {} selector:inst16|inst27 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 {} sel2:inst23|inst17~39 {} sel2:inst23|inst17~40 {} RAMdata0 {} } { 0.000ns 1.178ns 0.382ns 0.383ns 0.384ns 0.382ns 0.389ns 0.374ns 0.000ns 0.000ns 0.383ns 0.391ns 1.127ns 0.000ns 0.000ns 0.376ns 0.390ns 0.377ns 0.000ns 0.000ns 0.000ns 0.724ns 0.377ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.382ns 0.393ns 0.610ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.400ns 0.676ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.360ns 0.366ns 2.414ns } { 0.000ns 0.206ns 0.539ns 0.206ns 0.206ns 0.370ns 0.370ns 0.596ns 0.190ns 0.506ns 0.319ns 0.206ns 0.621ns 0.086ns 0.506ns 0.206ns 0.206ns 0.596ns 0.086ns 0.086ns 0.506ns 0.370ns 0.596ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.319ns 0.206ns 0.596ns 0.086ns 0.190ns 0.086ns 0.086ns 0.506ns 0.370ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.506ns 0.206ns 0.206ns 3.276ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.947 ns" { 132 Start:inst42|inst6 Start:inst42|inst~42 inst8 mod4add1:inst3|inst maincontrol:inst4|CPPC~96 maincontrol:inst4|CPPC maincontrol:inst4|CPPC~clkctrl Reg:PC|inst } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "14.947 ns" { 132 {} 132~combout {} Start:inst42|inst6 {} Start:inst42|inst~42 {} inst8 {} mod4add1:inst3|inst {} maincontrol:inst4|CPPC~96 {} maincontrol:inst4|CPPC {} maincontrol:inst4|CPPC~clkctrl {} Reg:PC|inst {} } { 0.000ns 0.000ns 1.810ns 0.431ns 0.373ns 1.377ns 0.800ns 1.398ns 2.438ns 0.904ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.624ns 0.970ns 0.206ns 0.624ns 0.000ns 0.666ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "29.606 ns" { Reg:PC|inst selector:inst16|inst27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 sel2:inst23|inst17~39 sel2:inst23|inst17~40 RAMdata0 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "29.606 ns" { Reg:PC|inst {} selector:inst16|inst27 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~388 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~389 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~460 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 {} sel2:inst23|inst17~39 {} sel2:inst23|inst17~40 {} RAMdata0 {} } { 0.000ns 1.178ns 0.382ns 0.383ns 0.384ns 0.382ns 0.389ns 0.374ns 0.000ns 0.000ns 0.383ns 0.391ns 1.127ns 0.000ns 0.000ns 0.376ns 0.390ns 0.377ns 0.000ns 0.000ns 0.000ns 0.724ns 0.377ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.382ns 0.393ns 0.610ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.400ns 0.676ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.360ns 0.366ns 2.414ns } { 0.000ns 0.206ns 0.539ns 0.206ns 0.206ns 0.370ns 0.370ns 0.596ns 0.190ns 0.506ns 0.319ns 0.206ns 0.621ns 0.086ns 0.506ns 0.206ns 0.206ns 0.596ns 0.086ns 0.086ns 0.506ns 0.370ns 0.596ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.319ns 0.206ns 0.596ns 0.086ns 0.190ns 0.086ns 0.086ns 0.506ns 0.370ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.506ns 0.206ns 0.206ns 3.276ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "RAMdata6 RAMdata0 36.545 ns Longest " "Info: Longest tpd from source pin \"RAMdata6\" to destination pin \"RAMdata0\" is 36.545 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RAMdata6 1 PIN PIN_200 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_200; Fanout = 1; PIN Node = 'RAMdata6'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMdata6 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 656 3672 3848 672 "RAMdata6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns RAMdata6~0 2 COMB IOC_X3_Y19_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = IOC_X3_Y19_N1; Fanout = 1; COMB Node = 'RAMdata6~0'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { RAMdata6 RAMdata6~0 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 656 3672 3848 672 "RAMdata6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.735 ns) + CELL(0.624 ns) 8.353 ns selector:inst15\|inst28 3 COMB LCCOMB_X8_Y13_N4 7 " "Info: 3: + IC(6.735 ns) + CELL(0.624 ns) = 8.353 ns; Loc. = LCCOMB_X8_Y13_N4; Fanout = 7; COMB Node = 'selector:inst15\|inst28'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.359 ns" { RAMdata6~0 selector:inst15|inst28 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/selector.bdf" { { 240 672 736 288 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.136 ns) + CELL(0.319 ns) 9.808 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_mkc:add_sub_1\|_~1 4 COMB LCCOMB_X8_Y11_N0 2 " "Info: 4: + IC(1.136 ns) + CELL(0.319 ns) = 9.808 ns; Loc. = LCCOMB_X8_Y11_N0; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_mkc:add_sub_1\|_~1'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.455 ns" { selector:inst15|inst28 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_mkc:add_sub_1|_~1 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.716 ns) + CELL(0.651 ns) 11.175 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[9\]~390 5 COMB LCCOMB_X9_Y11_N4 2 " "Info: 5: + IC(0.716 ns) + CELL(0.651 ns) = 11.175 ns; Loc. = LCCOMB_X9_Y11_N4; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[9\]~390'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.367 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_mkc:add_sub_1|_~1 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.370 ns) 11.934 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[8\]~462 6 COMB LCCOMB_X9_Y11_N30 3 " "Info: 6: + IC(0.389 ns) + CELL(0.370 ns) = 11.934 ns; Loc. = LCCOMB_X9_Y11_N30; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[8\]~462'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.759 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.596 ns) 12.904 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[1\]~11 7 COMB LCCOMB_X9_Y11_N12 2 " "Info: 7: + IC(0.374 ns) + CELL(0.596 ns) = 12.904 ns; Loc. = LCCOMB_X9_Y11_N12; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[1\]~11'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.970 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 13.094 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[2\]~13 8 COMB LCCOMB_X9_Y11_N14 1 " "Info: 8: + IC(0.000 ns) + CELL(0.190 ns) = 13.094 ns; Loc. = LCCOMB_X9_Y11_N14; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[2\]~13'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 13.600 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[3\]~14 9 COMB LCCOMB_X9_Y11_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.506 ns) = 13.600 ns; Loc. = LCCOMB_X9_Y11_N16; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_2_result_int\[3\]~14'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 36 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.319 ns) 14.302 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[18\] 10 COMB LCCOMB_X9_Y11_N0 3 " "Info: 10: + IC(0.383 ns) + CELL(0.319 ns) = 14.302 ns; Loc. = LCCOMB_X9_Y11_N0; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[18\]'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.702 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.206 ns) 14.899 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[17\]~464 11 COMB LCCOMB_X9_Y11_N20 3 " "Info: 11: + IC(0.391 ns) + CELL(0.206 ns) = 14.899 ns; Loc. = LCCOMB_X9_Y11_N20; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[17\]~464'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.621 ns) 16.647 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[2\]~15 12 COMB LCCOMB_X10_Y10_N24 2 " "Info: 12: + IC(1.127 ns) + CELL(0.621 ns) = 16.647 ns; Loc. = LCCOMB_X10_Y10_N24; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[2\]~15'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.748 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 16.733 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[3\]~17 13 COMB LCCOMB_X10_Y10_N26 1 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 16.733 ns; Loc. = LCCOMB_X10_Y10_N26; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[3\]~17'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 17.239 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[4\]~18 14 COMB LCCOMB_X10_Y10_N28 2 " "Info: 14: + IC(0.000 ns) + CELL(0.506 ns) = 17.239 ns; Loc. = LCCOMB_X10_Y10_N28; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_3_result_int\[4\]~18'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 17.821 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[27\] 15 COMB LCCOMB_X10_Y10_N0 4 " "Info: 15: + IC(0.376 ns) + CELL(0.206 ns) = 17.821 ns; Loc. = LCCOMB_X10_Y10_N0; Fanout = 4; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[27\]'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.206 ns) 18.417 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[25\]~469 16 COMB LCCOMB_X10_Y10_N18 3 " "Info: 16: + IC(0.390 ns) + CELL(0.206 ns) = 18.417 ns; Loc. = LCCOMB_X10_Y10_N18; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[25\]~469'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.596 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.596 ns) 19.390 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[2\]~17 17 COMB LCCOMB_X10_Y10_N6 2 " "Info: 17: + IC(0.377 ns) + CELL(0.596 ns) = 19.390 ns; Loc. = LCCOMB_X10_Y10_N6; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[2\]~17'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 19.476 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[3\]~19 18 COMB LCCOMB_X10_Y10_N8 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 19.476 ns; Loc. = LCCOMB_X10_Y10_N8; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[3\]~19'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 19.562 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[4\]~21 19 COMB LCCOMB_X10_Y10_N10 1 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 19.562 ns; Loc. = LCCOMB_X10_Y10_N10; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[4\]~21'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 20.068 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[5\]~22 20 COMB LCCOMB_X10_Y10_N12 6 " "Info: 20: + IC(0.000 ns) + CELL(0.506 ns) = 20.068 ns; Loc. = LCCOMB_X10_Y10_N12; Fanout = 6; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_4_result_int\[5\]~22'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.370 ns) 21.162 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[32\]~476 21 COMB LCCOMB_X9_Y10_N22 3 " "Info: 21: + IC(0.724 ns) + CELL(0.370 ns) = 21.162 ns; Loc. = LCCOMB_X9_Y10_N22; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[32\]~476'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.094 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.596 ns) 22.135 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[1\]~17 22 COMB LCCOMB_X9_Y10_N6 2 " "Info: 22: + IC(0.377 ns) + CELL(0.596 ns) = 22.135 ns; Loc. = LCCOMB_X9_Y10_N6; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[1\]~17'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 22.221 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[2\]~19 23 COMB LCCOMB_X9_Y10_N8 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 22.221 ns; Loc. = LCCOMB_X9_Y10_N8; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[2\]~19'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 22.307 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[3\]~21 24 COMB LCCOMB_X9_Y10_N10 2 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 22.307 ns; Loc. = LCCOMB_X9_Y10_N10; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[3\]~21'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 22.393 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[4\]~23 25 COMB LCCOMB_X9_Y10_N12 2 " "Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 22.393 ns; Loc. = LCCOMB_X9_Y10_N12; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[4\]~23'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 22.583 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[5\]~25 26 COMB LCCOMB_X9_Y10_N14 1 " "Info: 26: + IC(0.000 ns) + CELL(0.190 ns) = 22.583 ns; Loc. = LCCOMB_X9_Y10_N14; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[5\]~25'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 23.089 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[6\]~26 27 COMB LCCOMB_X9_Y10_N16 2 " "Info: 27: + IC(0.000 ns) + CELL(0.506 ns) = 23.089 ns; Loc. = LCCOMB_X9_Y10_N16; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_5_result_int\[6\]~26'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.319 ns) 23.790 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[45\] 28 COMB LCCOMB_X9_Y10_N0 6 " "Info: 28: + IC(0.382 ns) + CELL(0.319 ns) = 23.790 ns; Loc. = LCCOMB_X9_Y10_N0; Fanout = 6; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[45\]'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.701 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.206 ns) 24.389 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[41\]~481 29 COMB LCCOMB_X9_Y10_N30 3 " "Info: 29: + IC(0.393 ns) + CELL(0.206 ns) = 24.389 ns; Loc. = LCCOMB_X9_Y10_N30; Fanout = 3; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[41\]~481'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.599 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.610 ns) + CELL(0.596 ns) 25.595 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[2\]~21 30 COMB LCCOMB_X8_Y10_N10 2 " "Info: 30: + IC(0.610 ns) + CELL(0.596 ns) = 25.595 ns; Loc. = LCCOMB_X8_Y10_N10; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[2\]~21'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.206 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 25.681 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[3\]~23 31 COMB LCCOMB_X8_Y10_N12 2 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 25.681 ns; Loc. = LCCOMB_X8_Y10_N12; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[3\]~23'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 25.871 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[4\]~25 32 COMB LCCOMB_X8_Y10_N14 2 " "Info: 32: + IC(0.000 ns) + CELL(0.190 ns) = 25.871 ns; Loc. = LCCOMB_X8_Y10_N14; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[4\]~25'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 25.957 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[5\]~27 33 COMB LCCOMB_X8_Y10_N16 2 " "Info: 33: + IC(0.000 ns) + CELL(0.086 ns) = 25.957 ns; Loc. = LCCOMB_X8_Y10_N16; Fanout = 2; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[5\]~27'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 26.043 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[6\]~29 34 COMB LCCOMB_X8_Y10_N18 1 " "Info: 34: + IC(0.000 ns) + CELL(0.086 ns) = 26.043 ns; Loc. = LCCOMB_X8_Y10_N18; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[6\]~29'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 26.549 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[7\]~30 35 COMB LCCOMB_X8_Y10_N20 8 " "Info: 35: + IC(0.000 ns) + CELL(0.506 ns) = 26.549 ns; Loc. = LCCOMB_X8_Y10_N20; Fanout = 8; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[7\]~30'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.370 ns) 27.319 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[48\]~490 36 COMB LCCOMB_X8_Y10_N28 1 " "Info: 36: + IC(0.400 ns) + CELL(0.370 ns) = 27.319 ns; Loc. = LCCOMB_X8_Y10_N28; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|StageOut\[48\]~490'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.770 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 78 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.596 ns) 28.591 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[1\]~21 37 COMB LCCOMB_X7_Y10_N4 1 " "Info: 37: + IC(0.676 ns) + CELL(0.596 ns) = 28.591 ns; Loc. = LCCOMB_X7_Y10_N4; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[1\]~21'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 28.677 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[2\]~23 38 COMB LCCOMB_X7_Y10_N6 1 " "Info: 38: + IC(0.000 ns) + CELL(0.086 ns) = 28.677 ns; Loc. = LCCOMB_X7_Y10_N6; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[2\]~23'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 28.763 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[3\]~25 39 COMB LCCOMB_X7_Y10_N8 1 " "Info: 39: + IC(0.000 ns) + CELL(0.086 ns) = 28.763 ns; Loc. = LCCOMB_X7_Y10_N8; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[3\]~25'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 28.849 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[4\]~27 40 COMB LCCOMB_X7_Y10_N10 1 " "Info: 40: + IC(0.000 ns) + CELL(0.086 ns) = 28.849 ns; Loc. = LCCOMB_X7_Y10_N10; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[4\]~27'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 28.935 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[5\]~29 41 COMB LCCOMB_X7_Y10_N12 1 " "Info: 41: + IC(0.000 ns) + CELL(0.086 ns) = 28.935 ns; Loc. = LCCOMB_X7_Y10_N12; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[5\]~29'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 29.125 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[6\]~31 42 COMB LCCOMB_X7_Y10_N14 1 " "Info: 42: + IC(0.000 ns) + CELL(0.190 ns) = 29.125 ns; Loc. = LCCOMB_X7_Y10_N14; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[6\]~31'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 29.211 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[7\]~33 43 COMB LCCOMB_X7_Y10_N16 1 " "Info: 43: + IC(0.000 ns) + CELL(0.086 ns) = 29.211 ns; Loc. = LCCOMB_X7_Y10_N16; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[7\]~33'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 29.717 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[8\]~34 44 COMB LCCOMB_X7_Y10_N18 1 " "Info: 44: + IC(0.000 ns) + CELL(0.506 ns) = 29.717 ns; Loc. = LCCOMB_X7_Y10_N18; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[8\]~34'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 30.283 ns sel2:inst23\|inst17~39 45 COMB LCCOMB_X7_Y10_N30 1 " "Info: 45: + IC(0.360 ns) + CELL(0.206 ns) = 30.283 ns; Loc. = LCCOMB_X7_Y10_N30; Fanout = 1; COMB Node = 'sel2:inst23\|inst17~39'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 sel2:inst23|inst17~39 } "NODE_NAME" } } { "sel2.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/sel2.bdf" { { 272 1120 1184 320 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 30.855 ns sel2:inst23\|inst17~40 46 COMB LCCOMB_X7_Y10_N0 6 " "Info: 46: + IC(0.366 ns) + CELL(0.206 ns) = 30.855 ns; Loc. = LCCOMB_X7_Y10_N0; Fanout = 6; COMB Node = 'sel2:inst23\|inst17~40'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { sel2:inst23|inst17~39 sel2:inst23|inst17~40 } "NODE_NAME" } } { "sel2.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/sel2.bdf" { { 272 1120 1184 320 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.414 ns) + CELL(3.276 ns) 36.545 ns RAMdata0 47 PIN PIN_192 0 " "Info: 47: + IC(2.414 ns) + CELL(3.276 ns) = 36.545 ns; Loc. = PIN_192; Fanout = 0; PIN Node = 'RAMdata0'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.690 ns" { sel2:inst23|inst17~40 RAMdata0 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 752 3672 3848 768 "RAMdata0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "17.449 ns ( 47.75 % ) " "Info: Total cell delay = 17.449 ns ( 47.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "19.096 ns ( 52.25 % ) " "Info: Total interconnect delay = 19.096 ns ( 52.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "36.545 ns" { RAMdata6 RAMdata6~0 selector:inst15|inst28 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_mkc:add_sub_1|_~1 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 sel2:inst23|inst17~39 sel2:inst23|inst17~40 RAMdata0 } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "36.545 ns" { RAMdata6 {} RAMdata6~0 {} selector:inst15|inst28 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_mkc:add_sub_1|_~1 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~390 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~462 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~464 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~469 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~476 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45] {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~481 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~490 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34 {} sel2:inst23|inst17~39 {} sel2:inst23|inst17~40 {} RAMdata0 {} } { 0.000ns 0.000ns 6.735ns 1.136ns 0.716ns 0.389ns 0.374ns 0.000ns 0.000ns 0.383ns 0.391ns 1.127ns 0.000ns 0.000ns 0.376ns 0.390ns 0.377ns 0.000ns 0.000ns 0.000ns 0.724ns 0.377ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.382ns 0.393ns 0.610ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.400ns 0.676ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.360ns 0.366ns 2.414ns } { 0.000ns 0.994ns 0.624ns 0.319ns 0.651ns 0.370ns 0.596ns 0.190ns 0.506ns 0.319ns 0.206ns 0.621ns 0.086ns 0.506ns 0.206ns 0.206ns 0.596ns 0.086ns 0.086ns 0.506ns 0.370ns 0.596ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.319ns 0.206ns 0.596ns 0.086ns 0.190ns 0.086ns 0.086ns 0.506ns 0.370ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.506ns 0.206ns 0.206ns 3.276ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "Reg:MAR\|inst RAMdata7 132 5.138 ns register " "Info: th for register \"Reg:MAR\|inst\" (data pin = \"RAMdata7\", clock pin = \"132\") is 5.138 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "132 destination 16.800 ns + Longest register " "Info: + Longest clock path from clock \"132\" to destination register is 16.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns 132 1 CLK PIN_132 2 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 2; CLK Node = '132'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 132 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2584 2640 2656 2752 "132" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.810 ns) + CELL(0.970 ns) 3.930 ns Start:inst42\|inst6 2 REG LCFF_X14_Y11_N27 1 " "Info: 2: + IC(1.810 ns) + CELL(0.970 ns) = 3.930 ns; Loc. = LCFF_X14_Y11_N27; Fanout = 1; REG Node = 'Start:inst42\|inst6'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.780 ns" { 132 Start:inst42|inst6 } "NODE_NAME" } } { "Start.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Start.bdf" { { 296 520 584 376 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.206 ns) 4.567 ns Start:inst42\|inst~42 3 COMB LCCOMB_X14_Y11_N8 1 " "Info: 3: + IC(0.431 ns) + CELL(0.206 ns) = 4.567 ns; Loc. = LCCOMB_X14_Y11_N8; Fanout = 1; COMB Node = 'Start:inst42\|inst~42'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { Start:inst42|inst6 Start:inst42|inst~42 } "NODE_NAME" } } { "Start.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Start.bdf" { { 272 904 968 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.624 ns) 5.564 ns inst8 4 COMB LCCOMB_X14_Y11_N18 6 " "Info: 4: + IC(0.373 ns) + CELL(0.624 ns) = 5.564 ns; Loc. = LCCOMB_X14_Y11_N18; Fanout = 6; COMB Node = 'inst8'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { Start:inst42|inst~42 inst8 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2168 2696 2760 2216 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.970 ns) 7.911 ns mod4add1:inst3\|inst 5 REG LCFF_X7_Y11_N19 14 " "Info: 5: + IC(1.377 ns) + CELL(0.970 ns) = 7.911 ns; Loc. = LCFF_X7_Y11_N19; Fanout = 14; REG Node = 'mod4add1:inst3\|inst'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.347 ns" { inst8 mod4add1:inst3|inst } "NODE_NAME" } } { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { { 248 376 440 328 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.206 ns) 8.917 ns Timing:inst2\|decoder24:inst\|inst1~34 6 COMB LCCOMB_X8_Y11_N26 6 " "Info: 6: + IC(0.800 ns) + CELL(0.206 ns) = 8.917 ns; Loc. = LCCOMB_X8_Y11_N26; Fanout = 6; COMB Node = 'Timing:inst2\|decoder24:inst\|inst1~34'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { mod4add1:inst3|inst Timing:inst2|decoder24:inst|inst1~34 } "NODE_NAME" } } { "decoder24.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/decoder24.bdf" { { 296 776 840 344 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.624 ns) 10.918 ns maincontrol:inst4\|CPMAR~106 7 COMB LCCOMB_X8_Y11_N2 1 " "Info: 7: + IC(1.377 ns) + CELL(0.624 ns) = 10.918 ns; Loc. = LCCOMB_X8_Y11_N2; Fanout = 1; COMB Node = 'maincontrol:inst4\|CPMAR~106'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.001 ns" { Timing:inst2|decoder24:inst|inst1~34 maincontrol:inst4|CPMAR~106 } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.402 ns) + CELL(0.624 ns) 12.944 ns maincontrol:inst4\|CPMAR~107 8 COMB LCCOMB_X14_Y11_N6 1 " "Info: 8: + IC(1.402 ns) + CELL(0.624 ns) = 12.944 ns; Loc. = LCCOMB_X14_Y11_N6; Fanout = 1; COMB Node = 'maincontrol:inst4\|CPMAR~107'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.026 ns" { maincontrol:inst4|CPMAR~106 maincontrol:inst4|CPMAR~107 } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.206 ns) 13.507 ns maincontrol:inst4\|CPMAR 9 COMB LCCOMB_X14_Y11_N16 1 " "Info: 9: + IC(0.357 ns) + CELL(0.206 ns) = 13.507 ns; Loc. = LCCOMB_X14_Y11_N16; Fanout = 1; COMB Node = 'maincontrol:inst4\|CPMAR'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.563 ns" { maincontrol:inst4|CPMAR~107 maincontrol:inst4|CPMAR } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.731 ns) + CELL(0.000 ns) 15.238 ns maincontrol:inst4\|CPMAR~clkctrl 10 COMB CLKCTRL_G1 8 " "Info: 10: + IC(1.731 ns) + CELL(0.000 ns) = 15.238 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'maincontrol:inst4\|CPMAR~clkctrl'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.731 ns" { maincontrol:inst4|CPMAR maincontrol:inst4|CPMAR~clkctrl } "NODE_NAME" } } { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.896 ns) + CELL(0.666 ns) 16.800 ns Reg:MAR\|inst 11 REG LCFF_X9_Y12_N1 2 " "Info: 11: + IC(0.896 ns) + CELL(0.666 ns) = 16.800 ns; Loc. = LCFF_X9_Y12_N1; Fanout = 2; REG Node = 'Reg:MAR\|inst'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { maincontrol:inst4|CPMAR~clkctrl Reg:MAR|inst } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 64 336 400 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.246 ns ( 37.18 % ) " "Info: Total cell delay = 6.246 ns ( 37.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.554 ns ( 62.82 % ) " "Info: Total interconnect delay = 10.554 ns ( 62.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.800 ns" { 132 Start:inst42|inst6 Start:inst42|inst~42 inst8 mod4add1:inst3|inst Timing:inst2|decoder24:inst|inst1~34 maincontrol:inst4|CPMAR~106 maincontrol:inst4|CPMAR~107 maincontrol:inst4|CPMAR maincontrol:inst4|CPMAR~clkctrl Reg:MAR|inst } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "16.800 ns" { 132 {} 132~combout {} Start:inst42|inst6 {} Start:inst42|inst~42 {} inst8 {} mod4add1:inst3|inst {} Timing:inst2|decoder24:inst|inst1~34 {} maincontrol:inst4|CPMAR~106 {} maincontrol:inst4|CPMAR~107 {} maincontrol:inst4|CPMAR {} maincontrol:inst4|CPMAR~clkctrl {} Reg:MAR|inst {} } { 0.000ns 0.000ns 1.810ns 0.431ns 0.373ns 1.377ns 0.800ns 1.377ns 1.402ns 0.357ns 1.731ns 0.896ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.624ns 0.970ns 0.206ns 0.624ns 0.624ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 64 336 400 144 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.968 ns - Shortest pin register " "Info: - Shortest pin to register delay is 11.968 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RAMdata7 1 PIN PIN_201 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_201; Fanout = 1; PIN Node = 'RAMdata7'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMdata7 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 640 3672 3848 656 "RAMdata7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns RAMdata7~0 2 COMB IOC_X3_Y19_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = IOC_X3_Y19_N2; Fanout = 1; COMB Node = 'RAMdata7~0'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { RAMdata7 RAMdata7~0 } "NODE_NAME" } } { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 640 3672 3848 656 "RAMdata7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.678 ns) + CELL(0.650 ns) 8.322 ns selector:inst15\|inst27 3 COMB LCCOMB_X8_Y13_N8 6 " "Info: 3: + IC(6.678 ns) + CELL(0.650 ns) = 8.322 ns; Loc. = LCCOMB_X8_Y13_N8; Fanout = 6; COMB Node = 'selector:inst15\|inst27'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.328 ns" { RAMdata7~0 selector:inst15|inst27 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/selector.bdf" { { 144 672 736 192 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.506 ns) + CELL(0.370 ns) 10.198 ns ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[0\] 4 COMB LCCOMB_X12_Y12_N20 1 " "Info: 4: + IC(1.506 ns) + CELL(0.370 ns) = 10.198 ns; Loc. = LCCOMB_X12_Y12_N20; Fanout = 1; COMB Node = 'ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|selnose\[0\]'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { selector:inst15|inst27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0] } "NODE_NAME" } } { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 75 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.589 ns) 11.860 ns sel2:inst23\|inst24~96 5 COMB LCCOMB_X9_Y12_N0 6 " "Info: 5: + IC(1.073 ns) + CELL(0.589 ns) = 11.860 ns; Loc. = LCCOMB_X9_Y12_N0; Fanout = 6; COMB Node = 'sel2:inst23\|inst24~96'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0] sel2:inst23|inst24~96 } "NODE_NAME" } } { "sel2.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/sel2.bdf" { { 608 1120 1184 656 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 11.968 ns Reg:MAR\|inst 6 REG LCFF_X9_Y12_N1 2 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 11.968 ns; Loc. = LCFF_X9_Y12_N1; Fanout = 2; REG Node = 'Reg:MAR\|inst'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sel2:inst23|inst24~96 Reg:MAR|inst } "NODE_NAME" } } { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { { 64 336 400 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.711 ns ( 22.65 % ) " "Info: Total cell delay = 2.711 ns ( 22.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.257 ns ( 77.35 % ) " "Info: Total interconnect delay = 9.257 ns ( 77.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.968 ns" { RAMdata7 RAMdata7~0 selector:inst15|inst27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0] sel2:inst23|inst24~96 Reg:MAR|inst } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "11.968 ns" { RAMdata7 {} RAMdata7~0 {} selector:inst15|inst27 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0] {} sel2:inst23|inst24~96 {} Reg:MAR|inst {} } { 0.000ns 0.000ns 6.678ns 1.506ns 1.073ns 0.000ns } { 0.000ns 0.994ns 0.650ns 0.370ns 0.589ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.800 ns" { 132 Start:inst42|inst6 Start:inst42|inst~42 inst8 mod4add1:inst3|inst Timing:inst2|decoder24:inst|inst1~34 maincontrol:inst4|CPMAR~106 maincontrol:inst4|CPMAR~107 maincontrol:inst4|CPMAR maincontrol:inst4|CPMAR~clkctrl Reg:MAR|inst } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "16.800 ns" { 132 {} 132~combout {} Start:inst42|inst6 {} Start:inst42|inst~42 {} inst8 {} mod4add1:inst3|inst {} Timing:inst2|decoder24:inst|inst1~34 {} maincontrol:inst4|CPMAR~106 {} maincontrol:inst4|CPMAR~107 {} maincontrol:inst4|CPMAR {} maincontrol:inst4|CPMAR~clkctrl {} Reg:MAR|inst {} } { 0.000ns 0.000ns 1.810ns 0.431ns 0.373ns 1.377ns 0.800ns 1.377ns 1.402ns 0.357ns 1.731ns 0.896ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.624ns 0.970ns 0.206ns 0.624ns 0.624ns 0.206ns 0.000ns 0.666ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.968 ns" { RAMdata7 RAMdata7~0 selector:inst15|inst27 ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0] sel2:inst23|inst24~96 Reg:MAR|inst } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "11.968 ns" { RAMdata7 {} RAMdata7~0 {} selector:inst15|inst27 {} ALU:inst|lpm_divide1:inst2|lpm_divide:lpm_divide_component|lpm_divide_krp:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0] {} sel2:inst23|inst24~96 {} Reg:MAR|inst {} } { 0.000ns 0.000ns 6.678ns 1.506ns 1.073ns 0.000ns } { 0.000ns 0.994ns 0.650ns 0.370ns 0.589ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "236 " "Info: Peak virtual memory: 236 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 02 10:59:32 2017 " "Info: Processing ended: Sat Dec 02 10:59:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
