$date
	Sun Nov 11 15:10:14 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module nibbler_testbench $end
$var wire 4 ! salida_acumulador [3:0] $end
$var wire 1 " reloj $end
$var wire 8 # prog [7:0] $end
$var wire 1 $ notZero $end
$var wire 1 % notCarry $end
$var wire 1 & fase $end
$var wire 12 ' direccion [11:0] $end
$var reg 1 ( clk $end
$var reg 1 ) reset $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
bx '
x&
x%
x$
bx #
0"
bx !
$end
#1
1$
1%
b0 !
b10100001 #
0&
b0 '
1)
#2
0)
#5
b1 !
bx #
1&
b1 '
1"
1(
#10
0"
0(
#15
0&
1"
1(
#20
0"
0(
#25
1&
b10 '
1"
1(
#30
0"
0(
#35
0&
b11 '
1"
1(
#40
0"
0(
#45
1&
b100 '
1"
1(
#50
0"
0(
#55
0&
b101 '
1"
1(
#60
0"
0(
#65
1&
b110 '
1"
1(
#70
0"
0(
#75
0&
b111 '
1"
1(
#80
0"
0(
#85
1&
b1000 '
1"
1(
#90
0"
0(
#95
0&
b1001 '
1"
1(
#100
0"
0(
#105
1&
b1010 '
1"
1(
#110
0"
0(
#115
0&
b1011 '
1"
1(
#120
0"
0(
#125
1&
b1100 '
1"
1(
#130
0"
0(
#135
0&
b1101 '
1"
1(
#140
0"
0(
#145
1&
b1110 '
1"
1(
#150
0"
0(
#155
0&
b1111 '
1"
1(
#160
0"
0(
#165
1&
b10000 '
1"
1(
#170
0"
0(
#175
0&
b10001 '
1"
1(
#180
0"
0(
#185
1&
b10010 '
1"
1(
#190
0"
0(
#195
0&
b10011 '
1"
1(
#200
0"
0(
#205
1&
b10100 '
1"
1(
#210
0"
0(
#215
0&
b10101 '
1"
1(
#220
0"
0(
#225
1&
b10110 '
1"
1(
#230
0"
0(
#235
0&
b10111 '
1"
1(
#240
0"
0(
#245
1&
b11000 '
1"
1(
#250
0"
0(
#255
0&
b11001 '
1"
1(
#260
0"
0(
#265
1&
b11010 '
1"
1(
#270
0"
0(
#275
0&
b11011 '
1"
1(
#280
0"
0(
#285
1&
b11100 '
1"
1(
#290
0"
0(
#295
0&
b11101 '
1"
1(
#300
0"
0(
#305
1&
b11110 '
1"
1(
#310
0"
0(
#315
0&
b11111 '
1"
1(
#320
0"
0(
#325
1&
b100000 '
1"
1(
#330
0"
0(
#335
0&
b100001 '
1"
1(
#340
0"
0(
#345
1&
b100010 '
1"
1(
#350
0"
0(
#355
0&
b100011 '
1"
1(
#360
0"
0(
#365
1&
b100100 '
1"
1(
#370
0"
0(
#375
0&
b100101 '
1"
1(
#380
0"
0(
#385
1&
b100110 '
1"
1(
#390
0"
0(
#395
0&
b100111 '
1"
1(
#400
0"
0(
