verilog xil_defaultlib --include "../../../../Fiq.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Fiq.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../Fiq.srcs/sources_1/bd/design_1/ipshared/cfaa/hdl" --include "../../../../Fiq.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog" --include "../../../../Fiq.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog" --include "../../../../Fiq.srcs/sources_1/bd/design_1/ipshared/4962/hdl/verilog" --include "../../../../Fiq.srcs/sources_1/bd/design_1/ipshared/bb93/hdl" \
"../../../bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/design_1/ip/design_1_vio_0_0/sim/design_1_vio_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
