Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Dec 15 01:50:21 2016
| Host         : Georges-T460p running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file IMU_top_timing_summary_routed.rpt -rpx IMU_top_timing_summary_routed.rpx
| Design       : IMU_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: current_state_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: current_state_reg[1]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 3300 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.181     -371.370                    193                 3729        0.029        0.000                      0                 3729        3.000        0.000                       0                  3308  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clock                   {0.000 5.000}        10.000          100.000         
  clk_100M_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
  clk_10M_clk_wiz_0_1   {0.000 55.556}       111.111         9.000           
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
fpga_clk                {0.000 5.000}        10.000          100.000         
  clk_100M_clk_wiz_0    {0.000 5.000}        10.000          100.000         
  clk_10M_clk_wiz_0     {0.000 55.556}       111.111         9.000           
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_100M_clk_wiz_0_1        1.543        0.000                      0                 3245        0.106        0.000                      0                 3245        4.020        0.000                       0                  3167  
  clk_10M_clk_wiz_0_1        51.096        0.000                      0                  292        0.165        0.000                      0                  292       55.056        0.000                       0                   137  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  
fpga_clk                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_100M_clk_wiz_0          1.542        0.000                      0                 3245        0.106        0.000                      0                 3245        4.020        0.000                       0                  3167  
  clk_10M_clk_wiz_0          51.092        0.000                      0                  292        0.165        0.000                      0                  292       55.056        0.000                       0                   137  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_10M_clk_wiz_0_1   clk_100M_clk_wiz_0_1       -2.177     -370.547                    193                  193        0.092        0.000                      0                  193  
clk_100M_clk_wiz_0    clk_100M_clk_wiz_0_1        1.542        0.000                      0                 3245        0.029        0.000                      0                 3245  
clk_10M_clk_wiz_0     clk_100M_clk_wiz_0_1       -2.181     -371.370                    193                  193        0.088        0.000                      0                  193  
clk_10M_clk_wiz_0     clk_10M_clk_wiz_0_1        51.092        0.000                      0                  292        0.048        0.000                      0                  292  
clk_100M_clk_wiz_0_1  clk_100M_clk_wiz_0          1.542        0.000                      0                 3245        0.029        0.000                      0                 3245  
clk_10M_clk_wiz_0_1   clk_100M_clk_wiz_0         -2.177     -370.547                    193                  193        0.092        0.000                      0                  193  
clk_10M_clk_wiz_0     clk_100M_clk_wiz_0         -2.181     -371.370                    193                  193        0.088        0.000                      0                  193  
clk_10M_clk_wiz_0_1   clk_10M_clk_wiz_0          51.092        0.000                      0                  292        0.048        0.000                      0                  292  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpga_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0_1
  To Clock:  clk_100M_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.543ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.543ns  (required time - arrival time)
  Source:                 reverseBitOrder_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            currentData_state_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0_1 fall@5.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.353ns  (logic 1.199ns (35.757%)  route 2.154ns (64.243%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 3.505 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.754    -0.858    clk_100M
    SLICE_X15Y4          FDRE                                         r  reverseBitOrder_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDRE (Prop_fdre_C_Q)         0.419    -0.439 f  reverseBitOrder_count_reg[1]/Q
                         net (fo=5, routed)           0.882     0.443    reverseBitOrder_count[1]
    SLICE_X15Y4          LUT5 (Prop_lut5_I3_O)        0.329     0.772 r  currentData_state[0]_i_6/O
                         net (fo=1, routed)           0.323     1.095    currentData_state[0]_i_6_n_0
    SLICE_X16Y4          LUT6 (Prop_lut6_I5_O)        0.327     1.422 r  currentData_state[0]_i_3/O
                         net (fo=1, routed)           0.949     2.372    currentData_state[0]_i_3_n_0
    SLICE_X17Y1          LUT6 (Prop_lut6_I2_O)        0.124     2.496 r  currentData_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.496    currentData_state[0]_i_1_n_0
    SLICE_X17Y1          FDRE                                         r  currentData_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     0.144 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     1.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.926 f  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.578     3.505    clk_100M
    SLICE_X17Y1          FDRE                                         r  currentData_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.577     4.081    
                         clock uncertainty           -0.077     4.005    
    SLICE_X17Y1          FDRE (Setup_fdre_C_D)        0.034     4.039    currentData_state_reg[0]
  -------------------------------------------------------------------
                         required time                          4.039    
                         arrival time                          -2.496    
  -------------------------------------------------------------------
                         slack                                  1.543    

Slack (MET) :             1.562ns  (required time - arrival time)
  Source:                 currentData_state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadToDeg_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        2.775ns  (logic 0.583ns (21.013%)  route 2.192ns (78.987%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns = ( 4.142 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.754     4.142    clk_100M
    SLICE_X17Y1          FDRE                                         r  currentData_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDRE (Prop_fdre_C_Q)         0.459     4.601 f  currentData_state_reg[1]/Q
                         net (fo=24, routed)          1.696     6.297    currentData_state[1]
    SLICE_X22Y1          LUT4 (Prop_lut4_I2_O)        0.124     6.421 r  RadToDeg_count[4]_i_1/O
                         net (fo=5, routed)           0.495     6.917    RadToDeg_count[4]_i_1_n_0
    SLICE_X22Y1          FDRE                                         r  RadToDeg_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.576     8.503    clk_100M
    SLICE_X22Y1          FDRE                                         r  RadToDeg_count_reg[0]/C
                         clock pessimism              0.577     9.079    
                         clock uncertainty           -0.077     9.003    
    SLICE_X22Y1          FDRE (Setup_fdre_C_R)       -0.524     8.479    RadToDeg_count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.479    
                         arrival time                          -6.917    
  -------------------------------------------------------------------
                         slack                                  1.562    

Slack (MET) :             1.562ns  (required time - arrival time)
  Source:                 currentData_state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadToDeg_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        2.775ns  (logic 0.583ns (21.013%)  route 2.192ns (78.987%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns = ( 4.142 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.754     4.142    clk_100M
    SLICE_X17Y1          FDRE                                         r  currentData_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDRE (Prop_fdre_C_Q)         0.459     4.601 f  currentData_state_reg[1]/Q
                         net (fo=24, routed)          1.696     6.297    currentData_state[1]
    SLICE_X22Y1          LUT4 (Prop_lut4_I2_O)        0.124     6.421 r  RadToDeg_count[4]_i_1/O
                         net (fo=5, routed)           0.495     6.917    RadToDeg_count[4]_i_1_n_0
    SLICE_X22Y1          FDRE                                         r  RadToDeg_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.576     8.503    clk_100M
    SLICE_X22Y1          FDRE                                         r  RadToDeg_count_reg[3]/C
                         clock pessimism              0.577     9.079    
                         clock uncertainty           -0.077     9.003    
    SLICE_X22Y1          FDRE (Setup_fdre_C_R)       -0.524     8.479    RadToDeg_count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.479    
                         arrival time                          -6.917    
  -------------------------------------------------------------------
                         slack                                  1.562    

Slack (MET) :             1.733ns  (required time - arrival time)
  Source:                 currentData_state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reverseBitOrder_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        2.700ns  (logic 0.583ns (21.593%)  route 2.117ns (78.407%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns = ( 4.142 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.754     4.142    clk_100M
    SLICE_X17Y1          FDRE                                         r  currentData_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDRE (Prop_fdre_C_Q)         0.459     4.601 f  currentData_state_reg[1]/Q
                         net (fo=24, routed)          1.331     5.933    currentData_state[1]
    SLICE_X14Y4          LUT4 (Prop_lut4_I0_O)        0.124     6.057 r  reverseBitOrder_count[4]_i_1/O
                         net (fo=5, routed)           0.786     6.842    reverseBitOrder_count[4]_i_1_n_0
    SLICE_X15Y4          FDRE                                         r  reverseBitOrder_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.577     8.504    clk_100M
    SLICE_X15Y4          FDRE                                         r  reverseBitOrder_count_reg[0]/C
                         clock pessimism              0.577     9.080    
                         clock uncertainty           -0.077     9.004    
    SLICE_X15Y4          FDRE (Setup_fdre_C_R)       -0.429     8.575    reverseBitOrder_count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -6.842    
  -------------------------------------------------------------------
                         slack                                  1.733    

Slack (MET) :             1.733ns  (required time - arrival time)
  Source:                 currentData_state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reverseBitOrder_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        2.700ns  (logic 0.583ns (21.593%)  route 2.117ns (78.407%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns = ( 4.142 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.754     4.142    clk_100M
    SLICE_X17Y1          FDRE                                         r  currentData_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDRE (Prop_fdre_C_Q)         0.459     4.601 f  currentData_state_reg[1]/Q
                         net (fo=24, routed)          1.331     5.933    currentData_state[1]
    SLICE_X14Y4          LUT4 (Prop_lut4_I0_O)        0.124     6.057 r  reverseBitOrder_count[4]_i_1/O
                         net (fo=5, routed)           0.786     6.842    reverseBitOrder_count[4]_i_1_n_0
    SLICE_X15Y4          FDRE                                         r  reverseBitOrder_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.577     8.504    clk_100M
    SLICE_X15Y4          FDRE                                         r  reverseBitOrder_count_reg[1]/C
                         clock pessimism              0.577     9.080    
                         clock uncertainty           -0.077     9.004    
    SLICE_X15Y4          FDRE (Setup_fdre_C_R)       -0.429     8.575    reverseBitOrder_count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -6.842    
  -------------------------------------------------------------------
                         slack                                  1.733    

Slack (MET) :             1.733ns  (required time - arrival time)
  Source:                 currentData_state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reverseBitOrder_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        2.700ns  (logic 0.583ns (21.593%)  route 2.117ns (78.407%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns = ( 4.142 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.754     4.142    clk_100M
    SLICE_X17Y1          FDRE                                         r  currentData_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDRE (Prop_fdre_C_Q)         0.459     4.601 f  currentData_state_reg[1]/Q
                         net (fo=24, routed)          1.331     5.933    currentData_state[1]
    SLICE_X14Y4          LUT4 (Prop_lut4_I0_O)        0.124     6.057 r  reverseBitOrder_count[4]_i_1/O
                         net (fo=5, routed)           0.786     6.842    reverseBitOrder_count[4]_i_1_n_0
    SLICE_X15Y4          FDRE                                         r  reverseBitOrder_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.577     8.504    clk_100M
    SLICE_X15Y4          FDRE                                         r  reverseBitOrder_count_reg[2]/C
                         clock pessimism              0.577     9.080    
                         clock uncertainty           -0.077     9.004    
    SLICE_X15Y4          FDRE (Setup_fdre_C_R)       -0.429     8.575    reverseBitOrder_count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -6.842    
  -------------------------------------------------------------------
                         slack                                  1.733    

Slack (MET) :             1.733ns  (required time - arrival time)
  Source:                 currentData_state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reverseBitOrder_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        2.700ns  (logic 0.583ns (21.593%)  route 2.117ns (78.407%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns = ( 4.142 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.754     4.142    clk_100M
    SLICE_X17Y1          FDRE                                         r  currentData_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDRE (Prop_fdre_C_Q)         0.459     4.601 f  currentData_state_reg[1]/Q
                         net (fo=24, routed)          1.331     5.933    currentData_state[1]
    SLICE_X14Y4          LUT4 (Prop_lut4_I0_O)        0.124     6.057 r  reverseBitOrder_count[4]_i_1/O
                         net (fo=5, routed)           0.786     6.842    reverseBitOrder_count[4]_i_1_n_0
    SLICE_X15Y4          FDRE                                         r  reverseBitOrder_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.577     8.504    clk_100M
    SLICE_X15Y4          FDRE                                         r  reverseBitOrder_count_reg[3]/C
                         clock pessimism              0.577     9.080    
                         clock uncertainty           -0.077     9.004    
    SLICE_X15Y4          FDRE (Setup_fdre_C_R)       -0.429     8.575    reverseBitOrder_count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -6.842    
  -------------------------------------------------------------------
                         slack                                  1.733    

Slack (MET) :             1.733ns  (required time - arrival time)
  Source:                 currentData_state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reverseBitOrder_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        2.700ns  (logic 0.583ns (21.593%)  route 2.117ns (78.407%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns = ( 4.142 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.754     4.142    clk_100M
    SLICE_X17Y1          FDRE                                         r  currentData_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDRE (Prop_fdre_C_Q)         0.459     4.601 f  currentData_state_reg[1]/Q
                         net (fo=24, routed)          1.331     5.933    currentData_state[1]
    SLICE_X14Y4          LUT4 (Prop_lut4_I0_O)        0.124     6.057 r  reverseBitOrder_count[4]_i_1/O
                         net (fo=5, routed)           0.786     6.842    reverseBitOrder_count[4]_i_1_n_0
    SLICE_X15Y4          FDRE                                         r  reverseBitOrder_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.577     8.504    clk_100M
    SLICE_X15Y4          FDRE                                         r  reverseBitOrder_count_reg[4]/C
                         clock pessimism              0.577     9.080    
                         clock uncertainty           -0.077     9.004    
    SLICE_X15Y4          FDRE (Setup_fdre_C_R)       -0.429     8.575    reverseBitOrder_count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -6.842    
  -------------------------------------------------------------------
                         slack                                  1.733    

Slack (MET) :             1.736ns  (required time - arrival time)
  Source:                 currentData_state_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            domainChange_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        2.699ns  (logic 0.583ns (21.599%)  route 2.116ns (78.401%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.861ns = ( 4.139 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.751     4.139    clk_100M
    SLICE_X23Y1          FDRE                                         r  currentData_state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y1          FDRE (Prop_fdre_C_Q)         0.459     4.598 f  currentData_state_reg[3]/Q
                         net (fo=22, routed)          1.493     6.091    currentData_state[3]
    SLICE_X15Y2          LUT4 (Prop_lut4_I1_O)        0.124     6.215 r  domainChange_count[5]_i_1/O
                         net (fo=6, routed)           0.624     6.839    domainChange_count[5]_i_1_n_0
    SLICE_X17Y3          FDRE                                         r  domainChange_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.577     8.504    clk_100M
    SLICE_X17Y3          FDRE                                         r  domainChange_count_reg[0]/C
                         clock pessimism              0.577     9.080    
                         clock uncertainty           -0.077     9.004    
    SLICE_X17Y3          FDRE (Setup_fdre_C_R)       -0.429     8.575    domainChange_count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -6.839    
  -------------------------------------------------------------------
                         slack                                  1.736    

Slack (MET) :             1.747ns  (required time - arrival time)
  Source:                 currentData_state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decimal_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        2.908ns  (logic 0.707ns (24.311%)  route 2.201ns (75.689%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns = ( 4.142 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.754     4.142    clk_100M
    SLICE_X17Y1          FDRE                                         r  currentData_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDRE (Prop_fdre_C_Q)         0.459     4.601 f  currentData_state_reg[0]/Q
                         net (fo=27, routed)          0.846     5.447    currentData_state[0]
    SLICE_X18Y2          LUT3 (Prop_lut3_I0_O)        0.124     5.571 f  decimal[7]_i_3/O
                         net (fo=1, routed)           0.658     6.230    decimal[7]_i_3_n_0
    SLICE_X18Y2          LUT5 (Prop_lut5_I3_O)        0.124     6.354 r  decimal[7]_i_1/O
                         net (fo=8, routed)           0.697     7.051    decimal[7]_i_1_n_0
    SLICE_X21Y3          FDRE                                         r  decimal_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.576     8.503    clk_100M
    SLICE_X21Y3          FDRE                                         r  decimal_reg[0]/C
                         clock pessimism              0.577     9.079    
                         clock uncertainty           -0.077     9.003    
    SLICE_X21Y3          FDRE (Setup_fdre_C_CE)      -0.205     8.798    decimal_reg[0]
  -------------------------------------------------------------------
                         required time                          8.798    
                         arrival time                          -7.051    
  -------------------------------------------------------------------
                         slack                                  1.747    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.622    -0.557    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X7Y8           FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.416 f  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.054    -0.362    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/quot_o[31]_31[3]
    SLICE_X6Y8           LUT1 (Prop_lut1_I0_O)        0.045    -0.317 r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/D[3]
    SLICE_X6Y8           FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.891    -0.794    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X6Y8           FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism              0.250    -0.544    
    SLICE_X6Y8           FDRE (Hold_fdre_C_D)         0.121    -0.423    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.624    -0.555    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/aclk
    SLICE_X7Y2           FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=1, routed)           0.054    -0.360    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/D[5]
    SLICE_X6Y2           FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.893    -0.792    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/aclk
    SLICE_X6Y2           FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism              0.250    -0.542    
    SLICE_X6Y2           FDRE (Hold_fdre_C_D)         0.076    -0.466    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.620    -0.559    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X3Y12          FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=1, routed)           0.056    -0.362    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[19]_0[9]
    SLICE_X3Y12          FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.889    -0.796    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X3Y12          FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism              0.237    -0.559    
    SLICE_X3Y12          FDRE (Hold_fdre_C_D)         0.078    -0.481    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.623    -0.556    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/aclk
    SLICE_X5Y6           FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=1, routed)           0.056    -0.359    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/D[6]
    SLICE_X5Y6           FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.892    -0.793    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/aclk
    SLICE_X5Y6           FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism              0.237    -0.556    
    SLICE_X5Y6           FDRE (Hold_fdre_C_D)         0.078    -0.478    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.620    -0.559    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X3Y12          FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.362    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[19]_0[4]
    SLICE_X3Y12          FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.889    -0.796    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X3Y12          FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism              0.237    -0.559    
    SLICE_X3Y12          FDRE (Hold_fdre_C_D)         0.076    -0.483    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.585    -0.594    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X25Y13         FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]/Q
                         net (fo=1, routed)           0.056    -0.397    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[27]_0[11]
    SLICE_X25Y13         FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.852    -0.833    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X25Y13         FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[11]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X25Y13         FDRE (Hold_fdre_C_D)         0.076    -0.518    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.585    -0.594    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X25Y14         FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=1, routed)           0.056    -0.397    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[28]_0[9]
    SLICE_X25Y14         FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.852    -0.833    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X25Y14         FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X25Y14         FDRE (Hold_fdre_C_D)         0.076    -0.518    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.589    -0.590    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X24Y5          FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[15]/Q
                         net (fo=1, routed)           0.062    -0.387    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/D[16]
    SLICE_X24Y5          FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.857    -0.828    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X24Y5          FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X24Y5          FDRE (Hold_fdre_C_D)         0.078    -0.512    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_data_y_int_dly/gen_rtl.gen_reg.d_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.591    -0.588    arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/aclk
    SLICE_X19Y11         FDRE                                         r  arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[4]/Q
                         net (fo=3, routed)           0.092    -0.354    arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_data_y_int_dly/B[4]
    SLICE_X18Y11         FDRE                                         r  arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_data_y_int_dly/gen_rtl.gen_reg.d_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.861    -0.824    arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_data_y_int_dly/aclk
    SLICE_X18Y11         FDRE                                         r  arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_data_y_int_dly/gen_rtl.gen_reg.d_reg_reg[4]/C
                         clock pessimism              0.249    -0.575    
    SLICE_X18Y11         FDRE (Hold_fdre_C_D)         0.083    -0.492    arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_data_y_int_dly/gen_rtl.gen_reg.d_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.070%)  route 0.115ns (44.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.588    -0.591    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X29Y4          FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[17]/Q
                         net (fo=1, routed)           0.115    -0.335    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/D[0]
    SLICE_X27Y3          FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.857    -0.828    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X27Y3          FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.273    -0.555    
    SLICE_X27Y3          FDRE (Hold_fdre_C_D)         0.066    -0.489    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100M_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    mmcm/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X1Y0       TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X1Y1       RadiansToDegrees/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X0Y0       TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X18Y1      IPsubtracter_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X18Y1      IPsubtracter_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X22Y1      RadToDeg_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X21Y1      RadToDeg_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X21Y1      RadToDeg_count_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y4      arcTangent/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[7].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[1]_srl9/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y4      arcTangent/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[7].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[2]_srl9/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y5      arcTangent/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rdy_cr/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0]_srl13/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X14Y5      RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y5      RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][1]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y4      arcTangent/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[7].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[1]_srl9/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y4      arcTangent/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[7].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[2]_srl9/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y5      arcTangent/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rdy_cr/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0]_srl13/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X14Y5      RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y5      RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][1]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y5      arcTangent/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rdy_cr/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0]_srl13/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y5      arcTangent/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rdy_cr/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0]_srl13/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X14Y5      RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y5      RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][1]_srl1/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X22Y14     RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y14     RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][0]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y4      arcTangent/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[7].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[1]_srl9/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y4      arcTangent/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[7].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[1]_srl9/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y4      arcTangent/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[7].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[2]_srl9/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y4      arcTangent/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[7].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[2]_srl9/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_10M_clk_wiz_0_1
  To Clock:  clk_10M_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       51.096ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       55.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             51.096ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0_1 rise@111.111ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        3.679ns  (logic 0.721ns (19.596%)  route 2.958ns (80.404%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 109.614 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.778ns = ( 54.778 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.834    54.778    clk_10M
    SLICE_X7Y3           FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.422    55.200 f  current_state_reg[0]/Q
                         net (fo=30, routed)          1.530    56.730    current_state[0]
    SLICE_X13Y1          LUT3 (Prop_lut3_I2_O)        0.299    57.029 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.428    58.457    inVal[31]_i_1_n_0
    SLICE_X20Y4          FDRE                                         r  inVal_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.576   109.614    clk_10M
    SLICE_X20Y4          FDRE                                         r  inVal_reg[5]/C
                         clock pessimism              0.577   110.191    
                         clock uncertainty           -0.113   110.077    
    SLICE_X20Y4          FDRE (Setup_fdre_C_R)       -0.524   109.553    inVal_reg[5]
  -------------------------------------------------------------------
                         required time                        109.553    
                         arrival time                         -58.457    
  -------------------------------------------------------------------
                         slack                                 51.096    

Slack (MET) :             51.109ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0_1 rise@111.111ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        3.668ns  (logic 0.721ns (19.657%)  route 2.947ns (80.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 109.615 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.778ns = ( 54.778 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.834    54.778    clk_10M
    SLICE_X7Y3           FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.422    55.200 f  current_state_reg[0]/Q
                         net (fo=30, routed)          1.530    56.730    current_state[0]
    SLICE_X13Y1          LUT3 (Prop_lut3_I2_O)        0.299    57.029 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.417    58.446    inVal[31]_i_1_n_0
    SLICE_X20Y1          FDRE                                         r  inVal_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.577   109.615    clk_10M
    SLICE_X20Y1          FDRE                                         r  inVal_reg[10]/C
                         clock pessimism              0.577   110.192    
                         clock uncertainty           -0.113   110.078    
    SLICE_X20Y1          FDRE (Setup_fdre_C_R)       -0.524   109.554    inVal_reg[10]
  -------------------------------------------------------------------
                         required time                        109.554    
                         arrival time                         -58.446    
  -------------------------------------------------------------------
                         slack                                 51.109    

Slack (MET) :             51.109ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0_1 rise@111.111ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        3.668ns  (logic 0.721ns (19.657%)  route 2.947ns (80.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 109.615 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.778ns = ( 54.778 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.834    54.778    clk_10M
    SLICE_X7Y3           FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.422    55.200 f  current_state_reg[0]/Q
                         net (fo=30, routed)          1.530    56.730    current_state[0]
    SLICE_X13Y1          LUT3 (Prop_lut3_I2_O)        0.299    57.029 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.417    58.446    inVal[31]_i_1_n_0
    SLICE_X20Y1          FDRE                                         r  inVal_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.577   109.615    clk_10M
    SLICE_X20Y1          FDRE                                         r  inVal_reg[2]/C
                         clock pessimism              0.577   110.192    
                         clock uncertainty           -0.113   110.078    
    SLICE_X20Y1          FDRE (Setup_fdre_C_R)       -0.524   109.554    inVal_reg[2]
  -------------------------------------------------------------------
                         required time                        109.554    
                         arrival time                         -58.446    
  -------------------------------------------------------------------
                         slack                                 51.109    

Slack (MET) :             51.109ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0_1 rise@111.111ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        3.668ns  (logic 0.721ns (19.657%)  route 2.947ns (80.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 109.615 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.778ns = ( 54.778 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.834    54.778    clk_10M
    SLICE_X7Y3           FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.422    55.200 f  current_state_reg[0]/Q
                         net (fo=30, routed)          1.530    56.730    current_state[0]
    SLICE_X13Y1          LUT3 (Prop_lut3_I2_O)        0.299    57.029 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.417    58.446    inVal[31]_i_1_n_0
    SLICE_X20Y1          FDRE                                         r  inVal_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.577   109.615    clk_10M
    SLICE_X20Y1          FDRE                                         r  inVal_reg[3]/C
                         clock pessimism              0.577   110.192    
                         clock uncertainty           -0.113   110.078    
    SLICE_X20Y1          FDRE (Setup_fdre_C_R)       -0.524   109.554    inVal_reg[3]
  -------------------------------------------------------------------
                         required time                        109.554    
                         arrival time                         -58.446    
  -------------------------------------------------------------------
                         slack                                 51.109    

Slack (MET) :             51.109ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0_1 rise@111.111ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        3.668ns  (logic 0.721ns (19.657%)  route 2.947ns (80.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 109.615 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.778ns = ( 54.778 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.834    54.778    clk_10M
    SLICE_X7Y3           FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.422    55.200 f  current_state_reg[0]/Q
                         net (fo=30, routed)          1.530    56.730    current_state[0]
    SLICE_X13Y1          LUT3 (Prop_lut3_I2_O)        0.299    57.029 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.417    58.446    inVal[31]_i_1_n_0
    SLICE_X20Y1          FDRE                                         r  inVal_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.577   109.615    clk_10M
    SLICE_X20Y1          FDRE                                         r  inVal_reg[4]/C
                         clock pessimism              0.577   110.192    
                         clock uncertainty           -0.113   110.078    
    SLICE_X20Y1          FDRE (Setup_fdre_C_R)       -0.524   109.554    inVal_reg[4]
  -------------------------------------------------------------------
                         required time                        109.554    
                         arrival time                         -58.446    
  -------------------------------------------------------------------
                         slack                                 51.109    

Slack (MET) :             51.109ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0_1 rise@111.111ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        3.668ns  (logic 0.721ns (19.657%)  route 2.947ns (80.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 109.615 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.778ns = ( 54.778 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.834    54.778    clk_10M
    SLICE_X7Y3           FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.422    55.200 f  current_state_reg[0]/Q
                         net (fo=30, routed)          1.530    56.730    current_state[0]
    SLICE_X13Y1          LUT3 (Prop_lut3_I2_O)        0.299    57.029 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.417    58.446    inVal[31]_i_1_n_0
    SLICE_X20Y1          FDRE                                         r  inVal_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.577   109.615    clk_10M
    SLICE_X20Y1          FDRE                                         r  inVal_reg[6]/C
                         clock pessimism              0.577   110.192    
                         clock uncertainty           -0.113   110.078    
    SLICE_X20Y1          FDRE (Setup_fdre_C_R)       -0.524   109.554    inVal_reg[6]
  -------------------------------------------------------------------
                         required time                        109.554    
                         arrival time                         -58.446    
  -------------------------------------------------------------------
                         slack                                 51.109    

Slack (MET) :             51.109ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0_1 rise@111.111ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        3.668ns  (logic 0.721ns (19.657%)  route 2.947ns (80.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 109.615 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.778ns = ( 54.778 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.834    54.778    clk_10M
    SLICE_X7Y3           FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.422    55.200 f  current_state_reg[0]/Q
                         net (fo=30, routed)          1.530    56.730    current_state[0]
    SLICE_X13Y1          LUT3 (Prop_lut3_I2_O)        0.299    57.029 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.417    58.446    inVal[31]_i_1_n_0
    SLICE_X20Y1          FDRE                                         r  inVal_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.577   109.615    clk_10M
    SLICE_X20Y1          FDRE                                         r  inVal_reg[7]/C
                         clock pessimism              0.577   110.192    
                         clock uncertainty           -0.113   110.078    
    SLICE_X20Y1          FDRE (Setup_fdre_C_R)       -0.524   109.554    inVal_reg[7]
  -------------------------------------------------------------------
                         required time                        109.554    
                         arrival time                         -58.446    
  -------------------------------------------------------------------
                         slack                                 51.109    

Slack (MET) :             51.109ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0_1 rise@111.111ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        3.668ns  (logic 0.721ns (19.657%)  route 2.947ns (80.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 109.615 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.778ns = ( 54.778 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.834    54.778    clk_10M
    SLICE_X7Y3           FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.422    55.200 f  current_state_reg[0]/Q
                         net (fo=30, routed)          1.530    56.730    current_state[0]
    SLICE_X13Y1          LUT3 (Prop_lut3_I2_O)        0.299    57.029 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.417    58.446    inVal[31]_i_1_n_0
    SLICE_X20Y1          FDRE                                         r  inVal_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.577   109.615    clk_10M
    SLICE_X20Y1          FDRE                                         r  inVal_reg[8]/C
                         clock pessimism              0.577   110.192    
                         clock uncertainty           -0.113   110.078    
    SLICE_X20Y1          FDRE (Setup_fdre_C_R)       -0.524   109.554    inVal_reg[8]
  -------------------------------------------------------------------
                         required time                        109.554    
                         arrival time                         -58.446    
  -------------------------------------------------------------------
                         slack                                 51.109    

Slack (MET) :             51.109ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0_1 rise@111.111ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        3.668ns  (logic 0.721ns (19.657%)  route 2.947ns (80.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 109.615 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.778ns = ( 54.778 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.834    54.778    clk_10M
    SLICE_X7Y3           FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.422    55.200 f  current_state_reg[0]/Q
                         net (fo=30, routed)          1.530    56.730    current_state[0]
    SLICE_X13Y1          LUT3 (Prop_lut3_I2_O)        0.299    57.029 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.417    58.446    inVal[31]_i_1_n_0
    SLICE_X20Y1          FDRE                                         r  inVal_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.577   109.615    clk_10M
    SLICE_X20Y1          FDRE                                         r  inVal_reg[9]/C
                         clock pessimism              0.577   110.192    
                         clock uncertainty           -0.113   110.078    
    SLICE_X20Y1          FDRE (Setup_fdre_C_R)       -0.524   109.554    inVal_reg[9]
  -------------------------------------------------------------------
                         required time                        109.554    
                         arrival time                         -58.446    
  -------------------------------------------------------------------
                         slack                                 51.109    

Slack (MET) :             51.358ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0_1 rise@111.111ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        3.514ns  (logic 0.721ns (20.515%)  route 2.793ns (79.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 109.616 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.778ns = ( 54.778 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.834    54.778    clk_10M
    SLICE_X7Y3           FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.422    55.200 f  current_state_reg[0]/Q
                         net (fo=30, routed)          1.530    56.730    current_state[0]
    SLICE_X13Y1          LUT3 (Prop_lut3_I2_O)        0.299    57.029 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.264    58.292    inVal[31]_i_1_n_0
    SLICE_X19Y1          FDRE                                         r  inVal_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.578   109.616    clk_10M
    SLICE_X19Y1          FDRE                                         r  inVal_reg[11]/C
                         clock pessimism              0.577   110.193    
                         clock uncertainty           -0.113   110.079    
    SLICE_X19Y1          FDRE (Setup_fdre_C_R)       -0.429   109.650    inVal_reg[11]
  -------------------------------------------------------------------
                         required time                        109.650    
                         arrival time                         -58.292    
  -------------------------------------------------------------------
                         slack                                 51.358    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 transferVal_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            transferVal_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 fall@55.556ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        0.300ns  (logic 0.191ns (63.568%)  route 0.109ns (36.433%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns = ( 54.735 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.584ns = ( 54.972 - 55.556 ) 
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    55.814 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    56.254    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    53.833 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    54.351    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    54.377 f  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.595    54.972    clk_10M
    SLICE_X9Y0           FDRE                                         r  transferVal_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDRE (Prop_fdre_C_Q)         0.146    55.118 r  transferVal_reg[13]/Q
                         net (fo=1, routed)           0.109    55.227    transferVal[13]
    SLICE_X11Y1          LUT6 (Prop_lut6_I0_O)        0.045    55.272 r  transferVal[14]_i_1/O
                         net (fo=1, routed)           0.000    55.272    transferVal[14]_i_1_n_0
    SLICE_X11Y1          FDRE                                         r  transferVal_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    56.002 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    56.482    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    53.278 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    53.842    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    53.871 f  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.864    54.735    clk_10M
    SLICE_X11Y1          FDRE                                         r  transferVal_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.273    55.008    
    SLICE_X11Y1          FDRE (Hold_fdre_C_D)         0.099    55.107    transferVal_reg[14]
  -------------------------------------------------------------------
                         required time                        -55.107    
                         arrival time                          55.272    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 inVal_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.164ns (72.151%)  route 0.063ns (27.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.585    clk_10M
    SLICE_X16Y0          FDRE                                         r  inVal_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  inVal_reg[25]/Q
                         net (fo=3, routed)           0.063    -0.357    p_2_in[26]
    SLICE_X17Y0          FDRE                                         r  inVal_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.864    -0.821    clk_10M
    SLICE_X17Y0          FDRE                                         r  inVal_reg[26]/C
                         clock pessimism              0.249    -0.572    
    SLICE_X17Y0          FDRE (Hold_fdre_C_D)         0.046    -0.526    inVal_reg[26]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 inVal_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            magnXoffset_2s_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.094%)  route 0.128ns (43.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.585    clk_10M
    SLICE_X16Y0          FDRE                                         r  inVal_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  inVal_reg[31]/Q
                         net (fo=2, routed)           0.128    -0.292    inVal_reg_n_0_[31]
    SLICE_X13Y0          FDRE                                         r  magnXoffset_2s_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.864    -0.821    clk_10M
    SLICE_X13Y0          FDRE                                         r  magnXoffset_2s_reg[7]/C
                         clock pessimism              0.273    -0.548    
    SLICE_X13Y0          FDRE (Hold_fdre_C_D)         0.078    -0.470    magnXoffset_2s_reg[7]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 inVal_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            magnXoffset_2s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.298%)  route 0.124ns (46.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.585    clk_10M
    SLICE_X17Y0          FDRE                                         r  inVal_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  inVal_reg[26]/Q
                         net (fo=3, routed)           0.124    -0.320    p_2_in[27]
    SLICE_X13Y0          FDRE                                         r  magnXoffset_2s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.864    -0.821    clk_10M
    SLICE_X13Y0          FDRE                                         r  magnXoffset_2s_reg[2]/C
                         clock pessimism              0.273    -0.548    
    SLICE_X13Y0          FDRE (Hold_fdre_C_D)         0.047    -0.501    magnXoffset_2s_reg[2]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 inVal_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.585    clk_10M
    SLICE_X17Y0          FDRE                                         r  inVal_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  inVal_reg[27]/Q
                         net (fo=3, routed)           0.122    -0.321    p_2_in[28]
    SLICE_X17Y0          FDRE                                         r  inVal_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.864    -0.821    clk_10M
    SLICE_X17Y0          FDRE                                         r  inVal_reg[28]/C
                         clock pessimism              0.236    -0.585    
    SLICE_X17Y0          FDRE (Hold_fdre_C_D)         0.070    -0.515    inVal_reg[28]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 inVal_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            magnXdata_2s_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.221%)  route 0.138ns (45.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.585    clk_10M
    SLICE_X16Y2          FDRE                                         r  inVal_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  inVal_reg[17]/Q
                         net (fo=3, routed)           0.138    -0.282    p_2_in[18]
    SLICE_X15Y2          FDRE                                         r  magnXdata_2s_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.864    -0.821    clk_10M
    SLICE_X15Y2          FDRE                                         r  magnXdata_2s_reg[9]/C
                         clock pessimism              0.273    -0.548    
    SLICE_X15Y2          FDRE (Hold_fdre_C_D)         0.072    -0.476    magnXdata_2s_reg[9]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 inVal_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            magnXdata_2s_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.487%)  route 0.137ns (45.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.585    clk_10M
    SLICE_X16Y2          FDRE                                         r  inVal_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  inVal_reg[18]/Q
                         net (fo=3, routed)           0.137    -0.284    p_2_in[19]
    SLICE_X15Y2          FDRE                                         r  magnXdata_2s_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.864    -0.821    clk_10M
    SLICE_X15Y2          FDRE                                         r  magnXdata_2s_reg[10]/C
                         clock pessimism              0.273    -0.548    
    SLICE_X15Y2          FDRE (Hold_fdre_C_D)         0.070    -0.478    magnXdata_2s_reg[10]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 inVal_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            magnXdata_2s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.255%)  route 0.138ns (45.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.585    clk_10M
    SLICE_X16Y0          FDRE                                         r  inVal_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  inVal_reg[24]/Q
                         net (fo=3, routed)           0.138    -0.282    p_2_in[25]
    SLICE_X15Y0          FDRE                                         r  magnXdata_2s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.864    -0.821    clk_10M
    SLICE_X15Y0          FDRE                                         r  magnXdata_2s_reg[0]/C
                         clock pessimism              0.273    -0.548    
    SLICE_X15Y0          FDRE (Hold_fdre_C_D)         0.070    -0.478    magnXdata_2s_reg[0]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 inVal_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.645%)  route 0.132ns (48.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.585    clk_10M
    SLICE_X17Y0          FDRE                                         r  inVal_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  inVal_reg[29]/Q
                         net (fo=3, routed)           0.132    -0.312    p_2_in[30]
    SLICE_X17Y0          FDRE                                         r  inVal_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.864    -0.821    clk_10M
    SLICE_X17Y0          FDRE                                         r  inVal_reg[30]/C
                         clock pessimism              0.236    -0.585    
    SLICE_X17Y0          FDRE (Hold_fdre_C_D)         0.075    -0.510    inVal_reg[30]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 inVal_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            magnXoffset_2s_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.088%)  route 0.139ns (45.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.593    -0.586    clk_10M
    SLICE_X16Y3          FDRE                                         r  inVal_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y3          FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  inVal_reg[21]/Q
                         net (fo=3, routed)           0.139    -0.282    p_2_in[22]
    SLICE_X13Y3          FDRE                                         r  magnXoffset_2s_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.863    -0.822    clk_10M
    SLICE_X13Y3          FDRE                                         r  magnXoffset_2s_reg[13]/C
                         clock pessimism              0.273    -0.549    
    SLICE_X13Y3          FDRE (Hold_fdre_C_D)         0.066    -0.483    magnXoffset_2s_reg[13]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10M_clk_wiz_0_1
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { mmcm/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y1    mmcm/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         111.111     109.862    MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X9Y2       bitsOut_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X9Y2       bitsOut_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X9Y2       bitsOut_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X11Y3      bitsOut_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X11Y3      bitsOut_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X11Y3      bitsOut_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X11Y2      ctrl_reg1_n_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X7Y1       ctrl_reg2_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       111.111     102.249    MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X17Y2      data_en_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X10Y1      inVal_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X20Y1      inVal_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X20Y1      inVal_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X19Y1      inVal_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X19Y1      inVal_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X19Y1      inVal_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X19Y1      inVal_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X19Y1      inVal_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X16Y1      inVal_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X11Y3      bitsOut_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X11Y3      bitsOut_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X11Y3      bitsOut_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X11Y2      ctrl_reg1_n_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X7Y1       ctrl_reg2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X7Y1       ctrl_reg3_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X11Y2      get_magn_data_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X11Y4      mosi_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X11Y2      status_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X11Y1      transferVal_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk
  To Clock:  fpga_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpga_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpga_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0
  To Clock:  clk_100M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.542ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.542ns  (required time - arrival time)
  Source:                 reverseBitOrder_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            currentData_state_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0 fall@5.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.353ns  (logic 1.199ns (35.757%)  route 2.154ns (64.243%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 3.505 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.754    -0.858    clk_100M
    SLICE_X15Y4          FDRE                                         r  reverseBitOrder_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDRE (Prop_fdre_C_Q)         0.419    -0.439 f  reverseBitOrder_count_reg[1]/Q
                         net (fo=5, routed)           0.882     0.443    reverseBitOrder_count[1]
    SLICE_X15Y4          LUT5 (Prop_lut5_I3_O)        0.329     0.772 r  currentData_state[0]_i_6/O
                         net (fo=1, routed)           0.323     1.095    currentData_state[0]_i_6_n_0
    SLICE_X16Y4          LUT6 (Prop_lut6_I5_O)        0.327     1.422 r  currentData_state[0]_i_3/O
                         net (fo=1, routed)           0.949     2.372    currentData_state[0]_i_3_n_0
    SLICE_X17Y1          LUT6 (Prop_lut6_I2_O)        0.124     2.496 r  currentData_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.496    currentData_state[0]_i_1_n_0
    SLICE_X17Y1          FDRE                                         r  currentData_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     0.144 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     1.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.926 f  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.578     3.505    clk_100M
    SLICE_X17Y1          FDRE                                         r  currentData_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.577     4.081    
                         clock uncertainty           -0.077     4.004    
    SLICE_X17Y1          FDRE (Setup_fdre_C_D)        0.034     4.038    currentData_state_reg[0]
  -------------------------------------------------------------------
                         required time                          4.038    
                         arrival time                          -2.496    
  -------------------------------------------------------------------
                         slack                                  1.542    

Slack (MET) :             1.561ns  (required time - arrival time)
  Source:                 currentData_state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadToDeg_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.775ns  (logic 0.583ns (21.013%)  route 2.192ns (78.987%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns = ( 4.142 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.754     4.142    clk_100M
    SLICE_X17Y1          FDRE                                         r  currentData_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDRE (Prop_fdre_C_Q)         0.459     4.601 f  currentData_state_reg[1]/Q
                         net (fo=24, routed)          1.696     6.297    currentData_state[1]
    SLICE_X22Y1          LUT4 (Prop_lut4_I2_O)        0.124     6.421 r  RadToDeg_count[4]_i_1/O
                         net (fo=5, routed)           0.495     6.917    RadToDeg_count[4]_i_1_n_0
    SLICE_X22Y1          FDRE                                         r  RadToDeg_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.576     8.503    clk_100M
    SLICE_X22Y1          FDRE                                         r  RadToDeg_count_reg[0]/C
                         clock pessimism              0.577     9.079    
                         clock uncertainty           -0.077     9.002    
    SLICE_X22Y1          FDRE (Setup_fdre_C_R)       -0.524     8.478    RadToDeg_count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.478    
                         arrival time                          -6.917    
  -------------------------------------------------------------------
                         slack                                  1.561    

Slack (MET) :             1.561ns  (required time - arrival time)
  Source:                 currentData_state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadToDeg_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.775ns  (logic 0.583ns (21.013%)  route 2.192ns (78.987%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns = ( 4.142 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.754     4.142    clk_100M
    SLICE_X17Y1          FDRE                                         r  currentData_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDRE (Prop_fdre_C_Q)         0.459     4.601 f  currentData_state_reg[1]/Q
                         net (fo=24, routed)          1.696     6.297    currentData_state[1]
    SLICE_X22Y1          LUT4 (Prop_lut4_I2_O)        0.124     6.421 r  RadToDeg_count[4]_i_1/O
                         net (fo=5, routed)           0.495     6.917    RadToDeg_count[4]_i_1_n_0
    SLICE_X22Y1          FDRE                                         r  RadToDeg_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.576     8.503    clk_100M
    SLICE_X22Y1          FDRE                                         r  RadToDeg_count_reg[3]/C
                         clock pessimism              0.577     9.079    
                         clock uncertainty           -0.077     9.002    
    SLICE_X22Y1          FDRE (Setup_fdre_C_R)       -0.524     8.478    RadToDeg_count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.478    
                         arrival time                          -6.917    
  -------------------------------------------------------------------
                         slack                                  1.561    

Slack (MET) :             1.732ns  (required time - arrival time)
  Source:                 currentData_state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reverseBitOrder_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.700ns  (logic 0.583ns (21.593%)  route 2.117ns (78.407%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns = ( 4.142 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.754     4.142    clk_100M
    SLICE_X17Y1          FDRE                                         r  currentData_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDRE (Prop_fdre_C_Q)         0.459     4.601 f  currentData_state_reg[1]/Q
                         net (fo=24, routed)          1.331     5.933    currentData_state[1]
    SLICE_X14Y4          LUT4 (Prop_lut4_I0_O)        0.124     6.057 r  reverseBitOrder_count[4]_i_1/O
                         net (fo=5, routed)           0.786     6.842    reverseBitOrder_count[4]_i_1_n_0
    SLICE_X15Y4          FDRE                                         r  reverseBitOrder_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.577     8.504    clk_100M
    SLICE_X15Y4          FDRE                                         r  reverseBitOrder_count_reg[0]/C
                         clock pessimism              0.577     9.080    
                         clock uncertainty           -0.077     9.003    
    SLICE_X15Y4          FDRE (Setup_fdre_C_R)       -0.429     8.574    reverseBitOrder_count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.574    
                         arrival time                          -6.842    
  -------------------------------------------------------------------
                         slack                                  1.732    

Slack (MET) :             1.732ns  (required time - arrival time)
  Source:                 currentData_state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reverseBitOrder_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.700ns  (logic 0.583ns (21.593%)  route 2.117ns (78.407%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns = ( 4.142 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.754     4.142    clk_100M
    SLICE_X17Y1          FDRE                                         r  currentData_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDRE (Prop_fdre_C_Q)         0.459     4.601 f  currentData_state_reg[1]/Q
                         net (fo=24, routed)          1.331     5.933    currentData_state[1]
    SLICE_X14Y4          LUT4 (Prop_lut4_I0_O)        0.124     6.057 r  reverseBitOrder_count[4]_i_1/O
                         net (fo=5, routed)           0.786     6.842    reverseBitOrder_count[4]_i_1_n_0
    SLICE_X15Y4          FDRE                                         r  reverseBitOrder_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.577     8.504    clk_100M
    SLICE_X15Y4          FDRE                                         r  reverseBitOrder_count_reg[1]/C
                         clock pessimism              0.577     9.080    
                         clock uncertainty           -0.077     9.003    
    SLICE_X15Y4          FDRE (Setup_fdre_C_R)       -0.429     8.574    reverseBitOrder_count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.574    
                         arrival time                          -6.842    
  -------------------------------------------------------------------
                         slack                                  1.732    

Slack (MET) :             1.732ns  (required time - arrival time)
  Source:                 currentData_state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reverseBitOrder_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.700ns  (logic 0.583ns (21.593%)  route 2.117ns (78.407%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns = ( 4.142 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.754     4.142    clk_100M
    SLICE_X17Y1          FDRE                                         r  currentData_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDRE (Prop_fdre_C_Q)         0.459     4.601 f  currentData_state_reg[1]/Q
                         net (fo=24, routed)          1.331     5.933    currentData_state[1]
    SLICE_X14Y4          LUT4 (Prop_lut4_I0_O)        0.124     6.057 r  reverseBitOrder_count[4]_i_1/O
                         net (fo=5, routed)           0.786     6.842    reverseBitOrder_count[4]_i_1_n_0
    SLICE_X15Y4          FDRE                                         r  reverseBitOrder_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.577     8.504    clk_100M
    SLICE_X15Y4          FDRE                                         r  reverseBitOrder_count_reg[2]/C
                         clock pessimism              0.577     9.080    
                         clock uncertainty           -0.077     9.003    
    SLICE_X15Y4          FDRE (Setup_fdre_C_R)       -0.429     8.574    reverseBitOrder_count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.574    
                         arrival time                          -6.842    
  -------------------------------------------------------------------
                         slack                                  1.732    

Slack (MET) :             1.732ns  (required time - arrival time)
  Source:                 currentData_state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reverseBitOrder_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.700ns  (logic 0.583ns (21.593%)  route 2.117ns (78.407%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns = ( 4.142 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.754     4.142    clk_100M
    SLICE_X17Y1          FDRE                                         r  currentData_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDRE (Prop_fdre_C_Q)         0.459     4.601 f  currentData_state_reg[1]/Q
                         net (fo=24, routed)          1.331     5.933    currentData_state[1]
    SLICE_X14Y4          LUT4 (Prop_lut4_I0_O)        0.124     6.057 r  reverseBitOrder_count[4]_i_1/O
                         net (fo=5, routed)           0.786     6.842    reverseBitOrder_count[4]_i_1_n_0
    SLICE_X15Y4          FDRE                                         r  reverseBitOrder_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.577     8.504    clk_100M
    SLICE_X15Y4          FDRE                                         r  reverseBitOrder_count_reg[3]/C
                         clock pessimism              0.577     9.080    
                         clock uncertainty           -0.077     9.003    
    SLICE_X15Y4          FDRE (Setup_fdre_C_R)       -0.429     8.574    reverseBitOrder_count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.574    
                         arrival time                          -6.842    
  -------------------------------------------------------------------
                         slack                                  1.732    

Slack (MET) :             1.732ns  (required time - arrival time)
  Source:                 currentData_state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reverseBitOrder_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.700ns  (logic 0.583ns (21.593%)  route 2.117ns (78.407%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns = ( 4.142 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.754     4.142    clk_100M
    SLICE_X17Y1          FDRE                                         r  currentData_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDRE (Prop_fdre_C_Q)         0.459     4.601 f  currentData_state_reg[1]/Q
                         net (fo=24, routed)          1.331     5.933    currentData_state[1]
    SLICE_X14Y4          LUT4 (Prop_lut4_I0_O)        0.124     6.057 r  reverseBitOrder_count[4]_i_1/O
                         net (fo=5, routed)           0.786     6.842    reverseBitOrder_count[4]_i_1_n_0
    SLICE_X15Y4          FDRE                                         r  reverseBitOrder_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.577     8.504    clk_100M
    SLICE_X15Y4          FDRE                                         r  reverseBitOrder_count_reg[4]/C
                         clock pessimism              0.577     9.080    
                         clock uncertainty           -0.077     9.003    
    SLICE_X15Y4          FDRE (Setup_fdre_C_R)       -0.429     8.574    reverseBitOrder_count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.574    
                         arrival time                          -6.842    
  -------------------------------------------------------------------
                         slack                                  1.732    

Slack (MET) :             1.735ns  (required time - arrival time)
  Source:                 currentData_state_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            domainChange_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.699ns  (logic 0.583ns (21.599%)  route 2.116ns (78.401%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.861ns = ( 4.139 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.751     4.139    clk_100M
    SLICE_X23Y1          FDRE                                         r  currentData_state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y1          FDRE (Prop_fdre_C_Q)         0.459     4.598 f  currentData_state_reg[3]/Q
                         net (fo=22, routed)          1.493     6.091    currentData_state[3]
    SLICE_X15Y2          LUT4 (Prop_lut4_I1_O)        0.124     6.215 r  domainChange_count[5]_i_1/O
                         net (fo=6, routed)           0.624     6.839    domainChange_count[5]_i_1_n_0
    SLICE_X17Y3          FDRE                                         r  domainChange_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.577     8.504    clk_100M
    SLICE_X17Y3          FDRE                                         r  domainChange_count_reg[0]/C
                         clock pessimism              0.577     9.080    
                         clock uncertainty           -0.077     9.003    
    SLICE_X17Y3          FDRE (Setup_fdre_C_R)       -0.429     8.574    domainChange_count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.574    
                         arrival time                          -6.839    
  -------------------------------------------------------------------
                         slack                                  1.735    

Slack (MET) :             1.746ns  (required time - arrival time)
  Source:                 currentData_state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decimal_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.908ns  (logic 0.707ns (24.311%)  route 2.201ns (75.689%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns = ( 4.142 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.754     4.142    clk_100M
    SLICE_X17Y1          FDRE                                         r  currentData_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDRE (Prop_fdre_C_Q)         0.459     4.601 f  currentData_state_reg[0]/Q
                         net (fo=27, routed)          0.846     5.447    currentData_state[0]
    SLICE_X18Y2          LUT3 (Prop_lut3_I0_O)        0.124     5.571 f  decimal[7]_i_3/O
                         net (fo=1, routed)           0.658     6.230    decimal[7]_i_3_n_0
    SLICE_X18Y2          LUT5 (Prop_lut5_I3_O)        0.124     6.354 r  decimal[7]_i_1/O
                         net (fo=8, routed)           0.697     7.051    decimal[7]_i_1_n_0
    SLICE_X21Y3          FDRE                                         r  decimal_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.576     8.503    clk_100M
    SLICE_X21Y3          FDRE                                         r  decimal_reg[0]/C
                         clock pessimism              0.577     9.079    
                         clock uncertainty           -0.077     9.002    
    SLICE_X21Y3          FDRE (Setup_fdre_C_CE)      -0.205     8.797    decimal_reg[0]
  -------------------------------------------------------------------
                         required time                          8.797    
                         arrival time                          -7.051    
  -------------------------------------------------------------------
                         slack                                  1.746    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.622    -0.557    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X7Y8           FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.416 f  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.054    -0.362    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/quot_o[31]_31[3]
    SLICE_X6Y8           LUT1 (Prop_lut1_I0_O)        0.045    -0.317 r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/D[3]
    SLICE_X6Y8           FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.891    -0.794    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X6Y8           FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism              0.250    -0.544    
    SLICE_X6Y8           FDRE (Hold_fdre_C_D)         0.121    -0.423    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.624    -0.555    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/aclk
    SLICE_X7Y2           FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=1, routed)           0.054    -0.360    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/D[5]
    SLICE_X6Y2           FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.893    -0.792    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/aclk
    SLICE_X6Y2           FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism              0.250    -0.542    
    SLICE_X6Y2           FDRE (Hold_fdre_C_D)         0.076    -0.466    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.620    -0.559    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X3Y12          FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=1, routed)           0.056    -0.362    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[19]_0[9]
    SLICE_X3Y12          FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.889    -0.796    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X3Y12          FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism              0.237    -0.559    
    SLICE_X3Y12          FDRE (Hold_fdre_C_D)         0.078    -0.481    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.623    -0.556    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/aclk
    SLICE_X5Y6           FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=1, routed)           0.056    -0.359    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/D[6]
    SLICE_X5Y6           FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.892    -0.793    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/aclk
    SLICE_X5Y6           FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism              0.237    -0.556    
    SLICE_X5Y6           FDRE (Hold_fdre_C_D)         0.078    -0.478    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.620    -0.559    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X3Y12          FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.362    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[19]_0[4]
    SLICE_X3Y12          FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.889    -0.796    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X3Y12          FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism              0.237    -0.559    
    SLICE_X3Y12          FDRE (Hold_fdre_C_D)         0.076    -0.483    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.585    -0.594    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X25Y13         FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]/Q
                         net (fo=1, routed)           0.056    -0.397    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[27]_0[11]
    SLICE_X25Y13         FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.852    -0.833    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X25Y13         FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[11]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X25Y13         FDRE (Hold_fdre_C_D)         0.076    -0.518    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.585    -0.594    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X25Y14         FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=1, routed)           0.056    -0.397    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[28]_0[9]
    SLICE_X25Y14         FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.852    -0.833    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X25Y14         FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X25Y14         FDRE (Hold_fdre_C_D)         0.076    -0.518    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.589    -0.590    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X24Y5          FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[15]/Q
                         net (fo=1, routed)           0.062    -0.387    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/D[16]
    SLICE_X24Y5          FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.857    -0.828    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X24Y5          FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X24Y5          FDRE (Hold_fdre_C_D)         0.078    -0.512    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_data_y_int_dly/gen_rtl.gen_reg.d_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.591    -0.588    arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/aclk
    SLICE_X19Y11         FDRE                                         r  arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[4]/Q
                         net (fo=3, routed)           0.092    -0.354    arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_data_y_int_dly/B[4]
    SLICE_X18Y11         FDRE                                         r  arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_data_y_int_dly/gen_rtl.gen_reg.d_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.861    -0.824    arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_data_y_int_dly/aclk
    SLICE_X18Y11         FDRE                                         r  arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_data_y_int_dly/gen_rtl.gen_reg.d_reg_reg[4]/C
                         clock pessimism              0.249    -0.575    
    SLICE_X18Y11         FDRE (Hold_fdre_C_D)         0.083    -0.492    arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_data_y_int_dly/gen_rtl.gen_reg.d_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.070%)  route 0.115ns (44.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.588    -0.591    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X29Y4          FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[17]/Q
                         net (fo=1, routed)           0.115    -0.335    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/D[0]
    SLICE_X27Y3          FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.857    -0.828    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X27Y3          FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.273    -0.555    
    SLICE_X27Y3          FDRE (Hold_fdre_C_D)         0.066    -0.489    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100M_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    mmcm/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X1Y0       TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X1Y1       RadiansToDegrees/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X0Y0       TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X18Y1      IPsubtracter_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X18Y1      IPsubtracter_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X22Y1      RadToDeg_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X21Y1      RadToDeg_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X21Y1      RadToDeg_count_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y4      arcTangent/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[7].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[1]_srl9/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y4      arcTangent/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[7].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[2]_srl9/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y5      arcTangent/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rdy_cr/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0]_srl13/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X14Y5      RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y5      RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][1]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y4      arcTangent/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[7].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[1]_srl9/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y4      arcTangent/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[7].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[2]_srl9/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y5      arcTangent/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rdy_cr/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0]_srl13/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X14Y5      RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y5      RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][1]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y5      arcTangent/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rdy_cr/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0]_srl13/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y5      arcTangent/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rdy_cr/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0]_srl13/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X14Y5      RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y5      RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][1]_srl1/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X22Y14     RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y14     RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][0]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y4      arcTangent/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[7].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[1]_srl9/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y4      arcTangent/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[7].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[1]_srl9/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y4      arcTangent/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[7].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[2]_srl9/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y4      arcTangent/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[7].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[2]_srl9/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_10M_clk_wiz_0
  To Clock:  clk_10M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       51.092ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       55.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             51.092ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0 rise@111.111ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        3.679ns  (logic 0.721ns (19.596%)  route 2.958ns (80.404%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 109.614 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.778ns = ( 54.778 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.834    54.778    clk_10M
    SLICE_X7Y3           FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.422    55.200 f  current_state_reg[0]/Q
                         net (fo=30, routed)          1.530    56.730    current_state[0]
    SLICE_X13Y1          LUT3 (Prop_lut3_I2_O)        0.299    57.029 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.428    58.457    inVal[31]_i_1_n_0
    SLICE_X20Y4          FDRE                                         r  inVal_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.576   109.614    clk_10M
    SLICE_X20Y4          FDRE                                         r  inVal_reg[5]/C
                         clock pessimism              0.577   110.191    
                         clock uncertainty           -0.117   110.073    
    SLICE_X20Y4          FDRE (Setup_fdre_C_R)       -0.524   109.549    inVal_reg[5]
  -------------------------------------------------------------------
                         required time                        109.549    
                         arrival time                         -58.457    
  -------------------------------------------------------------------
                         slack                                 51.092    

Slack (MET) :             51.104ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0 rise@111.111ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        3.668ns  (logic 0.721ns (19.657%)  route 2.947ns (80.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 109.615 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.778ns = ( 54.778 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.834    54.778    clk_10M
    SLICE_X7Y3           FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.422    55.200 f  current_state_reg[0]/Q
                         net (fo=30, routed)          1.530    56.730    current_state[0]
    SLICE_X13Y1          LUT3 (Prop_lut3_I2_O)        0.299    57.029 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.417    58.446    inVal[31]_i_1_n_0
    SLICE_X20Y1          FDRE                                         r  inVal_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.577   109.615    clk_10M
    SLICE_X20Y1          FDRE                                         r  inVal_reg[10]/C
                         clock pessimism              0.577   110.192    
                         clock uncertainty           -0.117   110.074    
    SLICE_X20Y1          FDRE (Setup_fdre_C_R)       -0.524   109.550    inVal_reg[10]
  -------------------------------------------------------------------
                         required time                        109.550    
                         arrival time                         -58.446    
  -------------------------------------------------------------------
                         slack                                 51.104    

Slack (MET) :             51.104ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0 rise@111.111ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        3.668ns  (logic 0.721ns (19.657%)  route 2.947ns (80.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 109.615 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.778ns = ( 54.778 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.834    54.778    clk_10M
    SLICE_X7Y3           FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.422    55.200 f  current_state_reg[0]/Q
                         net (fo=30, routed)          1.530    56.730    current_state[0]
    SLICE_X13Y1          LUT3 (Prop_lut3_I2_O)        0.299    57.029 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.417    58.446    inVal[31]_i_1_n_0
    SLICE_X20Y1          FDRE                                         r  inVal_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.577   109.615    clk_10M
    SLICE_X20Y1          FDRE                                         r  inVal_reg[2]/C
                         clock pessimism              0.577   110.192    
                         clock uncertainty           -0.117   110.074    
    SLICE_X20Y1          FDRE (Setup_fdre_C_R)       -0.524   109.550    inVal_reg[2]
  -------------------------------------------------------------------
                         required time                        109.550    
                         arrival time                         -58.446    
  -------------------------------------------------------------------
                         slack                                 51.104    

Slack (MET) :             51.104ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0 rise@111.111ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        3.668ns  (logic 0.721ns (19.657%)  route 2.947ns (80.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 109.615 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.778ns = ( 54.778 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.834    54.778    clk_10M
    SLICE_X7Y3           FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.422    55.200 f  current_state_reg[0]/Q
                         net (fo=30, routed)          1.530    56.730    current_state[0]
    SLICE_X13Y1          LUT3 (Prop_lut3_I2_O)        0.299    57.029 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.417    58.446    inVal[31]_i_1_n_0
    SLICE_X20Y1          FDRE                                         r  inVal_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.577   109.615    clk_10M
    SLICE_X20Y1          FDRE                                         r  inVal_reg[3]/C
                         clock pessimism              0.577   110.192    
                         clock uncertainty           -0.117   110.074    
    SLICE_X20Y1          FDRE (Setup_fdre_C_R)       -0.524   109.550    inVal_reg[3]
  -------------------------------------------------------------------
                         required time                        109.550    
                         arrival time                         -58.446    
  -------------------------------------------------------------------
                         slack                                 51.104    

Slack (MET) :             51.104ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0 rise@111.111ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        3.668ns  (logic 0.721ns (19.657%)  route 2.947ns (80.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 109.615 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.778ns = ( 54.778 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.834    54.778    clk_10M
    SLICE_X7Y3           FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.422    55.200 f  current_state_reg[0]/Q
                         net (fo=30, routed)          1.530    56.730    current_state[0]
    SLICE_X13Y1          LUT3 (Prop_lut3_I2_O)        0.299    57.029 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.417    58.446    inVal[31]_i_1_n_0
    SLICE_X20Y1          FDRE                                         r  inVal_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.577   109.615    clk_10M
    SLICE_X20Y1          FDRE                                         r  inVal_reg[4]/C
                         clock pessimism              0.577   110.192    
                         clock uncertainty           -0.117   110.074    
    SLICE_X20Y1          FDRE (Setup_fdre_C_R)       -0.524   109.550    inVal_reg[4]
  -------------------------------------------------------------------
                         required time                        109.550    
                         arrival time                         -58.446    
  -------------------------------------------------------------------
                         slack                                 51.104    

Slack (MET) :             51.104ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0 rise@111.111ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        3.668ns  (logic 0.721ns (19.657%)  route 2.947ns (80.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 109.615 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.778ns = ( 54.778 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.834    54.778    clk_10M
    SLICE_X7Y3           FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.422    55.200 f  current_state_reg[0]/Q
                         net (fo=30, routed)          1.530    56.730    current_state[0]
    SLICE_X13Y1          LUT3 (Prop_lut3_I2_O)        0.299    57.029 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.417    58.446    inVal[31]_i_1_n_0
    SLICE_X20Y1          FDRE                                         r  inVal_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.577   109.615    clk_10M
    SLICE_X20Y1          FDRE                                         r  inVal_reg[6]/C
                         clock pessimism              0.577   110.192    
                         clock uncertainty           -0.117   110.074    
    SLICE_X20Y1          FDRE (Setup_fdre_C_R)       -0.524   109.550    inVal_reg[6]
  -------------------------------------------------------------------
                         required time                        109.550    
                         arrival time                         -58.446    
  -------------------------------------------------------------------
                         slack                                 51.104    

Slack (MET) :             51.104ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0 rise@111.111ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        3.668ns  (logic 0.721ns (19.657%)  route 2.947ns (80.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 109.615 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.778ns = ( 54.778 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.834    54.778    clk_10M
    SLICE_X7Y3           FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.422    55.200 f  current_state_reg[0]/Q
                         net (fo=30, routed)          1.530    56.730    current_state[0]
    SLICE_X13Y1          LUT3 (Prop_lut3_I2_O)        0.299    57.029 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.417    58.446    inVal[31]_i_1_n_0
    SLICE_X20Y1          FDRE                                         r  inVal_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.577   109.615    clk_10M
    SLICE_X20Y1          FDRE                                         r  inVal_reg[7]/C
                         clock pessimism              0.577   110.192    
                         clock uncertainty           -0.117   110.074    
    SLICE_X20Y1          FDRE (Setup_fdre_C_R)       -0.524   109.550    inVal_reg[7]
  -------------------------------------------------------------------
                         required time                        109.550    
                         arrival time                         -58.446    
  -------------------------------------------------------------------
                         slack                                 51.104    

Slack (MET) :             51.104ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0 rise@111.111ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        3.668ns  (logic 0.721ns (19.657%)  route 2.947ns (80.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 109.615 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.778ns = ( 54.778 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.834    54.778    clk_10M
    SLICE_X7Y3           FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.422    55.200 f  current_state_reg[0]/Q
                         net (fo=30, routed)          1.530    56.730    current_state[0]
    SLICE_X13Y1          LUT3 (Prop_lut3_I2_O)        0.299    57.029 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.417    58.446    inVal[31]_i_1_n_0
    SLICE_X20Y1          FDRE                                         r  inVal_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.577   109.615    clk_10M
    SLICE_X20Y1          FDRE                                         r  inVal_reg[8]/C
                         clock pessimism              0.577   110.192    
                         clock uncertainty           -0.117   110.074    
    SLICE_X20Y1          FDRE (Setup_fdre_C_R)       -0.524   109.550    inVal_reg[8]
  -------------------------------------------------------------------
                         required time                        109.550    
                         arrival time                         -58.446    
  -------------------------------------------------------------------
                         slack                                 51.104    

Slack (MET) :             51.104ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0 rise@111.111ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        3.668ns  (logic 0.721ns (19.657%)  route 2.947ns (80.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 109.615 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.778ns = ( 54.778 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.834    54.778    clk_10M
    SLICE_X7Y3           FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.422    55.200 f  current_state_reg[0]/Q
                         net (fo=30, routed)          1.530    56.730    current_state[0]
    SLICE_X13Y1          LUT3 (Prop_lut3_I2_O)        0.299    57.029 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.417    58.446    inVal[31]_i_1_n_0
    SLICE_X20Y1          FDRE                                         r  inVal_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.577   109.615    clk_10M
    SLICE_X20Y1          FDRE                                         r  inVal_reg[9]/C
                         clock pessimism              0.577   110.192    
                         clock uncertainty           -0.117   110.074    
    SLICE_X20Y1          FDRE (Setup_fdre_C_R)       -0.524   109.550    inVal_reg[9]
  -------------------------------------------------------------------
                         required time                        109.550    
                         arrival time                         -58.446    
  -------------------------------------------------------------------
                         slack                                 51.104    

Slack (MET) :             51.354ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0 rise@111.111ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        3.514ns  (logic 0.721ns (20.515%)  route 2.793ns (79.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 109.616 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.778ns = ( 54.778 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.834    54.778    clk_10M
    SLICE_X7Y3           FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.422    55.200 f  current_state_reg[0]/Q
                         net (fo=30, routed)          1.530    56.730    current_state[0]
    SLICE_X13Y1          LUT3 (Prop_lut3_I2_O)        0.299    57.029 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.264    58.292    inVal[31]_i_1_n_0
    SLICE_X19Y1          FDRE                                         r  inVal_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.578   109.616    clk_10M
    SLICE_X19Y1          FDRE                                         r  inVal_reg[11]/C
                         clock pessimism              0.577   110.193    
                         clock uncertainty           -0.117   110.075    
    SLICE_X19Y1          FDRE (Setup_fdre_C_R)       -0.429   109.646    inVal_reg[11]
  -------------------------------------------------------------------
                         required time                        109.646    
                         arrival time                         -58.292    
  -------------------------------------------------------------------
                         slack                                 51.354    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 transferVal_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            transferVal_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 fall@55.556ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        0.300ns  (logic 0.191ns (63.568%)  route 0.109ns (36.433%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns = ( 54.735 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.584ns = ( 54.972 - 55.556 ) 
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    55.814 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    56.254    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    53.833 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    54.351    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    54.377 f  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.595    54.972    clk_10M
    SLICE_X9Y0           FDRE                                         r  transferVal_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDRE (Prop_fdre_C_Q)         0.146    55.118 r  transferVal_reg[13]/Q
                         net (fo=1, routed)           0.109    55.227    transferVal[13]
    SLICE_X11Y1          LUT6 (Prop_lut6_I0_O)        0.045    55.272 r  transferVal[14]_i_1/O
                         net (fo=1, routed)           0.000    55.272    transferVal[14]_i_1_n_0
    SLICE_X11Y1          FDRE                                         r  transferVal_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    56.002 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    56.482    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    53.278 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    53.842    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    53.871 f  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.864    54.735    clk_10M
    SLICE_X11Y1          FDRE                                         r  transferVal_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.273    55.008    
    SLICE_X11Y1          FDRE (Hold_fdre_C_D)         0.099    55.107    transferVal_reg[14]
  -------------------------------------------------------------------
                         required time                        -55.107    
                         arrival time                          55.272    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 inVal_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.164ns (72.151%)  route 0.063ns (27.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.585    clk_10M
    SLICE_X16Y0          FDRE                                         r  inVal_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  inVal_reg[25]/Q
                         net (fo=3, routed)           0.063    -0.357    p_2_in[26]
    SLICE_X17Y0          FDRE                                         r  inVal_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.864    -0.821    clk_10M
    SLICE_X17Y0          FDRE                                         r  inVal_reg[26]/C
                         clock pessimism              0.249    -0.572    
    SLICE_X17Y0          FDRE (Hold_fdre_C_D)         0.046    -0.526    inVal_reg[26]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 inVal_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            magnXoffset_2s_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.094%)  route 0.128ns (43.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.585    clk_10M
    SLICE_X16Y0          FDRE                                         r  inVal_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  inVal_reg[31]/Q
                         net (fo=2, routed)           0.128    -0.292    inVal_reg_n_0_[31]
    SLICE_X13Y0          FDRE                                         r  magnXoffset_2s_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.864    -0.821    clk_10M
    SLICE_X13Y0          FDRE                                         r  magnXoffset_2s_reg[7]/C
                         clock pessimism              0.273    -0.548    
    SLICE_X13Y0          FDRE (Hold_fdre_C_D)         0.078    -0.470    magnXoffset_2s_reg[7]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 inVal_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            magnXoffset_2s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.298%)  route 0.124ns (46.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.585    clk_10M
    SLICE_X17Y0          FDRE                                         r  inVal_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  inVal_reg[26]/Q
                         net (fo=3, routed)           0.124    -0.320    p_2_in[27]
    SLICE_X13Y0          FDRE                                         r  magnXoffset_2s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.864    -0.821    clk_10M
    SLICE_X13Y0          FDRE                                         r  magnXoffset_2s_reg[2]/C
                         clock pessimism              0.273    -0.548    
    SLICE_X13Y0          FDRE (Hold_fdre_C_D)         0.047    -0.501    magnXoffset_2s_reg[2]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 inVal_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.585    clk_10M
    SLICE_X17Y0          FDRE                                         r  inVal_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  inVal_reg[27]/Q
                         net (fo=3, routed)           0.122    -0.321    p_2_in[28]
    SLICE_X17Y0          FDRE                                         r  inVal_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.864    -0.821    clk_10M
    SLICE_X17Y0          FDRE                                         r  inVal_reg[28]/C
                         clock pessimism              0.236    -0.585    
    SLICE_X17Y0          FDRE (Hold_fdre_C_D)         0.070    -0.515    inVal_reg[28]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 inVal_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            magnXdata_2s_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.221%)  route 0.138ns (45.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.585    clk_10M
    SLICE_X16Y2          FDRE                                         r  inVal_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  inVal_reg[17]/Q
                         net (fo=3, routed)           0.138    -0.282    p_2_in[18]
    SLICE_X15Y2          FDRE                                         r  magnXdata_2s_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.864    -0.821    clk_10M
    SLICE_X15Y2          FDRE                                         r  magnXdata_2s_reg[9]/C
                         clock pessimism              0.273    -0.548    
    SLICE_X15Y2          FDRE (Hold_fdre_C_D)         0.072    -0.476    magnXdata_2s_reg[9]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 inVal_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            magnXdata_2s_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.487%)  route 0.137ns (45.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.585    clk_10M
    SLICE_X16Y2          FDRE                                         r  inVal_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  inVal_reg[18]/Q
                         net (fo=3, routed)           0.137    -0.284    p_2_in[19]
    SLICE_X15Y2          FDRE                                         r  magnXdata_2s_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.864    -0.821    clk_10M
    SLICE_X15Y2          FDRE                                         r  magnXdata_2s_reg[10]/C
                         clock pessimism              0.273    -0.548    
    SLICE_X15Y2          FDRE (Hold_fdre_C_D)         0.070    -0.478    magnXdata_2s_reg[10]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 inVal_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            magnXdata_2s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.255%)  route 0.138ns (45.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.585    clk_10M
    SLICE_X16Y0          FDRE                                         r  inVal_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  inVal_reg[24]/Q
                         net (fo=3, routed)           0.138    -0.282    p_2_in[25]
    SLICE_X15Y0          FDRE                                         r  magnXdata_2s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.864    -0.821    clk_10M
    SLICE_X15Y0          FDRE                                         r  magnXdata_2s_reg[0]/C
                         clock pessimism              0.273    -0.548    
    SLICE_X15Y0          FDRE (Hold_fdre_C_D)         0.070    -0.478    magnXdata_2s_reg[0]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 inVal_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.645%)  route 0.132ns (48.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.585    clk_10M
    SLICE_X17Y0          FDRE                                         r  inVal_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  inVal_reg[29]/Q
                         net (fo=3, routed)           0.132    -0.312    p_2_in[30]
    SLICE_X17Y0          FDRE                                         r  inVal_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.864    -0.821    clk_10M
    SLICE_X17Y0          FDRE                                         r  inVal_reg[30]/C
                         clock pessimism              0.236    -0.585    
    SLICE_X17Y0          FDRE (Hold_fdre_C_D)         0.075    -0.510    inVal_reg[30]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 inVal_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            magnXoffset_2s_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.088%)  route 0.139ns (45.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.593    -0.586    clk_10M
    SLICE_X16Y3          FDRE                                         r  inVal_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y3          FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  inVal_reg[21]/Q
                         net (fo=3, routed)           0.139    -0.282    p_2_in[22]
    SLICE_X13Y3          FDRE                                         r  magnXoffset_2s_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.863    -0.822    clk_10M
    SLICE_X13Y3          FDRE                                         r  magnXoffset_2s_reg[13]/C
                         clock pessimism              0.273    -0.549    
    SLICE_X13Y3          FDRE (Hold_fdre_C_D)         0.066    -0.483    magnXoffset_2s_reg[13]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10M_clk_wiz_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { mmcm/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y1    mmcm/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         111.111     109.862    MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X9Y2       bitsOut_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X9Y2       bitsOut_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X9Y2       bitsOut_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X11Y3      bitsOut_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X11Y3      bitsOut_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X11Y3      bitsOut_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X11Y2      ctrl_reg1_n_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X7Y1       ctrl_reg2_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       111.111     102.249    MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X17Y2      data_en_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X10Y1      inVal_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X20Y1      inVal_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X20Y1      inVal_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X19Y1      inVal_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X19Y1      inVal_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X19Y1      inVal_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X19Y1      inVal_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X19Y1      inVal_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X16Y1      inVal_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X11Y3      bitsOut_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X11Y3      bitsOut_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X11Y3      bitsOut_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X11Y2      ctrl_reg1_n_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X7Y1       ctrl_reg2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X7Y1       ctrl_reg3_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X11Y2      get_magn_data_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X11Y4      mosi_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X11Y2      status_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X11Y1      transferVal_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_10M_clk_wiz_0_1
  To Clock:  clk_100M_clk_wiz_0_1

Setup :          193  Failing Endpoints,  Worst Slack       -2.177ns,  Total Violation     -370.547ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.177ns  (required time - arrival time)
  Source:                 magnXoffset_2s_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0_1 rise@890.000ns - clk_10M_clk_wiz_0_1 rise@888.889ns)
  Data Path Delay:        2.433ns  (logic 0.456ns (18.743%)  route 1.977ns (81.257%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 888.595 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.857ns = ( 888.032 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.755   888.032    clk_10M
    SLICE_X13Y2          FDRE                                         r  magnXoffset_2s_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDRE (Prop_fdre_C_Q)         0.456   888.488 r  magnXoffset_2s_reg[15]/Q
                         net (fo=34, routed)          1.977   890.465    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[15]
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.669   888.595    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.288   888.883    
                         clock uncertainty           -0.233   888.650    
    DSP48_X0Y0           DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -0.362   888.288    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                        888.288    
                         arrival time                        -890.465    
  -------------------------------------------------------------------
                         slack                                 -2.177    

Slack (VIOLATED) :        -2.155ns  (required time - arrival time)
  Source:                 magnXoffset_2s_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0_1 rise@890.000ns - clk_10M_clk_wiz_0_1 rise@888.889ns)
  Data Path Delay:        2.151ns  (logic 0.419ns (19.483%)  route 1.732ns (80.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 888.595 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.857ns = ( 888.032 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.755   888.032    clk_10M
    SLICE_X13Y0          FDRE                                         r  magnXoffset_2s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y0          FDRE (Prop_fdre_C_Q)         0.419   888.451 r  magnXoffset_2s_reg[5]/Q
                         net (fo=1, routed)           1.732   890.183    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[5]
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.669   888.595    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.288   888.883    
                         clock uncertainty           -0.233   888.650    
    DSP48_X0Y0           DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.622   888.028    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                        888.028    
                         arrival time                        -890.183    
  -------------------------------------------------------------------
                         slack                                 -2.155    

Slack (VIOLATED) :        -2.143ns  (required time - arrival time)
  Source:                 magnXoffset_2s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0_1 rise@890.000ns - clk_10M_clk_wiz_0_1 rise@888.889ns)
  Data Path Delay:        2.311ns  (logic 0.456ns (19.732%)  route 1.855ns (80.268%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 888.595 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.857ns = ( 888.032 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.755   888.032    clk_10M
    SLICE_X13Y0          FDRE                                         r  magnXoffset_2s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y0          FDRE (Prop_fdre_C_Q)         0.456   888.488 r  magnXoffset_2s_reg[2]/Q
                         net (fo=1, routed)           1.855   890.343    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[2]
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.669   888.595    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.288   888.883    
                         clock uncertainty           -0.233   888.650    
    DSP48_X0Y0           DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.450   888.200    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                        888.200    
                         arrival time                        -890.343    
  -------------------------------------------------------------------
                         slack                                 -2.143    

Slack (VIOLATED) :        -2.137ns  (required time - arrival time)
  Source:                 magnXoffset_2s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0_1 rise@890.000ns - clk_10M_clk_wiz_0_1 rise@888.889ns)
  Data Path Delay:        2.130ns  (logic 0.419ns (19.669%)  route 1.711ns (80.331%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 888.595 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.857ns = ( 888.032 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.755   888.032    clk_10M
    SLICE_X13Y0          FDRE                                         r  magnXoffset_2s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y0          FDRE (Prop_fdre_C_Q)         0.419   888.451 r  magnXoffset_2s_reg[4]/Q
                         net (fo=1, routed)           1.711   890.163    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[4]
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.669   888.595    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.288   888.883    
                         clock uncertainty           -0.233   888.650    
    DSP48_X0Y0           DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.625   888.025    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                        888.025    
                         arrival time                        -890.163    
  -------------------------------------------------------------------
                         slack                                 -2.137    

Slack (VIOLATED) :        -2.136ns  (required time - arrival time)
  Source:                 magnXoffset_2s_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0_1 rise@890.000ns - clk_10M_clk_wiz_0_1 rise@888.889ns)
  Data Path Delay:        2.129ns  (logic 0.419ns (19.681%)  route 1.710ns (80.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 888.595 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.857ns = ( 888.032 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.755   888.032    clk_10M
    SLICE_X13Y0          FDRE                                         r  magnXoffset_2s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y0          FDRE (Prop_fdre_C_Q)         0.419   888.451 r  magnXoffset_2s_reg[7]/Q
                         net (fo=1, routed)           1.710   890.161    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[7]
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.669   888.595    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.288   888.883    
                         clock uncertainty           -0.233   888.650    
    DSP48_X0Y0           DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.625   888.025    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                        888.025    
                         arrival time                        -890.161    
  -------------------------------------------------------------------
                         slack                                 -2.136    

Slack (VIOLATED) :        -2.116ns  (required time - arrival time)
  Source:                 magnYoffset_2s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0_1 rise@890.000ns - clk_10M_clk_wiz_0_1 rise@888.889ns)
  Data Path Delay:        2.113ns  (logic 0.478ns (22.619%)  route 1.635ns (77.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 888.593 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.859ns = ( 888.030 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.753   888.030    clk_10M
    SLICE_X20Y0          FDRE                                         r  magnYoffset_2s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.478   888.508 r  magnYoffset_2s_reg[4]/Q
                         net (fo=1, routed)           1.635   890.143    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[4]
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.667   888.593    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.288   888.881    
                         clock uncertainty           -0.233   888.648    
    DSP48_X1Y0           DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.621   888.027    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                        888.027    
                         arrival time                        -890.144    
  -------------------------------------------------------------------
                         slack                                 -2.116    

Slack (VIOLATED) :        -2.100ns  (required time - arrival time)
  Source:                 magnXoffset_2s_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0_1 rise@890.000ns - clk_10M_clk_wiz_0_1 rise@888.889ns)
  Data Path Delay:        2.095ns  (logic 0.419ns (19.997%)  route 1.676ns (80.003%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 888.595 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.857ns = ( 888.032 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.755   888.032    clk_10M
    SLICE_X13Y0          FDRE                                         r  magnXoffset_2s_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y0          FDRE (Prop_fdre_C_Q)         0.419   888.451 r  magnXoffset_2s_reg[6]/Q
                         net (fo=1, routed)           1.676   890.128    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[6]
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.669   888.595    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.288   888.883    
                         clock uncertainty           -0.233   888.650    
    DSP48_X0Y0           DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.623   888.027    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                        888.027    
                         arrival time                        -890.128    
  -------------------------------------------------------------------
                         slack                                 -2.100    

Slack (VIOLATED) :        -2.084ns  (required time - arrival time)
  Source:                 magnXoffset_2s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0_1 rise@890.000ns - clk_10M_clk_wiz_0_1 rise@888.889ns)
  Data Path Delay:        2.252ns  (logic 0.456ns (20.246%)  route 1.796ns (79.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 888.595 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.857ns = ( 888.032 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.755   888.032    clk_10M
    SLICE_X13Y0          FDRE                                         r  magnXoffset_2s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y0          FDRE (Prop_fdre_C_Q)         0.456   888.488 r  magnXoffset_2s_reg[1]/Q
                         net (fo=1, routed)           1.796   890.285    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[1]
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.669   888.595    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.288   888.883    
                         clock uncertainty           -0.233   888.650    
    DSP48_X0Y0           DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.450   888.200    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                        888.200    
                         arrival time                        -890.285    
  -------------------------------------------------------------------
                         slack                                 -2.084    

Slack (VIOLATED) :        -2.079ns  (required time - arrival time)
  Source:                 magnXoffset_2s_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0_1 rise@890.000ns - clk_10M_clk_wiz_0_1 rise@888.889ns)
  Data Path Delay:        2.247ns  (logic 0.456ns (20.296%)  route 1.791ns (79.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 888.595 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.857ns = ( 888.032 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.755   888.032    clk_10M
    SLICE_X13Y2          FDRE                                         r  magnXoffset_2s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDRE (Prop_fdre_C_Q)         0.456   888.488 r  magnXoffset_2s_reg[10]/Q
                         net (fo=1, routed)           1.791   890.279    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[10]
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.669   888.595    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.288   888.883    
                         clock uncertainty           -0.233   888.650    
    DSP48_X0Y0           DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450   888.200    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                        888.200    
                         arrival time                        -890.279    
  -------------------------------------------------------------------
                         slack                                 -2.079    

Slack (VIOLATED) :        -2.068ns  (required time - arrival time)
  Source:                 magnYoffset_2s_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0_1 rise@890.000ns - clk_10M_clk_wiz_0_1 rise@888.889ns)
  Data Path Delay:        2.065ns  (logic 0.478ns (23.149%)  route 1.587ns (76.851%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 888.593 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.859ns = ( 888.030 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.753   888.030    clk_10M
    SLICE_X20Y2          FDRE                                         r  magnYoffset_2s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y2          FDRE (Prop_fdre_C_Q)         0.478   888.508 r  magnYoffset_2s_reg[9]/Q
                         net (fo=1, routed)           1.587   890.095    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[9]
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.667   888.593    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.288   888.881    
                         clock uncertainty           -0.233   888.648    
    DSP48_X1Y0           DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.621   888.027    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                        888.027    
                         arrival time                        -890.095    
  -------------------------------------------------------------------
                         slack                                 -2.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 magnYoffset_2s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.164ns (20.124%)  route 0.651ns (79.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.585    clk_10M
    SLICE_X20Y0          FDRE                                         r  magnYoffset_2s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  magnYoffset_2s_reg[2]/Q
                         net (fo=1, routed)           0.651     0.230    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[2]
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.953    -0.732    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.556    -0.177    
                         clock uncertainty            0.233     0.056    
    DSP48_X1Y0           DSP48E1 (Hold_dsp48e1_CLK_B[2])
                                                      0.082     0.138    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -0.138    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 magnXdata_2s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.141ns (16.598%)  route 0.709ns (83.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.595    -0.584    clk_10M
    SLICE_X15Y0          FDRE                                         r  magnXdata_2s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  magnXdata_2s_reg[0]/Q
                         net (fo=1, routed)           0.709     0.266    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[0]
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.954    -0.731    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.556    -0.176    
                         clock uncertainty            0.233     0.057    
    DSP48_X0Y0           DSP48E1 (Hold_dsp48e1_CLK_C[0])
                                                      0.096     0.153    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 magnYoffset_2s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.164ns (19.527%)  route 0.676ns (80.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.585    clk_10M
    SLICE_X20Y2          FDRE                                         r  magnYoffset_2s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  magnYoffset_2s_reg[11]/Q
                         net (fo=1, routed)           0.676     0.255    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[11]
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.953    -0.732    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.556    -0.177    
                         clock uncertainty            0.233     0.056    
    DSP48_X1Y0           DSP48E1 (Hold_dsp48e1_CLK_B[11])
                                                      0.082     0.138    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -0.138    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 magnYoffset_2s_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.164ns (19.355%)  route 0.683ns (80.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.585    clk_10M
    SLICE_X20Y2          FDRE                                         r  magnYoffset_2s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  magnYoffset_2s_reg[8]/Q
                         net (fo=1, routed)           0.683     0.263    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[8]
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.953    -0.732    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.556    -0.177    
                         clock uncertainty            0.233     0.056    
    DSP48_X1Y0           DSP48E1 (Hold_dsp48e1_CLK_B[8])
                                                      0.082     0.138    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -0.138    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 magnXdata_2s_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.141ns (16.142%)  route 0.732ns (83.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.595    -0.584    clk_10M
    SLICE_X15Y1          FDRE                                         r  magnXdata_2s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  magnXdata_2s_reg[5]/Q
                         net (fo=1, routed)           0.732     0.290    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[5]
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.954    -0.731    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.556    -0.176    
                         clock uncertainty            0.233     0.057    
    DSP48_X0Y0           DSP48E1 (Hold_dsp48e1_CLK_C[5])
                                                      0.096     0.153    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 magnYdata_2s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.141ns (16.120%)  route 0.734ns (83.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.585    clk_10M
    SLICE_X21Y0          FDRE                                         r  magnYdata_2s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  magnYdata_2s_reg[2]/Q
                         net (fo=1, routed)           0.734     0.290    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[2]
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.953    -0.732    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.556    -0.177    
                         clock uncertainty            0.233     0.056    
    DSP48_X1Y0           DSP48E1 (Hold_dsp48e1_CLK_C[2])
                                                      0.096     0.152    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 magnYdata_2s_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.128ns (15.557%)  route 0.695ns (84.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.585    clk_10M
    SLICE_X21Y0          FDRE                                         r  magnYdata_2s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y0          FDRE (Prop_fdre_C_Q)         0.128    -0.457 r  magnYdata_2s_reg[7]/Q
                         net (fo=1, routed)           0.695     0.238    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[7]
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.953    -0.732    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.556    -0.177    
                         clock uncertainty            0.233     0.056    
    DSP48_X1Y0           DSP48E1 (Hold_dsp48e1_CLK_C[7])
                                                      0.043     0.099    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 magnXdata_2s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.141ns (16.072%)  route 0.736ns (83.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.595    -0.584    clk_10M
    SLICE_X15Y0          FDRE                                         r  magnXdata_2s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  magnXdata_2s_reg[2]/Q
                         net (fo=1, routed)           0.736     0.294    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[2]
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.954    -0.731    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.556    -0.176    
                         clock uncertainty            0.233     0.057    
    DSP48_X0Y0           DSP48E1 (Hold_dsp48e1_CLK_C[2])
                                                      0.096     0.153    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 magnYdata_2s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.141ns (15.933%)  route 0.744ns (84.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.585    clk_10M
    SLICE_X21Y0          FDRE                                         r  magnYdata_2s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  magnYdata_2s_reg[1]/Q
                         net (fo=1, routed)           0.744     0.300    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[1]
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.953    -0.732    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.556    -0.177    
                         clock uncertainty            0.233     0.056    
    DSP48_X1Y0           DSP48E1 (Hold_dsp48e1_CLK_C[1])
                                                      0.096     0.152    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 magnYdata_2s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.141ns (15.921%)  route 0.745ns (84.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.585    clk_10M
    SLICE_X21Y0          FDRE                                         r  magnYdata_2s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  magnYdata_2s_reg[3]/Q
                         net (fo=1, routed)           0.745     0.301    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[3]
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.953    -0.732    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.556    -0.177    
                         clock uncertainty            0.233     0.056    
    DSP48_X1Y0           DSP48E1 (Hold_dsp48e1_CLK_C[3])
                                                      0.096     0.152    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  0.149    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0
  To Clock:  clk_100M_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.542ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.542ns  (required time - arrival time)
  Source:                 reverseBitOrder_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            currentData_state_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0_1 fall@5.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.353ns  (logic 1.199ns (35.757%)  route 2.154ns (64.243%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 3.505 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.754    -0.858    clk_100M
    SLICE_X15Y4          FDRE                                         r  reverseBitOrder_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDRE (Prop_fdre_C_Q)         0.419    -0.439 f  reverseBitOrder_count_reg[1]/Q
                         net (fo=5, routed)           0.882     0.443    reverseBitOrder_count[1]
    SLICE_X15Y4          LUT5 (Prop_lut5_I3_O)        0.329     0.772 r  currentData_state[0]_i_6/O
                         net (fo=1, routed)           0.323     1.095    currentData_state[0]_i_6_n_0
    SLICE_X16Y4          LUT6 (Prop_lut6_I5_O)        0.327     1.422 r  currentData_state[0]_i_3/O
                         net (fo=1, routed)           0.949     2.372    currentData_state[0]_i_3_n_0
    SLICE_X17Y1          LUT6 (Prop_lut6_I2_O)        0.124     2.496 r  currentData_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.496    currentData_state[0]_i_1_n_0
    SLICE_X17Y1          FDRE                                         r  currentData_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     0.144 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     1.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.926 f  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.578     3.505    clk_100M
    SLICE_X17Y1          FDRE                                         r  currentData_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.577     4.081    
                         clock uncertainty           -0.077     4.004    
    SLICE_X17Y1          FDRE (Setup_fdre_C_D)        0.034     4.038    currentData_state_reg[0]
  -------------------------------------------------------------------
                         required time                          4.038    
                         arrival time                          -2.496    
  -------------------------------------------------------------------
                         slack                                  1.542    

Slack (MET) :             1.561ns  (required time - arrival time)
  Source:                 currentData_state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadToDeg_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.775ns  (logic 0.583ns (21.013%)  route 2.192ns (78.987%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns = ( 4.142 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.754     4.142    clk_100M
    SLICE_X17Y1          FDRE                                         r  currentData_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDRE (Prop_fdre_C_Q)         0.459     4.601 f  currentData_state_reg[1]/Q
                         net (fo=24, routed)          1.696     6.297    currentData_state[1]
    SLICE_X22Y1          LUT4 (Prop_lut4_I2_O)        0.124     6.421 r  RadToDeg_count[4]_i_1/O
                         net (fo=5, routed)           0.495     6.917    RadToDeg_count[4]_i_1_n_0
    SLICE_X22Y1          FDRE                                         r  RadToDeg_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.576     8.503    clk_100M
    SLICE_X22Y1          FDRE                                         r  RadToDeg_count_reg[0]/C
                         clock pessimism              0.577     9.079    
                         clock uncertainty           -0.077     9.002    
    SLICE_X22Y1          FDRE (Setup_fdre_C_R)       -0.524     8.478    RadToDeg_count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.478    
                         arrival time                          -6.917    
  -------------------------------------------------------------------
                         slack                                  1.561    

Slack (MET) :             1.561ns  (required time - arrival time)
  Source:                 currentData_state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadToDeg_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.775ns  (logic 0.583ns (21.013%)  route 2.192ns (78.987%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns = ( 4.142 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.754     4.142    clk_100M
    SLICE_X17Y1          FDRE                                         r  currentData_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDRE (Prop_fdre_C_Q)         0.459     4.601 f  currentData_state_reg[1]/Q
                         net (fo=24, routed)          1.696     6.297    currentData_state[1]
    SLICE_X22Y1          LUT4 (Prop_lut4_I2_O)        0.124     6.421 r  RadToDeg_count[4]_i_1/O
                         net (fo=5, routed)           0.495     6.917    RadToDeg_count[4]_i_1_n_0
    SLICE_X22Y1          FDRE                                         r  RadToDeg_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.576     8.503    clk_100M
    SLICE_X22Y1          FDRE                                         r  RadToDeg_count_reg[3]/C
                         clock pessimism              0.577     9.079    
                         clock uncertainty           -0.077     9.002    
    SLICE_X22Y1          FDRE (Setup_fdre_C_R)       -0.524     8.478    RadToDeg_count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.478    
                         arrival time                          -6.917    
  -------------------------------------------------------------------
                         slack                                  1.561    

Slack (MET) :             1.732ns  (required time - arrival time)
  Source:                 currentData_state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reverseBitOrder_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.700ns  (logic 0.583ns (21.593%)  route 2.117ns (78.407%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns = ( 4.142 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.754     4.142    clk_100M
    SLICE_X17Y1          FDRE                                         r  currentData_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDRE (Prop_fdre_C_Q)         0.459     4.601 f  currentData_state_reg[1]/Q
                         net (fo=24, routed)          1.331     5.933    currentData_state[1]
    SLICE_X14Y4          LUT4 (Prop_lut4_I0_O)        0.124     6.057 r  reverseBitOrder_count[4]_i_1/O
                         net (fo=5, routed)           0.786     6.842    reverseBitOrder_count[4]_i_1_n_0
    SLICE_X15Y4          FDRE                                         r  reverseBitOrder_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.577     8.504    clk_100M
    SLICE_X15Y4          FDRE                                         r  reverseBitOrder_count_reg[0]/C
                         clock pessimism              0.577     9.080    
                         clock uncertainty           -0.077     9.003    
    SLICE_X15Y4          FDRE (Setup_fdre_C_R)       -0.429     8.574    reverseBitOrder_count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.574    
                         arrival time                          -6.842    
  -------------------------------------------------------------------
                         slack                                  1.732    

Slack (MET) :             1.732ns  (required time - arrival time)
  Source:                 currentData_state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reverseBitOrder_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.700ns  (logic 0.583ns (21.593%)  route 2.117ns (78.407%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns = ( 4.142 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.754     4.142    clk_100M
    SLICE_X17Y1          FDRE                                         r  currentData_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDRE (Prop_fdre_C_Q)         0.459     4.601 f  currentData_state_reg[1]/Q
                         net (fo=24, routed)          1.331     5.933    currentData_state[1]
    SLICE_X14Y4          LUT4 (Prop_lut4_I0_O)        0.124     6.057 r  reverseBitOrder_count[4]_i_1/O
                         net (fo=5, routed)           0.786     6.842    reverseBitOrder_count[4]_i_1_n_0
    SLICE_X15Y4          FDRE                                         r  reverseBitOrder_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.577     8.504    clk_100M
    SLICE_X15Y4          FDRE                                         r  reverseBitOrder_count_reg[1]/C
                         clock pessimism              0.577     9.080    
                         clock uncertainty           -0.077     9.003    
    SLICE_X15Y4          FDRE (Setup_fdre_C_R)       -0.429     8.574    reverseBitOrder_count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.574    
                         arrival time                          -6.842    
  -------------------------------------------------------------------
                         slack                                  1.732    

Slack (MET) :             1.732ns  (required time - arrival time)
  Source:                 currentData_state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reverseBitOrder_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.700ns  (logic 0.583ns (21.593%)  route 2.117ns (78.407%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns = ( 4.142 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.754     4.142    clk_100M
    SLICE_X17Y1          FDRE                                         r  currentData_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDRE (Prop_fdre_C_Q)         0.459     4.601 f  currentData_state_reg[1]/Q
                         net (fo=24, routed)          1.331     5.933    currentData_state[1]
    SLICE_X14Y4          LUT4 (Prop_lut4_I0_O)        0.124     6.057 r  reverseBitOrder_count[4]_i_1/O
                         net (fo=5, routed)           0.786     6.842    reverseBitOrder_count[4]_i_1_n_0
    SLICE_X15Y4          FDRE                                         r  reverseBitOrder_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.577     8.504    clk_100M
    SLICE_X15Y4          FDRE                                         r  reverseBitOrder_count_reg[2]/C
                         clock pessimism              0.577     9.080    
                         clock uncertainty           -0.077     9.003    
    SLICE_X15Y4          FDRE (Setup_fdre_C_R)       -0.429     8.574    reverseBitOrder_count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.574    
                         arrival time                          -6.842    
  -------------------------------------------------------------------
                         slack                                  1.732    

Slack (MET) :             1.732ns  (required time - arrival time)
  Source:                 currentData_state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reverseBitOrder_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.700ns  (logic 0.583ns (21.593%)  route 2.117ns (78.407%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns = ( 4.142 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.754     4.142    clk_100M
    SLICE_X17Y1          FDRE                                         r  currentData_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDRE (Prop_fdre_C_Q)         0.459     4.601 f  currentData_state_reg[1]/Q
                         net (fo=24, routed)          1.331     5.933    currentData_state[1]
    SLICE_X14Y4          LUT4 (Prop_lut4_I0_O)        0.124     6.057 r  reverseBitOrder_count[4]_i_1/O
                         net (fo=5, routed)           0.786     6.842    reverseBitOrder_count[4]_i_1_n_0
    SLICE_X15Y4          FDRE                                         r  reverseBitOrder_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.577     8.504    clk_100M
    SLICE_X15Y4          FDRE                                         r  reverseBitOrder_count_reg[3]/C
                         clock pessimism              0.577     9.080    
                         clock uncertainty           -0.077     9.003    
    SLICE_X15Y4          FDRE (Setup_fdre_C_R)       -0.429     8.574    reverseBitOrder_count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.574    
                         arrival time                          -6.842    
  -------------------------------------------------------------------
                         slack                                  1.732    

Slack (MET) :             1.732ns  (required time - arrival time)
  Source:                 currentData_state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reverseBitOrder_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.700ns  (logic 0.583ns (21.593%)  route 2.117ns (78.407%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns = ( 4.142 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.754     4.142    clk_100M
    SLICE_X17Y1          FDRE                                         r  currentData_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDRE (Prop_fdre_C_Q)         0.459     4.601 f  currentData_state_reg[1]/Q
                         net (fo=24, routed)          1.331     5.933    currentData_state[1]
    SLICE_X14Y4          LUT4 (Prop_lut4_I0_O)        0.124     6.057 r  reverseBitOrder_count[4]_i_1/O
                         net (fo=5, routed)           0.786     6.842    reverseBitOrder_count[4]_i_1_n_0
    SLICE_X15Y4          FDRE                                         r  reverseBitOrder_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.577     8.504    clk_100M
    SLICE_X15Y4          FDRE                                         r  reverseBitOrder_count_reg[4]/C
                         clock pessimism              0.577     9.080    
                         clock uncertainty           -0.077     9.003    
    SLICE_X15Y4          FDRE (Setup_fdre_C_R)       -0.429     8.574    reverseBitOrder_count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.574    
                         arrival time                          -6.842    
  -------------------------------------------------------------------
                         slack                                  1.732    

Slack (MET) :             1.735ns  (required time - arrival time)
  Source:                 currentData_state_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            domainChange_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.699ns  (logic 0.583ns (21.599%)  route 2.116ns (78.401%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.861ns = ( 4.139 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.751     4.139    clk_100M
    SLICE_X23Y1          FDRE                                         r  currentData_state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y1          FDRE (Prop_fdre_C_Q)         0.459     4.598 f  currentData_state_reg[3]/Q
                         net (fo=22, routed)          1.493     6.091    currentData_state[3]
    SLICE_X15Y2          LUT4 (Prop_lut4_I1_O)        0.124     6.215 r  domainChange_count[5]_i_1/O
                         net (fo=6, routed)           0.624     6.839    domainChange_count[5]_i_1_n_0
    SLICE_X17Y3          FDRE                                         r  domainChange_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.577     8.504    clk_100M
    SLICE_X17Y3          FDRE                                         r  domainChange_count_reg[0]/C
                         clock pessimism              0.577     9.080    
                         clock uncertainty           -0.077     9.003    
    SLICE_X17Y3          FDRE (Setup_fdre_C_R)       -0.429     8.574    domainChange_count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.574    
                         arrival time                          -6.839    
  -------------------------------------------------------------------
                         slack                                  1.735    

Slack (MET) :             1.746ns  (required time - arrival time)
  Source:                 currentData_state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decimal_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.908ns  (logic 0.707ns (24.311%)  route 2.201ns (75.689%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns = ( 4.142 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.754     4.142    clk_100M
    SLICE_X17Y1          FDRE                                         r  currentData_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDRE (Prop_fdre_C_Q)         0.459     4.601 f  currentData_state_reg[0]/Q
                         net (fo=27, routed)          0.846     5.447    currentData_state[0]
    SLICE_X18Y2          LUT3 (Prop_lut3_I0_O)        0.124     5.571 f  decimal[7]_i_3/O
                         net (fo=1, routed)           0.658     6.230    decimal[7]_i_3_n_0
    SLICE_X18Y2          LUT5 (Prop_lut5_I3_O)        0.124     6.354 r  decimal[7]_i_1/O
                         net (fo=8, routed)           0.697     7.051    decimal[7]_i_1_n_0
    SLICE_X21Y3          FDRE                                         r  decimal_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.576     8.503    clk_100M
    SLICE_X21Y3          FDRE                                         r  decimal_reg[0]/C
                         clock pessimism              0.577     9.079    
                         clock uncertainty           -0.077     9.002    
    SLICE_X21Y3          FDRE (Setup_fdre_C_CE)      -0.205     8.797    decimal_reg[0]
  -------------------------------------------------------------------
                         required time                          8.797    
                         arrival time                          -7.051    
  -------------------------------------------------------------------
                         slack                                  1.746    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.622    -0.557    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X7Y8           FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.416 f  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.054    -0.362    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/quot_o[31]_31[3]
    SLICE_X6Y8           LUT1 (Prop_lut1_I0_O)        0.045    -0.317 r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/D[3]
    SLICE_X6Y8           FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.891    -0.794    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X6Y8           FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism              0.250    -0.544    
                         clock uncertainty            0.077    -0.466    
    SLICE_X6Y8           FDRE (Hold_fdre_C_D)         0.121    -0.345    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.624    -0.555    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/aclk
    SLICE_X7Y2           FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=1, routed)           0.054    -0.360    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/D[5]
    SLICE_X6Y2           FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.893    -0.792    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/aclk
    SLICE_X6Y2           FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism              0.250    -0.542    
                         clock uncertainty            0.077    -0.464    
    SLICE_X6Y2           FDRE (Hold_fdre_C_D)         0.076    -0.388    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.620    -0.559    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X3Y12          FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=1, routed)           0.056    -0.362    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[19]_0[9]
    SLICE_X3Y12          FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.889    -0.796    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X3Y12          FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism              0.237    -0.559    
                         clock uncertainty            0.077    -0.481    
    SLICE_X3Y12          FDRE (Hold_fdre_C_D)         0.078    -0.403    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.623    -0.556    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/aclk
    SLICE_X5Y6           FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=1, routed)           0.056    -0.359    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/D[6]
    SLICE_X5Y6           FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.892    -0.793    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/aclk
    SLICE_X5Y6           FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism              0.237    -0.556    
                         clock uncertainty            0.077    -0.478    
    SLICE_X5Y6           FDRE (Hold_fdre_C_D)         0.078    -0.400    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.620    -0.559    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X3Y12          FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.362    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[19]_0[4]
    SLICE_X3Y12          FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.889    -0.796    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X3Y12          FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism              0.237    -0.559    
                         clock uncertainty            0.077    -0.481    
    SLICE_X3Y12          FDRE (Hold_fdre_C_D)         0.076    -0.405    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.585    -0.594    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X25Y13         FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]/Q
                         net (fo=1, routed)           0.056    -0.397    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[27]_0[11]
    SLICE_X25Y13         FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.852    -0.833    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X25Y13         FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[11]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.077    -0.516    
    SLICE_X25Y13         FDRE (Hold_fdre_C_D)         0.076    -0.440    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.585    -0.594    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X25Y14         FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=1, routed)           0.056    -0.397    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[28]_0[9]
    SLICE_X25Y14         FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.852    -0.833    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X25Y14         FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.077    -0.516    
    SLICE_X25Y14         FDRE (Hold_fdre_C_D)         0.076    -0.440    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.589    -0.590    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X24Y5          FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[15]/Q
                         net (fo=1, routed)           0.062    -0.387    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/D[16]
    SLICE_X24Y5          FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.857    -0.828    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X24Y5          FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism              0.238    -0.590    
                         clock uncertainty            0.077    -0.512    
    SLICE_X24Y5          FDRE (Hold_fdre_C_D)         0.078    -0.434    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_data_y_int_dly/gen_rtl.gen_reg.d_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.591    -0.588    arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/aclk
    SLICE_X19Y11         FDRE                                         r  arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[4]/Q
                         net (fo=3, routed)           0.092    -0.354    arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_data_y_int_dly/B[4]
    SLICE_X18Y11         FDRE                                         r  arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_data_y_int_dly/gen_rtl.gen_reg.d_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.861    -0.824    arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_data_y_int_dly/aclk
    SLICE_X18Y11         FDRE                                         r  arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_data_y_int_dly/gen_rtl.gen_reg.d_reg_reg[4]/C
                         clock pessimism              0.249    -0.575    
                         clock uncertainty            0.077    -0.497    
    SLICE_X18Y11         FDRE (Hold_fdre_C_D)         0.083    -0.414    arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_data_y_int_dly/gen_rtl.gen_reg.d_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.070%)  route 0.115ns (44.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.588    -0.591    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X29Y4          FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[17]/Q
                         net (fo=1, routed)           0.115    -0.335    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/D[0]
    SLICE_X27Y3          FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.857    -0.828    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X27Y3          FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.273    -0.555    
                         clock uncertainty            0.077    -0.477    
    SLICE_X27Y3          FDRE (Hold_fdre_C_D)         0.066    -0.411    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.077    





---------------------------------------------------------------------------------------------------
From Clock:  clk_10M_clk_wiz_0
  To Clock:  clk_100M_clk_wiz_0_1

Setup :          193  Failing Endpoints,  Worst Slack       -2.181ns,  Total Violation     -371.370ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.181ns  (required time - arrival time)
  Source:                 magnXoffset_2s_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0_1 rise@890.000ns - clk_10M_clk_wiz_0 rise@888.889ns)
  Data Path Delay:        2.433ns  (logic 0.456ns (18.743%)  route 1.977ns (81.257%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 888.595 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.857ns = ( 888.032 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.755   888.032    clk_10M
    SLICE_X13Y2          FDRE                                         r  magnXoffset_2s_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDRE (Prop_fdre_C_Q)         0.456   888.488 r  magnXoffset_2s_reg[15]/Q
                         net (fo=34, routed)          1.977   890.465    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[15]
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.669   888.595    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.288   888.883    
                         clock uncertainty           -0.237   888.646    
    DSP48_X0Y0           DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -0.362   888.284    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                        888.284    
                         arrival time                        -890.465    
  -------------------------------------------------------------------
                         slack                                 -2.181    

Slack (VIOLATED) :        -2.159ns  (required time - arrival time)
  Source:                 magnXoffset_2s_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0_1 rise@890.000ns - clk_10M_clk_wiz_0 rise@888.889ns)
  Data Path Delay:        2.151ns  (logic 0.419ns (19.483%)  route 1.732ns (80.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 888.595 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.857ns = ( 888.032 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.755   888.032    clk_10M
    SLICE_X13Y0          FDRE                                         r  magnXoffset_2s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y0          FDRE (Prop_fdre_C_Q)         0.419   888.451 r  magnXoffset_2s_reg[5]/Q
                         net (fo=1, routed)           1.732   890.183    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[5]
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.669   888.595    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.288   888.883    
                         clock uncertainty           -0.237   888.646    
    DSP48_X0Y0           DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.622   888.024    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                        888.024    
                         arrival time                        -890.183    
  -------------------------------------------------------------------
                         slack                                 -2.159    

Slack (VIOLATED) :        -2.147ns  (required time - arrival time)
  Source:                 magnXoffset_2s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0_1 rise@890.000ns - clk_10M_clk_wiz_0 rise@888.889ns)
  Data Path Delay:        2.311ns  (logic 0.456ns (19.732%)  route 1.855ns (80.268%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 888.595 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.857ns = ( 888.032 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.755   888.032    clk_10M
    SLICE_X13Y0          FDRE                                         r  magnXoffset_2s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y0          FDRE (Prop_fdre_C_Q)         0.456   888.488 r  magnXoffset_2s_reg[2]/Q
                         net (fo=1, routed)           1.855   890.343    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[2]
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.669   888.595    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.288   888.883    
                         clock uncertainty           -0.237   888.646    
    DSP48_X0Y0           DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.450   888.196    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                        888.196    
                         arrival time                        -890.343    
  -------------------------------------------------------------------
                         slack                                 -2.147    

Slack (VIOLATED) :        -2.142ns  (required time - arrival time)
  Source:                 magnXoffset_2s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0_1 rise@890.000ns - clk_10M_clk_wiz_0 rise@888.889ns)
  Data Path Delay:        2.130ns  (logic 0.419ns (19.669%)  route 1.711ns (80.331%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 888.595 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.857ns = ( 888.032 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.755   888.032    clk_10M
    SLICE_X13Y0          FDRE                                         r  magnXoffset_2s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y0          FDRE (Prop_fdre_C_Q)         0.419   888.451 r  magnXoffset_2s_reg[4]/Q
                         net (fo=1, routed)           1.711   890.163    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[4]
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.669   888.595    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.288   888.883    
                         clock uncertainty           -0.237   888.646    
    DSP48_X0Y0           DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.625   888.021    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                        888.021    
                         arrival time                        -890.163    
  -------------------------------------------------------------------
                         slack                                 -2.142    

Slack (VIOLATED) :        -2.140ns  (required time - arrival time)
  Source:                 magnXoffset_2s_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0_1 rise@890.000ns - clk_10M_clk_wiz_0 rise@888.889ns)
  Data Path Delay:        2.129ns  (logic 0.419ns (19.681%)  route 1.710ns (80.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 888.595 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.857ns = ( 888.032 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.755   888.032    clk_10M
    SLICE_X13Y0          FDRE                                         r  magnXoffset_2s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y0          FDRE (Prop_fdre_C_Q)         0.419   888.451 r  magnXoffset_2s_reg[7]/Q
                         net (fo=1, routed)           1.710   890.161    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[7]
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.669   888.595    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.288   888.883    
                         clock uncertainty           -0.237   888.646    
    DSP48_X0Y0           DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.625   888.021    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                        888.021    
                         arrival time                        -890.161    
  -------------------------------------------------------------------
                         slack                                 -2.140    

Slack (VIOLATED) :        -2.121ns  (required time - arrival time)
  Source:                 magnYoffset_2s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0_1 rise@890.000ns - clk_10M_clk_wiz_0 rise@888.889ns)
  Data Path Delay:        2.113ns  (logic 0.478ns (22.619%)  route 1.635ns (77.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 888.593 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.859ns = ( 888.030 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.753   888.030    clk_10M
    SLICE_X20Y0          FDRE                                         r  magnYoffset_2s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.478   888.508 r  magnYoffset_2s_reg[4]/Q
                         net (fo=1, routed)           1.635   890.143    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[4]
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.667   888.593    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.288   888.881    
                         clock uncertainty           -0.237   888.644    
    DSP48_X1Y0           DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.621   888.023    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                        888.023    
                         arrival time                        -890.144    
  -------------------------------------------------------------------
                         slack                                 -2.121    

Slack (VIOLATED) :        -2.105ns  (required time - arrival time)
  Source:                 magnXoffset_2s_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0_1 rise@890.000ns - clk_10M_clk_wiz_0 rise@888.889ns)
  Data Path Delay:        2.095ns  (logic 0.419ns (19.997%)  route 1.676ns (80.003%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 888.595 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.857ns = ( 888.032 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.755   888.032    clk_10M
    SLICE_X13Y0          FDRE                                         r  magnXoffset_2s_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y0          FDRE (Prop_fdre_C_Q)         0.419   888.451 r  magnXoffset_2s_reg[6]/Q
                         net (fo=1, routed)           1.676   890.128    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[6]
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.669   888.595    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.288   888.883    
                         clock uncertainty           -0.237   888.646    
    DSP48_X0Y0           DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.623   888.023    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                        888.023    
                         arrival time                        -890.128    
  -------------------------------------------------------------------
                         slack                                 -2.105    

Slack (VIOLATED) :        -2.089ns  (required time - arrival time)
  Source:                 magnXoffset_2s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0_1 rise@890.000ns - clk_10M_clk_wiz_0 rise@888.889ns)
  Data Path Delay:        2.252ns  (logic 0.456ns (20.246%)  route 1.796ns (79.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 888.595 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.857ns = ( 888.032 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.755   888.032    clk_10M
    SLICE_X13Y0          FDRE                                         r  magnXoffset_2s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y0          FDRE (Prop_fdre_C_Q)         0.456   888.488 r  magnXoffset_2s_reg[1]/Q
                         net (fo=1, routed)           1.796   890.285    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[1]
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.669   888.595    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.288   888.883    
                         clock uncertainty           -0.237   888.646    
    DSP48_X0Y0           DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.450   888.196    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                        888.196    
                         arrival time                        -890.285    
  -------------------------------------------------------------------
                         slack                                 -2.089    

Slack (VIOLATED) :        -2.083ns  (required time - arrival time)
  Source:                 magnXoffset_2s_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0_1 rise@890.000ns - clk_10M_clk_wiz_0 rise@888.889ns)
  Data Path Delay:        2.247ns  (logic 0.456ns (20.296%)  route 1.791ns (79.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 888.595 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.857ns = ( 888.032 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.755   888.032    clk_10M
    SLICE_X13Y2          FDRE                                         r  magnXoffset_2s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDRE (Prop_fdre_C_Q)         0.456   888.488 r  magnXoffset_2s_reg[10]/Q
                         net (fo=1, routed)           1.791   890.279    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[10]
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.669   888.595    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.288   888.883    
                         clock uncertainty           -0.237   888.646    
    DSP48_X0Y0           DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450   888.196    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                        888.196    
                         arrival time                        -890.279    
  -------------------------------------------------------------------
                         slack                                 -2.083    

Slack (VIOLATED) :        -2.072ns  (required time - arrival time)
  Source:                 magnYoffset_2s_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0_1 rise@890.000ns - clk_10M_clk_wiz_0 rise@888.889ns)
  Data Path Delay:        2.065ns  (logic 0.478ns (23.149%)  route 1.587ns (76.851%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 888.593 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.859ns = ( 888.030 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.753   888.030    clk_10M
    SLICE_X20Y2          FDRE                                         r  magnYoffset_2s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y2          FDRE (Prop_fdre_C_Q)         0.478   888.508 r  magnYoffset_2s_reg[9]/Q
                         net (fo=1, routed)           1.587   890.095    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[9]
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.667   888.593    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.288   888.881    
                         clock uncertainty           -0.237   888.644    
    DSP48_X1Y0           DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.621   888.023    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                        888.023    
                         arrival time                        -890.095    
  -------------------------------------------------------------------
                         slack                                 -2.072    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 magnYoffset_2s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.164ns (20.124%)  route 0.651ns (79.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.585    clk_10M
    SLICE_X20Y0          FDRE                                         r  magnYoffset_2s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  magnYoffset_2s_reg[2]/Q
                         net (fo=1, routed)           0.651     0.230    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[2]
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.953    -0.732    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.556    -0.177    
                         clock uncertainty            0.237     0.061    
    DSP48_X1Y0           DSP48E1 (Hold_dsp48e1_CLK_B[2])
                                                      0.082     0.143    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 magnXdata_2s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.141ns (16.598%)  route 0.709ns (83.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.595    -0.584    clk_10M
    SLICE_X15Y0          FDRE                                         r  magnXdata_2s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  magnXdata_2s_reg[0]/Q
                         net (fo=1, routed)           0.709     0.266    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[0]
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.954    -0.731    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.556    -0.176    
                         clock uncertainty            0.237     0.062    
    DSP48_X0Y0           DSP48E1 (Hold_dsp48e1_CLK_C[0])
                                                      0.096     0.158    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -0.158    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 magnYoffset_2s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.164ns (19.527%)  route 0.676ns (80.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.585    clk_10M
    SLICE_X20Y2          FDRE                                         r  magnYoffset_2s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  magnYoffset_2s_reg[11]/Q
                         net (fo=1, routed)           0.676     0.255    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[11]
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.953    -0.732    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.556    -0.177    
                         clock uncertainty            0.237     0.061    
    DSP48_X1Y0           DSP48E1 (Hold_dsp48e1_CLK_B[11])
                                                      0.082     0.143    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 magnYoffset_2s_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.164ns (19.355%)  route 0.683ns (80.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.585    clk_10M
    SLICE_X20Y2          FDRE                                         r  magnYoffset_2s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  magnYoffset_2s_reg[8]/Q
                         net (fo=1, routed)           0.683     0.263    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[8]
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.953    -0.732    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.556    -0.177    
                         clock uncertainty            0.237     0.061    
    DSP48_X1Y0           DSP48E1 (Hold_dsp48e1_CLK_B[8])
                                                      0.082     0.143    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 magnXdata_2s_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.141ns (16.142%)  route 0.732ns (83.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.595    -0.584    clk_10M
    SLICE_X15Y1          FDRE                                         r  magnXdata_2s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  magnXdata_2s_reg[5]/Q
                         net (fo=1, routed)           0.732     0.290    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[5]
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.954    -0.731    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.556    -0.176    
                         clock uncertainty            0.237     0.062    
    DSP48_X0Y0           DSP48E1 (Hold_dsp48e1_CLK_C[5])
                                                      0.096     0.158    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -0.158    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 magnYdata_2s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.141ns (16.120%)  route 0.734ns (83.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.585    clk_10M
    SLICE_X21Y0          FDRE                                         r  magnYdata_2s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  magnYdata_2s_reg[2]/Q
                         net (fo=1, routed)           0.734     0.290    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[2]
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.953    -0.732    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.556    -0.177    
                         clock uncertainty            0.237     0.061    
    DSP48_X1Y0           DSP48E1 (Hold_dsp48e1_CLK_C[2])
                                                      0.096     0.157    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -0.157    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 magnYdata_2s_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.128ns (15.557%)  route 0.695ns (84.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.585    clk_10M
    SLICE_X21Y0          FDRE                                         r  magnYdata_2s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y0          FDRE (Prop_fdre_C_Q)         0.128    -0.457 r  magnYdata_2s_reg[7]/Q
                         net (fo=1, routed)           0.695     0.238    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[7]
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.953    -0.732    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.556    -0.177    
                         clock uncertainty            0.237     0.061    
    DSP48_X1Y0           DSP48E1 (Hold_dsp48e1_CLK_C[7])
                                                      0.043     0.104    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 magnXdata_2s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.141ns (16.072%)  route 0.736ns (83.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.595    -0.584    clk_10M
    SLICE_X15Y0          FDRE                                         r  magnXdata_2s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  magnXdata_2s_reg[2]/Q
                         net (fo=1, routed)           0.736     0.294    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[2]
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.954    -0.731    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.556    -0.176    
                         clock uncertainty            0.237     0.062    
    DSP48_X0Y0           DSP48E1 (Hold_dsp48e1_CLK_C[2])
                                                      0.096     0.158    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -0.158    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 magnYdata_2s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.141ns (15.933%)  route 0.744ns (84.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.585    clk_10M
    SLICE_X21Y0          FDRE                                         r  magnYdata_2s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  magnYdata_2s_reg[1]/Q
                         net (fo=1, routed)           0.744     0.300    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[1]
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.953    -0.732    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.556    -0.177    
                         clock uncertainty            0.237     0.061    
    DSP48_X1Y0           DSP48E1 (Hold_dsp48e1_CLK_C[1])
                                                      0.096     0.157    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -0.157    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 magnYdata_2s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.141ns (15.921%)  route 0.745ns (84.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.585    clk_10M
    SLICE_X21Y0          FDRE                                         r  magnYdata_2s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  magnYdata_2s_reg[3]/Q
                         net (fo=1, routed)           0.745     0.301    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[3]
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.953    -0.732    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.556    -0.177    
                         clock uncertainty            0.237     0.061    
    DSP48_X1Y0           DSP48E1 (Hold_dsp48e1_CLK_C[3])
                                                      0.096     0.157    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -0.157    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  0.144    





---------------------------------------------------------------------------------------------------
From Clock:  clk_10M_clk_wiz_0
  To Clock:  clk_10M_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       51.092ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             51.092ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0_1 rise@111.111ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        3.679ns  (logic 0.721ns (19.596%)  route 2.958ns (80.404%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 109.614 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.778ns = ( 54.778 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.834    54.778    clk_10M
    SLICE_X7Y3           FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.422    55.200 f  current_state_reg[0]/Q
                         net (fo=30, routed)          1.530    56.730    current_state[0]
    SLICE_X13Y1          LUT3 (Prop_lut3_I2_O)        0.299    57.029 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.428    58.457    inVal[31]_i_1_n_0
    SLICE_X20Y4          FDRE                                         r  inVal_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.576   109.614    clk_10M
    SLICE_X20Y4          FDRE                                         r  inVal_reg[5]/C
                         clock pessimism              0.577   110.191    
                         clock uncertainty           -0.117   110.073    
    SLICE_X20Y4          FDRE (Setup_fdre_C_R)       -0.524   109.549    inVal_reg[5]
  -------------------------------------------------------------------
                         required time                        109.549    
                         arrival time                         -58.457    
  -------------------------------------------------------------------
                         slack                                 51.092    

Slack (MET) :             51.104ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0_1 rise@111.111ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        3.668ns  (logic 0.721ns (19.657%)  route 2.947ns (80.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 109.615 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.778ns = ( 54.778 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.834    54.778    clk_10M
    SLICE_X7Y3           FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.422    55.200 f  current_state_reg[0]/Q
                         net (fo=30, routed)          1.530    56.730    current_state[0]
    SLICE_X13Y1          LUT3 (Prop_lut3_I2_O)        0.299    57.029 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.417    58.446    inVal[31]_i_1_n_0
    SLICE_X20Y1          FDRE                                         r  inVal_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.577   109.615    clk_10M
    SLICE_X20Y1          FDRE                                         r  inVal_reg[10]/C
                         clock pessimism              0.577   110.192    
                         clock uncertainty           -0.117   110.074    
    SLICE_X20Y1          FDRE (Setup_fdre_C_R)       -0.524   109.550    inVal_reg[10]
  -------------------------------------------------------------------
                         required time                        109.550    
                         arrival time                         -58.446    
  -------------------------------------------------------------------
                         slack                                 51.104    

Slack (MET) :             51.104ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0_1 rise@111.111ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        3.668ns  (logic 0.721ns (19.657%)  route 2.947ns (80.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 109.615 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.778ns = ( 54.778 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.834    54.778    clk_10M
    SLICE_X7Y3           FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.422    55.200 f  current_state_reg[0]/Q
                         net (fo=30, routed)          1.530    56.730    current_state[0]
    SLICE_X13Y1          LUT3 (Prop_lut3_I2_O)        0.299    57.029 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.417    58.446    inVal[31]_i_1_n_0
    SLICE_X20Y1          FDRE                                         r  inVal_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.577   109.615    clk_10M
    SLICE_X20Y1          FDRE                                         r  inVal_reg[2]/C
                         clock pessimism              0.577   110.192    
                         clock uncertainty           -0.117   110.074    
    SLICE_X20Y1          FDRE (Setup_fdre_C_R)       -0.524   109.550    inVal_reg[2]
  -------------------------------------------------------------------
                         required time                        109.550    
                         arrival time                         -58.446    
  -------------------------------------------------------------------
                         slack                                 51.104    

Slack (MET) :             51.104ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0_1 rise@111.111ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        3.668ns  (logic 0.721ns (19.657%)  route 2.947ns (80.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 109.615 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.778ns = ( 54.778 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.834    54.778    clk_10M
    SLICE_X7Y3           FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.422    55.200 f  current_state_reg[0]/Q
                         net (fo=30, routed)          1.530    56.730    current_state[0]
    SLICE_X13Y1          LUT3 (Prop_lut3_I2_O)        0.299    57.029 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.417    58.446    inVal[31]_i_1_n_0
    SLICE_X20Y1          FDRE                                         r  inVal_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.577   109.615    clk_10M
    SLICE_X20Y1          FDRE                                         r  inVal_reg[3]/C
                         clock pessimism              0.577   110.192    
                         clock uncertainty           -0.117   110.074    
    SLICE_X20Y1          FDRE (Setup_fdre_C_R)       -0.524   109.550    inVal_reg[3]
  -------------------------------------------------------------------
                         required time                        109.550    
                         arrival time                         -58.446    
  -------------------------------------------------------------------
                         slack                                 51.104    

Slack (MET) :             51.104ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0_1 rise@111.111ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        3.668ns  (logic 0.721ns (19.657%)  route 2.947ns (80.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 109.615 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.778ns = ( 54.778 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.834    54.778    clk_10M
    SLICE_X7Y3           FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.422    55.200 f  current_state_reg[0]/Q
                         net (fo=30, routed)          1.530    56.730    current_state[0]
    SLICE_X13Y1          LUT3 (Prop_lut3_I2_O)        0.299    57.029 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.417    58.446    inVal[31]_i_1_n_0
    SLICE_X20Y1          FDRE                                         r  inVal_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.577   109.615    clk_10M
    SLICE_X20Y1          FDRE                                         r  inVal_reg[4]/C
                         clock pessimism              0.577   110.192    
                         clock uncertainty           -0.117   110.074    
    SLICE_X20Y1          FDRE (Setup_fdre_C_R)       -0.524   109.550    inVal_reg[4]
  -------------------------------------------------------------------
                         required time                        109.550    
                         arrival time                         -58.446    
  -------------------------------------------------------------------
                         slack                                 51.104    

Slack (MET) :             51.104ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0_1 rise@111.111ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        3.668ns  (logic 0.721ns (19.657%)  route 2.947ns (80.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 109.615 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.778ns = ( 54.778 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.834    54.778    clk_10M
    SLICE_X7Y3           FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.422    55.200 f  current_state_reg[0]/Q
                         net (fo=30, routed)          1.530    56.730    current_state[0]
    SLICE_X13Y1          LUT3 (Prop_lut3_I2_O)        0.299    57.029 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.417    58.446    inVal[31]_i_1_n_0
    SLICE_X20Y1          FDRE                                         r  inVal_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.577   109.615    clk_10M
    SLICE_X20Y1          FDRE                                         r  inVal_reg[6]/C
                         clock pessimism              0.577   110.192    
                         clock uncertainty           -0.117   110.074    
    SLICE_X20Y1          FDRE (Setup_fdre_C_R)       -0.524   109.550    inVal_reg[6]
  -------------------------------------------------------------------
                         required time                        109.550    
                         arrival time                         -58.446    
  -------------------------------------------------------------------
                         slack                                 51.104    

Slack (MET) :             51.104ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0_1 rise@111.111ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        3.668ns  (logic 0.721ns (19.657%)  route 2.947ns (80.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 109.615 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.778ns = ( 54.778 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.834    54.778    clk_10M
    SLICE_X7Y3           FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.422    55.200 f  current_state_reg[0]/Q
                         net (fo=30, routed)          1.530    56.730    current_state[0]
    SLICE_X13Y1          LUT3 (Prop_lut3_I2_O)        0.299    57.029 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.417    58.446    inVal[31]_i_1_n_0
    SLICE_X20Y1          FDRE                                         r  inVal_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.577   109.615    clk_10M
    SLICE_X20Y1          FDRE                                         r  inVal_reg[7]/C
                         clock pessimism              0.577   110.192    
                         clock uncertainty           -0.117   110.074    
    SLICE_X20Y1          FDRE (Setup_fdre_C_R)       -0.524   109.550    inVal_reg[7]
  -------------------------------------------------------------------
                         required time                        109.550    
                         arrival time                         -58.446    
  -------------------------------------------------------------------
                         slack                                 51.104    

Slack (MET) :             51.104ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0_1 rise@111.111ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        3.668ns  (logic 0.721ns (19.657%)  route 2.947ns (80.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 109.615 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.778ns = ( 54.778 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.834    54.778    clk_10M
    SLICE_X7Y3           FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.422    55.200 f  current_state_reg[0]/Q
                         net (fo=30, routed)          1.530    56.730    current_state[0]
    SLICE_X13Y1          LUT3 (Prop_lut3_I2_O)        0.299    57.029 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.417    58.446    inVal[31]_i_1_n_0
    SLICE_X20Y1          FDRE                                         r  inVal_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.577   109.615    clk_10M
    SLICE_X20Y1          FDRE                                         r  inVal_reg[8]/C
                         clock pessimism              0.577   110.192    
                         clock uncertainty           -0.117   110.074    
    SLICE_X20Y1          FDRE (Setup_fdre_C_R)       -0.524   109.550    inVal_reg[8]
  -------------------------------------------------------------------
                         required time                        109.550    
                         arrival time                         -58.446    
  -------------------------------------------------------------------
                         slack                                 51.104    

Slack (MET) :             51.104ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0_1 rise@111.111ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        3.668ns  (logic 0.721ns (19.657%)  route 2.947ns (80.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 109.615 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.778ns = ( 54.778 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.834    54.778    clk_10M
    SLICE_X7Y3           FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.422    55.200 f  current_state_reg[0]/Q
                         net (fo=30, routed)          1.530    56.730    current_state[0]
    SLICE_X13Y1          LUT3 (Prop_lut3_I2_O)        0.299    57.029 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.417    58.446    inVal[31]_i_1_n_0
    SLICE_X20Y1          FDRE                                         r  inVal_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.577   109.615    clk_10M
    SLICE_X20Y1          FDRE                                         r  inVal_reg[9]/C
                         clock pessimism              0.577   110.192    
                         clock uncertainty           -0.117   110.074    
    SLICE_X20Y1          FDRE (Setup_fdre_C_R)       -0.524   109.550    inVal_reg[9]
  -------------------------------------------------------------------
                         required time                        109.550    
                         arrival time                         -58.446    
  -------------------------------------------------------------------
                         slack                                 51.104    

Slack (MET) :             51.354ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0_1 rise@111.111ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        3.514ns  (logic 0.721ns (20.515%)  route 2.793ns (79.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 109.616 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.778ns = ( 54.778 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.834    54.778    clk_10M
    SLICE_X7Y3           FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.422    55.200 f  current_state_reg[0]/Q
                         net (fo=30, routed)          1.530    56.730    current_state[0]
    SLICE_X13Y1          LUT3 (Prop_lut3_I2_O)        0.299    57.029 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.264    58.292    inVal[31]_i_1_n_0
    SLICE_X19Y1          FDRE                                         r  inVal_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.578   109.616    clk_10M
    SLICE_X19Y1          FDRE                                         r  inVal_reg[11]/C
                         clock pessimism              0.577   110.193    
                         clock uncertainty           -0.117   110.075    
    SLICE_X19Y1          FDRE (Setup_fdre_C_R)       -0.429   109.646    inVal_reg[11]
  -------------------------------------------------------------------
                         required time                        109.646    
                         arrival time                         -58.292    
  -------------------------------------------------------------------
                         slack                                 51.354    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 transferVal_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            transferVal_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 fall@55.556ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        0.300ns  (logic 0.191ns (63.568%)  route 0.109ns (36.433%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns = ( 54.735 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.584ns = ( 54.972 - 55.556 ) 
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    55.814 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    56.254    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    53.833 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    54.351    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    54.377 f  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.595    54.972    clk_10M
    SLICE_X9Y0           FDRE                                         r  transferVal_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDRE (Prop_fdre_C_Q)         0.146    55.118 r  transferVal_reg[13]/Q
                         net (fo=1, routed)           0.109    55.227    transferVal[13]
    SLICE_X11Y1          LUT6 (Prop_lut6_I0_O)        0.045    55.272 r  transferVal[14]_i_1/O
                         net (fo=1, routed)           0.000    55.272    transferVal[14]_i_1_n_0
    SLICE_X11Y1          FDRE                                         r  transferVal_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    56.002 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    56.482    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    53.278 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    53.842    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    53.871 f  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.864    54.735    clk_10M
    SLICE_X11Y1          FDRE                                         r  transferVal_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.273    55.008    
                         clock uncertainty            0.117    55.125    
    SLICE_X11Y1          FDRE (Hold_fdre_C_D)         0.099    55.224    transferVal_reg[14]
  -------------------------------------------------------------------
                         required time                        -55.224    
                         arrival time                          55.272    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 inVal_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.164ns (72.151%)  route 0.063ns (27.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.585    clk_10M
    SLICE_X16Y0          FDRE                                         r  inVal_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  inVal_reg[25]/Q
                         net (fo=3, routed)           0.063    -0.357    p_2_in[26]
    SLICE_X17Y0          FDRE                                         r  inVal_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.864    -0.821    clk_10M
    SLICE_X17Y0          FDRE                                         r  inVal_reg[26]/C
                         clock pessimism              0.249    -0.572    
                         clock uncertainty            0.117    -0.454    
    SLICE_X17Y0          FDRE (Hold_fdre_C_D)         0.046    -0.408    inVal_reg[26]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 inVal_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            magnXoffset_2s_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.094%)  route 0.128ns (43.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.585    clk_10M
    SLICE_X16Y0          FDRE                                         r  inVal_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  inVal_reg[31]/Q
                         net (fo=2, routed)           0.128    -0.292    inVal_reg_n_0_[31]
    SLICE_X13Y0          FDRE                                         r  magnXoffset_2s_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.864    -0.821    clk_10M
    SLICE_X13Y0          FDRE                                         r  magnXoffset_2s_reg[7]/C
                         clock pessimism              0.273    -0.548    
                         clock uncertainty            0.117    -0.430    
    SLICE_X13Y0          FDRE (Hold_fdre_C_D)         0.078    -0.352    magnXoffset_2s_reg[7]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 inVal_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            magnXoffset_2s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.298%)  route 0.124ns (46.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.585    clk_10M
    SLICE_X17Y0          FDRE                                         r  inVal_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  inVal_reg[26]/Q
                         net (fo=3, routed)           0.124    -0.320    p_2_in[27]
    SLICE_X13Y0          FDRE                                         r  magnXoffset_2s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.864    -0.821    clk_10M
    SLICE_X13Y0          FDRE                                         r  magnXoffset_2s_reg[2]/C
                         clock pessimism              0.273    -0.548    
                         clock uncertainty            0.117    -0.430    
    SLICE_X13Y0          FDRE (Hold_fdre_C_D)         0.047    -0.383    magnXoffset_2s_reg[2]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 inVal_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.585    clk_10M
    SLICE_X17Y0          FDRE                                         r  inVal_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  inVal_reg[27]/Q
                         net (fo=3, routed)           0.122    -0.321    p_2_in[28]
    SLICE_X17Y0          FDRE                                         r  inVal_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.864    -0.821    clk_10M
    SLICE_X17Y0          FDRE                                         r  inVal_reg[28]/C
                         clock pessimism              0.236    -0.585    
                         clock uncertainty            0.117    -0.467    
    SLICE_X17Y0          FDRE (Hold_fdre_C_D)         0.070    -0.397    inVal_reg[28]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 inVal_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            magnXdata_2s_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.221%)  route 0.138ns (45.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.585    clk_10M
    SLICE_X16Y2          FDRE                                         r  inVal_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  inVal_reg[17]/Q
                         net (fo=3, routed)           0.138    -0.282    p_2_in[18]
    SLICE_X15Y2          FDRE                                         r  magnXdata_2s_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.864    -0.821    clk_10M
    SLICE_X15Y2          FDRE                                         r  magnXdata_2s_reg[9]/C
                         clock pessimism              0.273    -0.548    
                         clock uncertainty            0.117    -0.430    
    SLICE_X15Y2          FDRE (Hold_fdre_C_D)         0.072    -0.358    magnXdata_2s_reg[9]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 inVal_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            magnXdata_2s_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.487%)  route 0.137ns (45.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.585    clk_10M
    SLICE_X16Y2          FDRE                                         r  inVal_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  inVal_reg[18]/Q
                         net (fo=3, routed)           0.137    -0.284    p_2_in[19]
    SLICE_X15Y2          FDRE                                         r  magnXdata_2s_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.864    -0.821    clk_10M
    SLICE_X15Y2          FDRE                                         r  magnXdata_2s_reg[10]/C
                         clock pessimism              0.273    -0.548    
                         clock uncertainty            0.117    -0.430    
    SLICE_X15Y2          FDRE (Hold_fdre_C_D)         0.070    -0.360    magnXdata_2s_reg[10]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 inVal_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            magnXdata_2s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.255%)  route 0.138ns (45.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.585    clk_10M
    SLICE_X16Y0          FDRE                                         r  inVal_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  inVal_reg[24]/Q
                         net (fo=3, routed)           0.138    -0.282    p_2_in[25]
    SLICE_X15Y0          FDRE                                         r  magnXdata_2s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.864    -0.821    clk_10M
    SLICE_X15Y0          FDRE                                         r  magnXdata_2s_reg[0]/C
                         clock pessimism              0.273    -0.548    
                         clock uncertainty            0.117    -0.430    
    SLICE_X15Y0          FDRE (Hold_fdre_C_D)         0.070    -0.360    magnXdata_2s_reg[0]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 inVal_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.645%)  route 0.132ns (48.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.585    clk_10M
    SLICE_X17Y0          FDRE                                         r  inVal_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  inVal_reg[29]/Q
                         net (fo=3, routed)           0.132    -0.312    p_2_in[30]
    SLICE_X17Y0          FDRE                                         r  inVal_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.864    -0.821    clk_10M
    SLICE_X17Y0          FDRE                                         r  inVal_reg[30]/C
                         clock pessimism              0.236    -0.585    
                         clock uncertainty            0.117    -0.467    
    SLICE_X17Y0          FDRE (Hold_fdre_C_D)         0.075    -0.392    inVal_reg[30]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 inVal_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            magnXoffset_2s_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.088%)  route 0.139ns (45.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.593    -0.586    clk_10M
    SLICE_X16Y3          FDRE                                         r  inVal_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y3          FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  inVal_reg[21]/Q
                         net (fo=3, routed)           0.139    -0.282    p_2_in[22]
    SLICE_X13Y3          FDRE                                         r  magnXoffset_2s_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.863    -0.822    clk_10M
    SLICE_X13Y3          FDRE                                         r  magnXoffset_2s_reg[13]/C
                         clock pessimism              0.273    -0.549    
                         clock uncertainty            0.117    -0.431    
    SLICE_X13Y3          FDRE (Hold_fdre_C_D)         0.066    -0.365    magnXoffset_2s_reg[13]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.083    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0_1
  To Clock:  clk_100M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.542ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.542ns  (required time - arrival time)
  Source:                 reverseBitOrder_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            currentData_state_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0 fall@5.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.353ns  (logic 1.199ns (35.757%)  route 2.154ns (64.243%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 3.505 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.754    -0.858    clk_100M
    SLICE_X15Y4          FDRE                                         r  reverseBitOrder_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDRE (Prop_fdre_C_Q)         0.419    -0.439 f  reverseBitOrder_count_reg[1]/Q
                         net (fo=5, routed)           0.882     0.443    reverseBitOrder_count[1]
    SLICE_X15Y4          LUT5 (Prop_lut5_I3_O)        0.329     0.772 r  currentData_state[0]_i_6/O
                         net (fo=1, routed)           0.323     1.095    currentData_state[0]_i_6_n_0
    SLICE_X16Y4          LUT6 (Prop_lut6_I5_O)        0.327     1.422 r  currentData_state[0]_i_3/O
                         net (fo=1, routed)           0.949     2.372    currentData_state[0]_i_3_n_0
    SLICE_X17Y1          LUT6 (Prop_lut6_I2_O)        0.124     2.496 r  currentData_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.496    currentData_state[0]_i_1_n_0
    SLICE_X17Y1          FDRE                                         r  currentData_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     0.144 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     1.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.926 f  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.578     3.505    clk_100M
    SLICE_X17Y1          FDRE                                         r  currentData_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.577     4.081    
                         clock uncertainty           -0.077     4.004    
    SLICE_X17Y1          FDRE (Setup_fdre_C_D)        0.034     4.038    currentData_state_reg[0]
  -------------------------------------------------------------------
                         required time                          4.038    
                         arrival time                          -2.496    
  -------------------------------------------------------------------
                         slack                                  1.542    

Slack (MET) :             1.561ns  (required time - arrival time)
  Source:                 currentData_state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadToDeg_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        2.775ns  (logic 0.583ns (21.013%)  route 2.192ns (78.987%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns = ( 4.142 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.754     4.142    clk_100M
    SLICE_X17Y1          FDRE                                         r  currentData_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDRE (Prop_fdre_C_Q)         0.459     4.601 f  currentData_state_reg[1]/Q
                         net (fo=24, routed)          1.696     6.297    currentData_state[1]
    SLICE_X22Y1          LUT4 (Prop_lut4_I2_O)        0.124     6.421 r  RadToDeg_count[4]_i_1/O
                         net (fo=5, routed)           0.495     6.917    RadToDeg_count[4]_i_1_n_0
    SLICE_X22Y1          FDRE                                         r  RadToDeg_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.576     8.503    clk_100M
    SLICE_X22Y1          FDRE                                         r  RadToDeg_count_reg[0]/C
                         clock pessimism              0.577     9.079    
                         clock uncertainty           -0.077     9.002    
    SLICE_X22Y1          FDRE (Setup_fdre_C_R)       -0.524     8.478    RadToDeg_count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.478    
                         arrival time                          -6.917    
  -------------------------------------------------------------------
                         slack                                  1.561    

Slack (MET) :             1.561ns  (required time - arrival time)
  Source:                 currentData_state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadToDeg_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        2.775ns  (logic 0.583ns (21.013%)  route 2.192ns (78.987%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns = ( 4.142 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.754     4.142    clk_100M
    SLICE_X17Y1          FDRE                                         r  currentData_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDRE (Prop_fdre_C_Q)         0.459     4.601 f  currentData_state_reg[1]/Q
                         net (fo=24, routed)          1.696     6.297    currentData_state[1]
    SLICE_X22Y1          LUT4 (Prop_lut4_I2_O)        0.124     6.421 r  RadToDeg_count[4]_i_1/O
                         net (fo=5, routed)           0.495     6.917    RadToDeg_count[4]_i_1_n_0
    SLICE_X22Y1          FDRE                                         r  RadToDeg_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.576     8.503    clk_100M
    SLICE_X22Y1          FDRE                                         r  RadToDeg_count_reg[3]/C
                         clock pessimism              0.577     9.079    
                         clock uncertainty           -0.077     9.002    
    SLICE_X22Y1          FDRE (Setup_fdre_C_R)       -0.524     8.478    RadToDeg_count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.478    
                         arrival time                          -6.917    
  -------------------------------------------------------------------
                         slack                                  1.561    

Slack (MET) :             1.732ns  (required time - arrival time)
  Source:                 currentData_state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reverseBitOrder_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        2.700ns  (logic 0.583ns (21.593%)  route 2.117ns (78.407%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns = ( 4.142 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.754     4.142    clk_100M
    SLICE_X17Y1          FDRE                                         r  currentData_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDRE (Prop_fdre_C_Q)         0.459     4.601 f  currentData_state_reg[1]/Q
                         net (fo=24, routed)          1.331     5.933    currentData_state[1]
    SLICE_X14Y4          LUT4 (Prop_lut4_I0_O)        0.124     6.057 r  reverseBitOrder_count[4]_i_1/O
                         net (fo=5, routed)           0.786     6.842    reverseBitOrder_count[4]_i_1_n_0
    SLICE_X15Y4          FDRE                                         r  reverseBitOrder_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.577     8.504    clk_100M
    SLICE_X15Y4          FDRE                                         r  reverseBitOrder_count_reg[0]/C
                         clock pessimism              0.577     9.080    
                         clock uncertainty           -0.077     9.003    
    SLICE_X15Y4          FDRE (Setup_fdre_C_R)       -0.429     8.574    reverseBitOrder_count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.574    
                         arrival time                          -6.842    
  -------------------------------------------------------------------
                         slack                                  1.732    

Slack (MET) :             1.732ns  (required time - arrival time)
  Source:                 currentData_state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reverseBitOrder_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        2.700ns  (logic 0.583ns (21.593%)  route 2.117ns (78.407%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns = ( 4.142 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.754     4.142    clk_100M
    SLICE_X17Y1          FDRE                                         r  currentData_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDRE (Prop_fdre_C_Q)         0.459     4.601 f  currentData_state_reg[1]/Q
                         net (fo=24, routed)          1.331     5.933    currentData_state[1]
    SLICE_X14Y4          LUT4 (Prop_lut4_I0_O)        0.124     6.057 r  reverseBitOrder_count[4]_i_1/O
                         net (fo=5, routed)           0.786     6.842    reverseBitOrder_count[4]_i_1_n_0
    SLICE_X15Y4          FDRE                                         r  reverseBitOrder_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.577     8.504    clk_100M
    SLICE_X15Y4          FDRE                                         r  reverseBitOrder_count_reg[1]/C
                         clock pessimism              0.577     9.080    
                         clock uncertainty           -0.077     9.003    
    SLICE_X15Y4          FDRE (Setup_fdre_C_R)       -0.429     8.574    reverseBitOrder_count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.574    
                         arrival time                          -6.842    
  -------------------------------------------------------------------
                         slack                                  1.732    

Slack (MET) :             1.732ns  (required time - arrival time)
  Source:                 currentData_state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reverseBitOrder_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        2.700ns  (logic 0.583ns (21.593%)  route 2.117ns (78.407%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns = ( 4.142 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.754     4.142    clk_100M
    SLICE_X17Y1          FDRE                                         r  currentData_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDRE (Prop_fdre_C_Q)         0.459     4.601 f  currentData_state_reg[1]/Q
                         net (fo=24, routed)          1.331     5.933    currentData_state[1]
    SLICE_X14Y4          LUT4 (Prop_lut4_I0_O)        0.124     6.057 r  reverseBitOrder_count[4]_i_1/O
                         net (fo=5, routed)           0.786     6.842    reverseBitOrder_count[4]_i_1_n_0
    SLICE_X15Y4          FDRE                                         r  reverseBitOrder_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.577     8.504    clk_100M
    SLICE_X15Y4          FDRE                                         r  reverseBitOrder_count_reg[2]/C
                         clock pessimism              0.577     9.080    
                         clock uncertainty           -0.077     9.003    
    SLICE_X15Y4          FDRE (Setup_fdre_C_R)       -0.429     8.574    reverseBitOrder_count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.574    
                         arrival time                          -6.842    
  -------------------------------------------------------------------
                         slack                                  1.732    

Slack (MET) :             1.732ns  (required time - arrival time)
  Source:                 currentData_state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reverseBitOrder_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        2.700ns  (logic 0.583ns (21.593%)  route 2.117ns (78.407%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns = ( 4.142 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.754     4.142    clk_100M
    SLICE_X17Y1          FDRE                                         r  currentData_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDRE (Prop_fdre_C_Q)         0.459     4.601 f  currentData_state_reg[1]/Q
                         net (fo=24, routed)          1.331     5.933    currentData_state[1]
    SLICE_X14Y4          LUT4 (Prop_lut4_I0_O)        0.124     6.057 r  reverseBitOrder_count[4]_i_1/O
                         net (fo=5, routed)           0.786     6.842    reverseBitOrder_count[4]_i_1_n_0
    SLICE_X15Y4          FDRE                                         r  reverseBitOrder_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.577     8.504    clk_100M
    SLICE_X15Y4          FDRE                                         r  reverseBitOrder_count_reg[3]/C
                         clock pessimism              0.577     9.080    
                         clock uncertainty           -0.077     9.003    
    SLICE_X15Y4          FDRE (Setup_fdre_C_R)       -0.429     8.574    reverseBitOrder_count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.574    
                         arrival time                          -6.842    
  -------------------------------------------------------------------
                         slack                                  1.732    

Slack (MET) :             1.732ns  (required time - arrival time)
  Source:                 currentData_state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reverseBitOrder_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        2.700ns  (logic 0.583ns (21.593%)  route 2.117ns (78.407%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns = ( 4.142 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.754     4.142    clk_100M
    SLICE_X17Y1          FDRE                                         r  currentData_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDRE (Prop_fdre_C_Q)         0.459     4.601 f  currentData_state_reg[1]/Q
                         net (fo=24, routed)          1.331     5.933    currentData_state[1]
    SLICE_X14Y4          LUT4 (Prop_lut4_I0_O)        0.124     6.057 r  reverseBitOrder_count[4]_i_1/O
                         net (fo=5, routed)           0.786     6.842    reverseBitOrder_count[4]_i_1_n_0
    SLICE_X15Y4          FDRE                                         r  reverseBitOrder_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.577     8.504    clk_100M
    SLICE_X15Y4          FDRE                                         r  reverseBitOrder_count_reg[4]/C
                         clock pessimism              0.577     9.080    
                         clock uncertainty           -0.077     9.003    
    SLICE_X15Y4          FDRE (Setup_fdre_C_R)       -0.429     8.574    reverseBitOrder_count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.574    
                         arrival time                          -6.842    
  -------------------------------------------------------------------
                         slack                                  1.732    

Slack (MET) :             1.735ns  (required time - arrival time)
  Source:                 currentData_state_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            domainChange_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        2.699ns  (logic 0.583ns (21.599%)  route 2.116ns (78.401%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.861ns = ( 4.139 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.751     4.139    clk_100M
    SLICE_X23Y1          FDRE                                         r  currentData_state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y1          FDRE (Prop_fdre_C_Q)         0.459     4.598 f  currentData_state_reg[3]/Q
                         net (fo=22, routed)          1.493     6.091    currentData_state[3]
    SLICE_X15Y2          LUT4 (Prop_lut4_I1_O)        0.124     6.215 r  domainChange_count[5]_i_1/O
                         net (fo=6, routed)           0.624     6.839    domainChange_count[5]_i_1_n_0
    SLICE_X17Y3          FDRE                                         r  domainChange_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.577     8.504    clk_100M
    SLICE_X17Y3          FDRE                                         r  domainChange_count_reg[0]/C
                         clock pessimism              0.577     9.080    
                         clock uncertainty           -0.077     9.003    
    SLICE_X17Y3          FDRE (Setup_fdre_C_R)       -0.429     8.574    domainChange_count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.574    
                         arrival time                          -6.839    
  -------------------------------------------------------------------
                         slack                                  1.735    

Slack (MET) :             1.746ns  (required time - arrival time)
  Source:                 currentData_state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decimal_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        2.908ns  (logic 0.707ns (24.311%)  route 2.201ns (75.689%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.858ns = ( 4.142 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.754     4.142    clk_100M
    SLICE_X17Y1          FDRE                                         r  currentData_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDRE (Prop_fdre_C_Q)         0.459     4.601 f  currentData_state_reg[0]/Q
                         net (fo=27, routed)          0.846     5.447    currentData_state[0]
    SLICE_X18Y2          LUT3 (Prop_lut3_I0_O)        0.124     5.571 f  decimal[7]_i_3/O
                         net (fo=1, routed)           0.658     6.230    decimal[7]_i_3_n_0
    SLICE_X18Y2          LUT5 (Prop_lut5_I3_O)        0.124     6.354 r  decimal[7]_i_1/O
                         net (fo=8, routed)           0.697     7.051    decimal[7]_i_1_n_0
    SLICE_X21Y3          FDRE                                         r  decimal_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.576     8.503    clk_100M
    SLICE_X21Y3          FDRE                                         r  decimal_reg[0]/C
                         clock pessimism              0.577     9.079    
                         clock uncertainty           -0.077     9.002    
    SLICE_X21Y3          FDRE (Setup_fdre_C_CE)      -0.205     8.797    decimal_reg[0]
  -------------------------------------------------------------------
                         required time                          8.797    
                         arrival time                          -7.051    
  -------------------------------------------------------------------
                         slack                                  1.746    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.622    -0.557    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X7Y8           FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.416 f  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.054    -0.362    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/quot_o[31]_31[3]
    SLICE_X6Y8           LUT1 (Prop_lut1_I0_O)        0.045    -0.317 r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/D[3]
    SLICE_X6Y8           FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.891    -0.794    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X6Y8           FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism              0.250    -0.544    
                         clock uncertainty            0.077    -0.466    
    SLICE_X6Y8           FDRE (Hold_fdre_C_D)         0.121    -0.345    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.624    -0.555    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/aclk
    SLICE_X7Y2           FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=1, routed)           0.054    -0.360    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/D[5]
    SLICE_X6Y2           FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.893    -0.792    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/aclk
    SLICE_X6Y2           FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism              0.250    -0.542    
                         clock uncertainty            0.077    -0.464    
    SLICE_X6Y2           FDRE (Hold_fdre_C_D)         0.076    -0.388    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.620    -0.559    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X3Y12          FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=1, routed)           0.056    -0.362    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[19]_0[9]
    SLICE_X3Y12          FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.889    -0.796    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X3Y12          FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism              0.237    -0.559    
                         clock uncertainty            0.077    -0.481    
    SLICE_X3Y12          FDRE (Hold_fdre_C_D)         0.078    -0.403    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.623    -0.556    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/aclk
    SLICE_X5Y6           FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=1, routed)           0.056    -0.359    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/D[6]
    SLICE_X5Y6           FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.892    -0.793    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/aclk
    SLICE_X5Y6           FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism              0.237    -0.556    
                         clock uncertainty            0.077    -0.478    
    SLICE_X5Y6           FDRE (Hold_fdre_C_D)         0.078    -0.400    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.620    -0.559    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X3Y12          FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.362    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[19]_0[4]
    SLICE_X3Y12          FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.889    -0.796    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X3Y12          FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism              0.237    -0.559    
                         clock uncertainty            0.077    -0.481    
    SLICE_X3Y12          FDRE (Hold_fdre_C_D)         0.076    -0.405    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.585    -0.594    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X25Y13         FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]/Q
                         net (fo=1, routed)           0.056    -0.397    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[27]_0[11]
    SLICE_X25Y13         FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.852    -0.833    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X25Y13         FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[11]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.077    -0.516    
    SLICE_X25Y13         FDRE (Hold_fdre_C_D)         0.076    -0.440    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.585    -0.594    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X25Y14         FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=1, routed)           0.056    -0.397    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[28]_0[9]
    SLICE_X25Y14         FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.852    -0.833    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X25Y14         FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.077    -0.516    
    SLICE_X25Y14         FDRE (Hold_fdre_C_D)         0.076    -0.440    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.589    -0.590    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X24Y5          FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[15]/Q
                         net (fo=1, routed)           0.062    -0.387    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/D[16]
    SLICE_X24Y5          FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.857    -0.828    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X24Y5          FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism              0.238    -0.590    
                         clock uncertainty            0.077    -0.512    
    SLICE_X24Y5          FDRE (Hold_fdre_C_D)         0.078    -0.434    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_data_y_int_dly/gen_rtl.gen_reg.d_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.591    -0.588    arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/aclk
    SLICE_X19Y11         FDRE                                         r  arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[4]/Q
                         net (fo=3, routed)           0.092    -0.354    arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_data_y_int_dly/B[4]
    SLICE_X18Y11         FDRE                                         r  arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_data_y_int_dly/gen_rtl.gen_reg.d_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.861    -0.824    arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_data_y_int_dly/aclk
    SLICE_X18Y11         FDRE                                         r  arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_data_y_int_dly/gen_rtl.gen_reg.d_reg_reg[4]/C
                         clock pessimism              0.249    -0.575    
                         clock uncertainty            0.077    -0.497    
    SLICE_X18Y11         FDRE (Hold_fdre_C_D)         0.083    -0.414    arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_data_y_int_dly/gen_rtl.gen_reg.d_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.070%)  route 0.115ns (44.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.588    -0.591    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X29Y4          FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[17]/Q
                         net (fo=1, routed)           0.115    -0.335    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/D[0]
    SLICE_X27Y3          FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.857    -0.828    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X27Y3          FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.273    -0.555    
                         clock uncertainty            0.077    -0.477    
    SLICE_X27Y3          FDRE (Hold_fdre_C_D)         0.066    -0.411    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.077    





---------------------------------------------------------------------------------------------------
From Clock:  clk_10M_clk_wiz_0_1
  To Clock:  clk_100M_clk_wiz_0

Setup :          193  Failing Endpoints,  Worst Slack       -2.177ns,  Total Violation     -370.547ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.177ns  (required time - arrival time)
  Source:                 magnXoffset_2s_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0 rise@890.000ns - clk_10M_clk_wiz_0_1 rise@888.889ns)
  Data Path Delay:        2.433ns  (logic 0.456ns (18.743%)  route 1.977ns (81.257%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 888.595 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.857ns = ( 888.032 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.755   888.032    clk_10M
    SLICE_X13Y2          FDRE                                         r  magnXoffset_2s_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDRE (Prop_fdre_C_Q)         0.456   888.488 r  magnXoffset_2s_reg[15]/Q
                         net (fo=34, routed)          1.977   890.465    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[15]
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.669   888.595    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.288   888.883    
                         clock uncertainty           -0.233   888.650    
    DSP48_X0Y0           DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -0.362   888.288    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                        888.288    
                         arrival time                        -890.465    
  -------------------------------------------------------------------
                         slack                                 -2.177    

Slack (VIOLATED) :        -2.155ns  (required time - arrival time)
  Source:                 magnXoffset_2s_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0 rise@890.000ns - clk_10M_clk_wiz_0_1 rise@888.889ns)
  Data Path Delay:        2.151ns  (logic 0.419ns (19.483%)  route 1.732ns (80.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 888.595 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.857ns = ( 888.032 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.755   888.032    clk_10M
    SLICE_X13Y0          FDRE                                         r  magnXoffset_2s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y0          FDRE (Prop_fdre_C_Q)         0.419   888.451 r  magnXoffset_2s_reg[5]/Q
                         net (fo=1, routed)           1.732   890.183    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[5]
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.669   888.595    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.288   888.883    
                         clock uncertainty           -0.233   888.650    
    DSP48_X0Y0           DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.622   888.028    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                        888.028    
                         arrival time                        -890.183    
  -------------------------------------------------------------------
                         slack                                 -2.155    

Slack (VIOLATED) :        -2.143ns  (required time - arrival time)
  Source:                 magnXoffset_2s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0 rise@890.000ns - clk_10M_clk_wiz_0_1 rise@888.889ns)
  Data Path Delay:        2.311ns  (logic 0.456ns (19.732%)  route 1.855ns (80.268%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 888.595 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.857ns = ( 888.032 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.755   888.032    clk_10M
    SLICE_X13Y0          FDRE                                         r  magnXoffset_2s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y0          FDRE (Prop_fdre_C_Q)         0.456   888.488 r  magnXoffset_2s_reg[2]/Q
                         net (fo=1, routed)           1.855   890.343    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[2]
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.669   888.595    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.288   888.883    
                         clock uncertainty           -0.233   888.650    
    DSP48_X0Y0           DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.450   888.200    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                        888.200    
                         arrival time                        -890.343    
  -------------------------------------------------------------------
                         slack                                 -2.143    

Slack (VIOLATED) :        -2.137ns  (required time - arrival time)
  Source:                 magnXoffset_2s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0 rise@890.000ns - clk_10M_clk_wiz_0_1 rise@888.889ns)
  Data Path Delay:        2.130ns  (logic 0.419ns (19.669%)  route 1.711ns (80.331%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 888.595 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.857ns = ( 888.032 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.755   888.032    clk_10M
    SLICE_X13Y0          FDRE                                         r  magnXoffset_2s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y0          FDRE (Prop_fdre_C_Q)         0.419   888.451 r  magnXoffset_2s_reg[4]/Q
                         net (fo=1, routed)           1.711   890.163    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[4]
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.669   888.595    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.288   888.883    
                         clock uncertainty           -0.233   888.650    
    DSP48_X0Y0           DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.625   888.025    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                        888.025    
                         arrival time                        -890.163    
  -------------------------------------------------------------------
                         slack                                 -2.137    

Slack (VIOLATED) :        -2.136ns  (required time - arrival time)
  Source:                 magnXoffset_2s_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0 rise@890.000ns - clk_10M_clk_wiz_0_1 rise@888.889ns)
  Data Path Delay:        2.129ns  (logic 0.419ns (19.681%)  route 1.710ns (80.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 888.595 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.857ns = ( 888.032 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.755   888.032    clk_10M
    SLICE_X13Y0          FDRE                                         r  magnXoffset_2s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y0          FDRE (Prop_fdre_C_Q)         0.419   888.451 r  magnXoffset_2s_reg[7]/Q
                         net (fo=1, routed)           1.710   890.161    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[7]
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.669   888.595    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.288   888.883    
                         clock uncertainty           -0.233   888.650    
    DSP48_X0Y0           DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.625   888.025    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                        888.025    
                         arrival time                        -890.161    
  -------------------------------------------------------------------
                         slack                                 -2.136    

Slack (VIOLATED) :        -2.116ns  (required time - arrival time)
  Source:                 magnYoffset_2s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0 rise@890.000ns - clk_10M_clk_wiz_0_1 rise@888.889ns)
  Data Path Delay:        2.113ns  (logic 0.478ns (22.619%)  route 1.635ns (77.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 888.593 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.859ns = ( 888.030 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.753   888.030    clk_10M
    SLICE_X20Y0          FDRE                                         r  magnYoffset_2s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.478   888.508 r  magnYoffset_2s_reg[4]/Q
                         net (fo=1, routed)           1.635   890.143    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[4]
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.667   888.593    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.288   888.881    
                         clock uncertainty           -0.233   888.648    
    DSP48_X1Y0           DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.621   888.027    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                        888.027    
                         arrival time                        -890.144    
  -------------------------------------------------------------------
                         slack                                 -2.116    

Slack (VIOLATED) :        -2.100ns  (required time - arrival time)
  Source:                 magnXoffset_2s_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0 rise@890.000ns - clk_10M_clk_wiz_0_1 rise@888.889ns)
  Data Path Delay:        2.095ns  (logic 0.419ns (19.997%)  route 1.676ns (80.003%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 888.595 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.857ns = ( 888.032 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.755   888.032    clk_10M
    SLICE_X13Y0          FDRE                                         r  magnXoffset_2s_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y0          FDRE (Prop_fdre_C_Q)         0.419   888.451 r  magnXoffset_2s_reg[6]/Q
                         net (fo=1, routed)           1.676   890.128    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[6]
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.669   888.595    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.288   888.883    
                         clock uncertainty           -0.233   888.650    
    DSP48_X0Y0           DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.623   888.027    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                        888.027    
                         arrival time                        -890.128    
  -------------------------------------------------------------------
                         slack                                 -2.100    

Slack (VIOLATED) :        -2.084ns  (required time - arrival time)
  Source:                 magnXoffset_2s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0 rise@890.000ns - clk_10M_clk_wiz_0_1 rise@888.889ns)
  Data Path Delay:        2.252ns  (logic 0.456ns (20.246%)  route 1.796ns (79.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 888.595 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.857ns = ( 888.032 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.755   888.032    clk_10M
    SLICE_X13Y0          FDRE                                         r  magnXoffset_2s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y0          FDRE (Prop_fdre_C_Q)         0.456   888.488 r  magnXoffset_2s_reg[1]/Q
                         net (fo=1, routed)           1.796   890.285    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[1]
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.669   888.595    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.288   888.883    
                         clock uncertainty           -0.233   888.650    
    DSP48_X0Y0           DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.450   888.200    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                        888.200    
                         arrival time                        -890.285    
  -------------------------------------------------------------------
                         slack                                 -2.084    

Slack (VIOLATED) :        -2.079ns  (required time - arrival time)
  Source:                 magnXoffset_2s_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0 rise@890.000ns - clk_10M_clk_wiz_0_1 rise@888.889ns)
  Data Path Delay:        2.247ns  (logic 0.456ns (20.296%)  route 1.791ns (79.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 888.595 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.857ns = ( 888.032 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.755   888.032    clk_10M
    SLICE_X13Y2          FDRE                                         r  magnXoffset_2s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDRE (Prop_fdre_C_Q)         0.456   888.488 r  magnXoffset_2s_reg[10]/Q
                         net (fo=1, routed)           1.791   890.279    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[10]
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.669   888.595    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.288   888.883    
                         clock uncertainty           -0.233   888.650    
    DSP48_X0Y0           DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450   888.200    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                        888.200    
                         arrival time                        -890.279    
  -------------------------------------------------------------------
                         slack                                 -2.079    

Slack (VIOLATED) :        -2.068ns  (required time - arrival time)
  Source:                 magnYoffset_2s_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0 rise@890.000ns - clk_10M_clk_wiz_0_1 rise@888.889ns)
  Data Path Delay:        2.065ns  (logic 0.478ns (23.149%)  route 1.587ns (76.851%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 888.593 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.859ns = ( 888.030 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.753   888.030    clk_10M
    SLICE_X20Y2          FDRE                                         r  magnYoffset_2s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y2          FDRE (Prop_fdre_C_Q)         0.478   888.508 r  magnYoffset_2s_reg[9]/Q
                         net (fo=1, routed)           1.587   890.095    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[9]
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.667   888.593    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.288   888.881    
                         clock uncertainty           -0.233   888.648    
    DSP48_X1Y0           DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.621   888.027    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                        888.027    
                         arrival time                        -890.095    
  -------------------------------------------------------------------
                         slack                                 -2.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 magnYoffset_2s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.164ns (20.124%)  route 0.651ns (79.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.585    clk_10M
    SLICE_X20Y0          FDRE                                         r  magnYoffset_2s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  magnYoffset_2s_reg[2]/Q
                         net (fo=1, routed)           0.651     0.230    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[2]
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.953    -0.732    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.556    -0.177    
                         clock uncertainty            0.233     0.056    
    DSP48_X1Y0           DSP48E1 (Hold_dsp48e1_CLK_B[2])
                                                      0.082     0.138    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -0.138    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 magnXdata_2s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.141ns (16.598%)  route 0.709ns (83.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.595    -0.584    clk_10M
    SLICE_X15Y0          FDRE                                         r  magnXdata_2s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  magnXdata_2s_reg[0]/Q
                         net (fo=1, routed)           0.709     0.266    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[0]
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.954    -0.731    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.556    -0.176    
                         clock uncertainty            0.233     0.057    
    DSP48_X0Y0           DSP48E1 (Hold_dsp48e1_CLK_C[0])
                                                      0.096     0.153    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 magnYoffset_2s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.164ns (19.527%)  route 0.676ns (80.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.585    clk_10M
    SLICE_X20Y2          FDRE                                         r  magnYoffset_2s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  magnYoffset_2s_reg[11]/Q
                         net (fo=1, routed)           0.676     0.255    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[11]
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.953    -0.732    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.556    -0.177    
                         clock uncertainty            0.233     0.056    
    DSP48_X1Y0           DSP48E1 (Hold_dsp48e1_CLK_B[11])
                                                      0.082     0.138    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -0.138    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 magnYoffset_2s_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.164ns (19.355%)  route 0.683ns (80.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.585    clk_10M
    SLICE_X20Y2          FDRE                                         r  magnYoffset_2s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  magnYoffset_2s_reg[8]/Q
                         net (fo=1, routed)           0.683     0.263    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[8]
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.953    -0.732    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.556    -0.177    
                         clock uncertainty            0.233     0.056    
    DSP48_X1Y0           DSP48E1 (Hold_dsp48e1_CLK_B[8])
                                                      0.082     0.138    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -0.138    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 magnXdata_2s_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.141ns (16.142%)  route 0.732ns (83.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.595    -0.584    clk_10M
    SLICE_X15Y1          FDRE                                         r  magnXdata_2s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  magnXdata_2s_reg[5]/Q
                         net (fo=1, routed)           0.732     0.290    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[5]
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.954    -0.731    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.556    -0.176    
                         clock uncertainty            0.233     0.057    
    DSP48_X0Y0           DSP48E1 (Hold_dsp48e1_CLK_C[5])
                                                      0.096     0.153    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 magnYdata_2s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.141ns (16.120%)  route 0.734ns (83.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.585    clk_10M
    SLICE_X21Y0          FDRE                                         r  magnYdata_2s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  magnYdata_2s_reg[2]/Q
                         net (fo=1, routed)           0.734     0.290    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[2]
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.953    -0.732    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.556    -0.177    
                         clock uncertainty            0.233     0.056    
    DSP48_X1Y0           DSP48E1 (Hold_dsp48e1_CLK_C[2])
                                                      0.096     0.152    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 magnYdata_2s_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.128ns (15.557%)  route 0.695ns (84.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.585    clk_10M
    SLICE_X21Y0          FDRE                                         r  magnYdata_2s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y0          FDRE (Prop_fdre_C_Q)         0.128    -0.457 r  magnYdata_2s_reg[7]/Q
                         net (fo=1, routed)           0.695     0.238    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[7]
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.953    -0.732    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.556    -0.177    
                         clock uncertainty            0.233     0.056    
    DSP48_X1Y0           DSP48E1 (Hold_dsp48e1_CLK_C[7])
                                                      0.043     0.099    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 magnXdata_2s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.141ns (16.072%)  route 0.736ns (83.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.595    -0.584    clk_10M
    SLICE_X15Y0          FDRE                                         r  magnXdata_2s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  magnXdata_2s_reg[2]/Q
                         net (fo=1, routed)           0.736     0.294    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[2]
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.954    -0.731    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.556    -0.176    
                         clock uncertainty            0.233     0.057    
    DSP48_X0Y0           DSP48E1 (Hold_dsp48e1_CLK_C[2])
                                                      0.096     0.153    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 magnYdata_2s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.141ns (15.933%)  route 0.744ns (84.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.585    clk_10M
    SLICE_X21Y0          FDRE                                         r  magnYdata_2s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  magnYdata_2s_reg[1]/Q
                         net (fo=1, routed)           0.744     0.300    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[1]
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.953    -0.732    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.556    -0.177    
                         clock uncertainty            0.233     0.056    
    DSP48_X1Y0           DSP48E1 (Hold_dsp48e1_CLK_C[1])
                                                      0.096     0.152    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 magnYdata_2s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.141ns (15.921%)  route 0.745ns (84.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.585    clk_10M
    SLICE_X21Y0          FDRE                                         r  magnYdata_2s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  magnYdata_2s_reg[3]/Q
                         net (fo=1, routed)           0.745     0.301    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[3]
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.953    -0.732    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.556    -0.177    
                         clock uncertainty            0.233     0.056    
    DSP48_X1Y0           DSP48E1 (Hold_dsp48e1_CLK_C[3])
                                                      0.096     0.152    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  0.149    





---------------------------------------------------------------------------------------------------
From Clock:  clk_10M_clk_wiz_0
  To Clock:  clk_100M_clk_wiz_0

Setup :          193  Failing Endpoints,  Worst Slack       -2.181ns,  Total Violation     -371.370ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.181ns  (required time - arrival time)
  Source:                 magnXoffset_2s_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0 rise@890.000ns - clk_10M_clk_wiz_0 rise@888.889ns)
  Data Path Delay:        2.433ns  (logic 0.456ns (18.743%)  route 1.977ns (81.257%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 888.595 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.857ns = ( 888.032 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.755   888.032    clk_10M
    SLICE_X13Y2          FDRE                                         r  magnXoffset_2s_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDRE (Prop_fdre_C_Q)         0.456   888.488 r  magnXoffset_2s_reg[15]/Q
                         net (fo=34, routed)          1.977   890.465    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[15]
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.669   888.595    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.288   888.883    
                         clock uncertainty           -0.237   888.646    
    DSP48_X0Y0           DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -0.362   888.284    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                        888.284    
                         arrival time                        -890.465    
  -------------------------------------------------------------------
                         slack                                 -2.181    

Slack (VIOLATED) :        -2.159ns  (required time - arrival time)
  Source:                 magnXoffset_2s_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0 rise@890.000ns - clk_10M_clk_wiz_0 rise@888.889ns)
  Data Path Delay:        2.151ns  (logic 0.419ns (19.483%)  route 1.732ns (80.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 888.595 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.857ns = ( 888.032 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.755   888.032    clk_10M
    SLICE_X13Y0          FDRE                                         r  magnXoffset_2s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y0          FDRE (Prop_fdre_C_Q)         0.419   888.451 r  magnXoffset_2s_reg[5]/Q
                         net (fo=1, routed)           1.732   890.183    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[5]
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.669   888.595    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.288   888.883    
                         clock uncertainty           -0.237   888.646    
    DSP48_X0Y0           DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.622   888.024    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                        888.024    
                         arrival time                        -890.183    
  -------------------------------------------------------------------
                         slack                                 -2.159    

Slack (VIOLATED) :        -2.147ns  (required time - arrival time)
  Source:                 magnXoffset_2s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0 rise@890.000ns - clk_10M_clk_wiz_0 rise@888.889ns)
  Data Path Delay:        2.311ns  (logic 0.456ns (19.732%)  route 1.855ns (80.268%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 888.595 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.857ns = ( 888.032 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.755   888.032    clk_10M
    SLICE_X13Y0          FDRE                                         r  magnXoffset_2s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y0          FDRE (Prop_fdre_C_Q)         0.456   888.488 r  magnXoffset_2s_reg[2]/Q
                         net (fo=1, routed)           1.855   890.343    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[2]
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.669   888.595    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.288   888.883    
                         clock uncertainty           -0.237   888.646    
    DSP48_X0Y0           DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.450   888.196    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                        888.196    
                         arrival time                        -890.343    
  -------------------------------------------------------------------
                         slack                                 -2.147    

Slack (VIOLATED) :        -2.142ns  (required time - arrival time)
  Source:                 magnXoffset_2s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0 rise@890.000ns - clk_10M_clk_wiz_0 rise@888.889ns)
  Data Path Delay:        2.130ns  (logic 0.419ns (19.669%)  route 1.711ns (80.331%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 888.595 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.857ns = ( 888.032 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.755   888.032    clk_10M
    SLICE_X13Y0          FDRE                                         r  magnXoffset_2s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y0          FDRE (Prop_fdre_C_Q)         0.419   888.451 r  magnXoffset_2s_reg[4]/Q
                         net (fo=1, routed)           1.711   890.163    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[4]
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.669   888.595    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.288   888.883    
                         clock uncertainty           -0.237   888.646    
    DSP48_X0Y0           DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.625   888.021    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                        888.021    
                         arrival time                        -890.163    
  -------------------------------------------------------------------
                         slack                                 -2.142    

Slack (VIOLATED) :        -2.140ns  (required time - arrival time)
  Source:                 magnXoffset_2s_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0 rise@890.000ns - clk_10M_clk_wiz_0 rise@888.889ns)
  Data Path Delay:        2.129ns  (logic 0.419ns (19.681%)  route 1.710ns (80.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 888.595 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.857ns = ( 888.032 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.755   888.032    clk_10M
    SLICE_X13Y0          FDRE                                         r  magnXoffset_2s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y0          FDRE (Prop_fdre_C_Q)         0.419   888.451 r  magnXoffset_2s_reg[7]/Q
                         net (fo=1, routed)           1.710   890.161    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[7]
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.669   888.595    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.288   888.883    
                         clock uncertainty           -0.237   888.646    
    DSP48_X0Y0           DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.625   888.021    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                        888.021    
                         arrival time                        -890.161    
  -------------------------------------------------------------------
                         slack                                 -2.140    

Slack (VIOLATED) :        -2.121ns  (required time - arrival time)
  Source:                 magnYoffset_2s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0 rise@890.000ns - clk_10M_clk_wiz_0 rise@888.889ns)
  Data Path Delay:        2.113ns  (logic 0.478ns (22.619%)  route 1.635ns (77.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 888.593 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.859ns = ( 888.030 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.753   888.030    clk_10M
    SLICE_X20Y0          FDRE                                         r  magnYoffset_2s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.478   888.508 r  magnYoffset_2s_reg[4]/Q
                         net (fo=1, routed)           1.635   890.143    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[4]
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.667   888.593    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.288   888.881    
                         clock uncertainty           -0.237   888.644    
    DSP48_X1Y0           DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.621   888.023    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                        888.023    
                         arrival time                        -890.144    
  -------------------------------------------------------------------
                         slack                                 -2.121    

Slack (VIOLATED) :        -2.105ns  (required time - arrival time)
  Source:                 magnXoffset_2s_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0 rise@890.000ns - clk_10M_clk_wiz_0 rise@888.889ns)
  Data Path Delay:        2.095ns  (logic 0.419ns (19.997%)  route 1.676ns (80.003%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 888.595 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.857ns = ( 888.032 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.755   888.032    clk_10M
    SLICE_X13Y0          FDRE                                         r  magnXoffset_2s_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y0          FDRE (Prop_fdre_C_Q)         0.419   888.451 r  magnXoffset_2s_reg[6]/Q
                         net (fo=1, routed)           1.676   890.128    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[6]
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.669   888.595    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.288   888.883    
                         clock uncertainty           -0.237   888.646    
    DSP48_X0Y0           DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.623   888.023    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                        888.023    
                         arrival time                        -890.128    
  -------------------------------------------------------------------
                         slack                                 -2.105    

Slack (VIOLATED) :        -2.089ns  (required time - arrival time)
  Source:                 magnXoffset_2s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0 rise@890.000ns - clk_10M_clk_wiz_0 rise@888.889ns)
  Data Path Delay:        2.252ns  (logic 0.456ns (20.246%)  route 1.796ns (79.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 888.595 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.857ns = ( 888.032 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.755   888.032    clk_10M
    SLICE_X13Y0          FDRE                                         r  magnXoffset_2s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y0          FDRE (Prop_fdre_C_Q)         0.456   888.488 r  magnXoffset_2s_reg[1]/Q
                         net (fo=1, routed)           1.796   890.285    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[1]
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.669   888.595    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.288   888.883    
                         clock uncertainty           -0.237   888.646    
    DSP48_X0Y0           DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.450   888.196    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                        888.196    
                         arrival time                        -890.285    
  -------------------------------------------------------------------
                         slack                                 -2.089    

Slack (VIOLATED) :        -2.083ns  (required time - arrival time)
  Source:                 magnXoffset_2s_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0 rise@890.000ns - clk_10M_clk_wiz_0 rise@888.889ns)
  Data Path Delay:        2.247ns  (logic 0.456ns (20.296%)  route 1.791ns (79.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 888.595 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.857ns = ( 888.032 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.755   888.032    clk_10M
    SLICE_X13Y2          FDRE                                         r  magnXoffset_2s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDRE (Prop_fdre_C_Q)         0.456   888.488 r  magnXoffset_2s_reg[10]/Q
                         net (fo=1, routed)           1.791   890.279    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[10]
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.669   888.595    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.288   888.883    
                         clock uncertainty           -0.237   888.646    
    DSP48_X0Y0           DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450   888.196    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                        888.196    
                         arrival time                        -890.279    
  -------------------------------------------------------------------
                         slack                                 -2.083    

Slack (VIOLATED) :        -2.072ns  (required time - arrival time)
  Source:                 magnYoffset_2s_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0 rise@890.000ns - clk_10M_clk_wiz_0 rise@888.889ns)
  Data Path Delay:        2.065ns  (logic 0.478ns (23.149%)  route 1.587ns (76.851%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 888.593 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.859ns = ( 888.030 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.753   888.030    clk_10M
    SLICE_X20Y2          FDRE                                         r  magnYoffset_2s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y2          FDRE (Prop_fdre_C_Q)         0.478   888.508 r  magnYoffset_2s_reg[9]/Q
                         net (fo=1, routed)           1.587   890.095    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[9]
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        1.667   888.593    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.288   888.881    
                         clock uncertainty           -0.237   888.644    
    DSP48_X1Y0           DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.621   888.023    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                        888.023    
                         arrival time                        -890.095    
  -------------------------------------------------------------------
                         slack                                 -2.072    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 magnYoffset_2s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.164ns (20.124%)  route 0.651ns (79.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.585    clk_10M
    SLICE_X20Y0          FDRE                                         r  magnYoffset_2s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  magnYoffset_2s_reg[2]/Q
                         net (fo=1, routed)           0.651     0.230    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[2]
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.953    -0.732    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.556    -0.177    
                         clock uncertainty            0.237     0.061    
    DSP48_X1Y0           DSP48E1 (Hold_dsp48e1_CLK_B[2])
                                                      0.082     0.143    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 magnXdata_2s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.141ns (16.598%)  route 0.709ns (83.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.595    -0.584    clk_10M
    SLICE_X15Y0          FDRE                                         r  magnXdata_2s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  magnXdata_2s_reg[0]/Q
                         net (fo=1, routed)           0.709     0.266    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[0]
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.954    -0.731    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.556    -0.176    
                         clock uncertainty            0.237     0.062    
    DSP48_X0Y0           DSP48E1 (Hold_dsp48e1_CLK_C[0])
                                                      0.096     0.158    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -0.158    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 magnYoffset_2s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.164ns (19.527%)  route 0.676ns (80.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.585    clk_10M
    SLICE_X20Y2          FDRE                                         r  magnYoffset_2s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  magnYoffset_2s_reg[11]/Q
                         net (fo=1, routed)           0.676     0.255    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[11]
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.953    -0.732    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.556    -0.177    
                         clock uncertainty            0.237     0.061    
    DSP48_X1Y0           DSP48E1 (Hold_dsp48e1_CLK_B[11])
                                                      0.082     0.143    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 magnYoffset_2s_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.164ns (19.355%)  route 0.683ns (80.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.585    clk_10M
    SLICE_X20Y2          FDRE                                         r  magnYoffset_2s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  magnYoffset_2s_reg[8]/Q
                         net (fo=1, routed)           0.683     0.263    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/B[8]
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.953    -0.732    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.556    -0.177    
                         clock uncertainty            0.237     0.061    
    DSP48_X1Y0           DSP48E1 (Hold_dsp48e1_CLK_B[8])
                                                      0.082     0.143    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 magnXdata_2s_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.141ns (16.142%)  route 0.732ns (83.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.595    -0.584    clk_10M
    SLICE_X15Y1          FDRE                                         r  magnXdata_2s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  magnXdata_2s_reg[5]/Q
                         net (fo=1, routed)           0.732     0.290    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[5]
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.954    -0.731    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.556    -0.176    
                         clock uncertainty            0.237     0.062    
    DSP48_X0Y0           DSP48E1 (Hold_dsp48e1_CLK_C[5])
                                                      0.096     0.158    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -0.158    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 magnYdata_2s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.141ns (16.120%)  route 0.734ns (83.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.585    clk_10M
    SLICE_X21Y0          FDRE                                         r  magnYdata_2s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  magnYdata_2s_reg[2]/Q
                         net (fo=1, routed)           0.734     0.290    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[2]
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.953    -0.732    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.556    -0.177    
                         clock uncertainty            0.237     0.061    
    DSP48_X1Y0           DSP48E1 (Hold_dsp48e1_CLK_C[2])
                                                      0.096     0.157    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -0.157    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 magnYdata_2s_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.128ns (15.557%)  route 0.695ns (84.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.585    clk_10M
    SLICE_X21Y0          FDRE                                         r  magnYdata_2s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y0          FDRE (Prop_fdre_C_Q)         0.128    -0.457 r  magnYdata_2s_reg[7]/Q
                         net (fo=1, routed)           0.695     0.238    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[7]
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.953    -0.732    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.556    -0.177    
                         clock uncertainty            0.237     0.061    
    DSP48_X1Y0           DSP48E1 (Hold_dsp48e1_CLK_C[7])
                                                      0.043     0.104    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 magnXdata_2s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.141ns (16.072%)  route 0.736ns (83.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.595    -0.584    clk_10M
    SLICE_X15Y0          FDRE                                         r  magnXdata_2s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  magnXdata_2s_reg[2]/Q
                         net (fo=1, routed)           0.736     0.294    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[2]
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.954    -0.731    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y0           DSP48E1                                      r  TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.556    -0.176    
                         clock uncertainty            0.237     0.062    
    DSP48_X0Y0           DSP48E1 (Hold_dsp48e1_CLK_C[2])
                                                      0.096     0.158    TwosCompSubX/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -0.158    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 magnYdata_2s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.141ns (15.933%)  route 0.744ns (84.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.585    clk_10M
    SLICE_X21Y0          FDRE                                         r  magnYdata_2s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  magnYdata_2s_reg[1]/Q
                         net (fo=1, routed)           0.744     0.300    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[1]
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.953    -0.732    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.556    -0.177    
                         clock uncertainty            0.237     0.061    
    DSP48_X1Y0           DSP48E1 (Hold_dsp48e1_CLK_C[1])
                                                      0.096     0.157    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -0.157    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 magnYdata_2s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.141ns (15.921%)  route 0.745ns (84.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.585    clk_10M
    SLICE_X21Y0          FDRE                                         r  magnYdata_2s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  magnYdata_2s_reg[3]/Q
                         net (fo=1, routed)           0.745     0.301    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[3]
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3165, routed)        0.953    -0.732    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X1Y0           DSP48E1                                      r  TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.556    -0.177    
                         clock uncertainty            0.237     0.061    
    DSP48_X1Y0           DSP48E1 (Hold_dsp48e1_CLK_C[3])
                                                      0.096     0.157    TwosCompSubY/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -0.157    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  0.144    





---------------------------------------------------------------------------------------------------
From Clock:  clk_10M_clk_wiz_0_1
  To Clock:  clk_10M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       51.092ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             51.092ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0 rise@111.111ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        3.679ns  (logic 0.721ns (19.596%)  route 2.958ns (80.404%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 109.614 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.778ns = ( 54.778 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.834    54.778    clk_10M
    SLICE_X7Y3           FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.422    55.200 f  current_state_reg[0]/Q
                         net (fo=30, routed)          1.530    56.730    current_state[0]
    SLICE_X13Y1          LUT3 (Prop_lut3_I2_O)        0.299    57.029 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.428    58.457    inVal[31]_i_1_n_0
    SLICE_X20Y4          FDRE                                         r  inVal_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.576   109.614    clk_10M
    SLICE_X20Y4          FDRE                                         r  inVal_reg[5]/C
                         clock pessimism              0.577   110.191    
                         clock uncertainty           -0.117   110.073    
    SLICE_X20Y4          FDRE (Setup_fdre_C_R)       -0.524   109.549    inVal_reg[5]
  -------------------------------------------------------------------
                         required time                        109.549    
                         arrival time                         -58.457    
  -------------------------------------------------------------------
                         slack                                 51.092    

Slack (MET) :             51.104ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0 rise@111.111ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        3.668ns  (logic 0.721ns (19.657%)  route 2.947ns (80.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 109.615 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.778ns = ( 54.778 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.834    54.778    clk_10M
    SLICE_X7Y3           FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.422    55.200 f  current_state_reg[0]/Q
                         net (fo=30, routed)          1.530    56.730    current_state[0]
    SLICE_X13Y1          LUT3 (Prop_lut3_I2_O)        0.299    57.029 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.417    58.446    inVal[31]_i_1_n_0
    SLICE_X20Y1          FDRE                                         r  inVal_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.577   109.615    clk_10M
    SLICE_X20Y1          FDRE                                         r  inVal_reg[10]/C
                         clock pessimism              0.577   110.192    
                         clock uncertainty           -0.117   110.074    
    SLICE_X20Y1          FDRE (Setup_fdre_C_R)       -0.524   109.550    inVal_reg[10]
  -------------------------------------------------------------------
                         required time                        109.550    
                         arrival time                         -58.446    
  -------------------------------------------------------------------
                         slack                                 51.104    

Slack (MET) :             51.104ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0 rise@111.111ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        3.668ns  (logic 0.721ns (19.657%)  route 2.947ns (80.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 109.615 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.778ns = ( 54.778 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.834    54.778    clk_10M
    SLICE_X7Y3           FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.422    55.200 f  current_state_reg[0]/Q
                         net (fo=30, routed)          1.530    56.730    current_state[0]
    SLICE_X13Y1          LUT3 (Prop_lut3_I2_O)        0.299    57.029 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.417    58.446    inVal[31]_i_1_n_0
    SLICE_X20Y1          FDRE                                         r  inVal_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.577   109.615    clk_10M
    SLICE_X20Y1          FDRE                                         r  inVal_reg[2]/C
                         clock pessimism              0.577   110.192    
                         clock uncertainty           -0.117   110.074    
    SLICE_X20Y1          FDRE (Setup_fdre_C_R)       -0.524   109.550    inVal_reg[2]
  -------------------------------------------------------------------
                         required time                        109.550    
                         arrival time                         -58.446    
  -------------------------------------------------------------------
                         slack                                 51.104    

Slack (MET) :             51.104ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0 rise@111.111ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        3.668ns  (logic 0.721ns (19.657%)  route 2.947ns (80.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 109.615 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.778ns = ( 54.778 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.834    54.778    clk_10M
    SLICE_X7Y3           FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.422    55.200 f  current_state_reg[0]/Q
                         net (fo=30, routed)          1.530    56.730    current_state[0]
    SLICE_X13Y1          LUT3 (Prop_lut3_I2_O)        0.299    57.029 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.417    58.446    inVal[31]_i_1_n_0
    SLICE_X20Y1          FDRE                                         r  inVal_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.577   109.615    clk_10M
    SLICE_X20Y1          FDRE                                         r  inVal_reg[3]/C
                         clock pessimism              0.577   110.192    
                         clock uncertainty           -0.117   110.074    
    SLICE_X20Y1          FDRE (Setup_fdre_C_R)       -0.524   109.550    inVal_reg[3]
  -------------------------------------------------------------------
                         required time                        109.550    
                         arrival time                         -58.446    
  -------------------------------------------------------------------
                         slack                                 51.104    

Slack (MET) :             51.104ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0 rise@111.111ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        3.668ns  (logic 0.721ns (19.657%)  route 2.947ns (80.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 109.615 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.778ns = ( 54.778 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.834    54.778    clk_10M
    SLICE_X7Y3           FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.422    55.200 f  current_state_reg[0]/Q
                         net (fo=30, routed)          1.530    56.730    current_state[0]
    SLICE_X13Y1          LUT3 (Prop_lut3_I2_O)        0.299    57.029 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.417    58.446    inVal[31]_i_1_n_0
    SLICE_X20Y1          FDRE                                         r  inVal_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.577   109.615    clk_10M
    SLICE_X20Y1          FDRE                                         r  inVal_reg[4]/C
                         clock pessimism              0.577   110.192    
                         clock uncertainty           -0.117   110.074    
    SLICE_X20Y1          FDRE (Setup_fdre_C_R)       -0.524   109.550    inVal_reg[4]
  -------------------------------------------------------------------
                         required time                        109.550    
                         arrival time                         -58.446    
  -------------------------------------------------------------------
                         slack                                 51.104    

Slack (MET) :             51.104ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0 rise@111.111ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        3.668ns  (logic 0.721ns (19.657%)  route 2.947ns (80.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 109.615 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.778ns = ( 54.778 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.834    54.778    clk_10M
    SLICE_X7Y3           FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.422    55.200 f  current_state_reg[0]/Q
                         net (fo=30, routed)          1.530    56.730    current_state[0]
    SLICE_X13Y1          LUT3 (Prop_lut3_I2_O)        0.299    57.029 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.417    58.446    inVal[31]_i_1_n_0
    SLICE_X20Y1          FDRE                                         r  inVal_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.577   109.615    clk_10M
    SLICE_X20Y1          FDRE                                         r  inVal_reg[6]/C
                         clock pessimism              0.577   110.192    
                         clock uncertainty           -0.117   110.074    
    SLICE_X20Y1          FDRE (Setup_fdre_C_R)       -0.524   109.550    inVal_reg[6]
  -------------------------------------------------------------------
                         required time                        109.550    
                         arrival time                         -58.446    
  -------------------------------------------------------------------
                         slack                                 51.104    

Slack (MET) :             51.104ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0 rise@111.111ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        3.668ns  (logic 0.721ns (19.657%)  route 2.947ns (80.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 109.615 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.778ns = ( 54.778 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.834    54.778    clk_10M
    SLICE_X7Y3           FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.422    55.200 f  current_state_reg[0]/Q
                         net (fo=30, routed)          1.530    56.730    current_state[0]
    SLICE_X13Y1          LUT3 (Prop_lut3_I2_O)        0.299    57.029 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.417    58.446    inVal[31]_i_1_n_0
    SLICE_X20Y1          FDRE                                         r  inVal_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.577   109.615    clk_10M
    SLICE_X20Y1          FDRE                                         r  inVal_reg[7]/C
                         clock pessimism              0.577   110.192    
                         clock uncertainty           -0.117   110.074    
    SLICE_X20Y1          FDRE (Setup_fdre_C_R)       -0.524   109.550    inVal_reg[7]
  -------------------------------------------------------------------
                         required time                        109.550    
                         arrival time                         -58.446    
  -------------------------------------------------------------------
                         slack                                 51.104    

Slack (MET) :             51.104ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0 rise@111.111ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        3.668ns  (logic 0.721ns (19.657%)  route 2.947ns (80.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 109.615 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.778ns = ( 54.778 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.834    54.778    clk_10M
    SLICE_X7Y3           FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.422    55.200 f  current_state_reg[0]/Q
                         net (fo=30, routed)          1.530    56.730    current_state[0]
    SLICE_X13Y1          LUT3 (Prop_lut3_I2_O)        0.299    57.029 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.417    58.446    inVal[31]_i_1_n_0
    SLICE_X20Y1          FDRE                                         r  inVal_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.577   109.615    clk_10M
    SLICE_X20Y1          FDRE                                         r  inVal_reg[8]/C
                         clock pessimism              0.577   110.192    
                         clock uncertainty           -0.117   110.074    
    SLICE_X20Y1          FDRE (Setup_fdre_C_R)       -0.524   109.550    inVal_reg[8]
  -------------------------------------------------------------------
                         required time                        109.550    
                         arrival time                         -58.446    
  -------------------------------------------------------------------
                         slack                                 51.104    

Slack (MET) :             51.104ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0 rise@111.111ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        3.668ns  (logic 0.721ns (19.657%)  route 2.947ns (80.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 109.615 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.778ns = ( 54.778 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.834    54.778    clk_10M
    SLICE_X7Y3           FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.422    55.200 f  current_state_reg[0]/Q
                         net (fo=30, routed)          1.530    56.730    current_state[0]
    SLICE_X13Y1          LUT3 (Prop_lut3_I2_O)        0.299    57.029 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.417    58.446    inVal[31]_i_1_n_0
    SLICE_X20Y1          FDRE                                         r  inVal_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.577   109.615    clk_10M
    SLICE_X20Y1          FDRE                                         r  inVal_reg[9]/C
                         clock pessimism              0.577   110.192    
                         clock uncertainty           -0.117   110.074    
    SLICE_X20Y1          FDRE (Setup_fdre_C_R)       -0.524   109.550    inVal_reg[9]
  -------------------------------------------------------------------
                         required time                        109.550    
                         arrival time                         -58.446    
  -------------------------------------------------------------------
                         slack                                 51.104    

Slack (MET) :             51.354ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0 rise@111.111ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        3.514ns  (logic 0.721ns (20.515%)  route 2.793ns (79.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 109.616 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.778ns = ( 54.778 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.834    54.778    clk_10M
    SLICE_X7Y3           FDCE                                         r  current_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.422    55.200 f  current_state_reg[0]/Q
                         net (fo=30, routed)          1.530    56.730    current_state[0]
    SLICE_X13Y1          LUT3 (Prop_lut3_I2_O)        0.299    57.029 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.264    58.292    inVal[31]_i_1_n_0
    SLICE_X19Y1          FDRE                                         r  inVal_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         1.578   109.616    clk_10M
    SLICE_X19Y1          FDRE                                         r  inVal_reg[11]/C
                         clock pessimism              0.577   110.193    
                         clock uncertainty           -0.117   110.075    
    SLICE_X19Y1          FDRE (Setup_fdre_C_R)       -0.429   109.646    inVal_reg[11]
  -------------------------------------------------------------------
                         required time                        109.646    
                         arrival time                         -58.292    
  -------------------------------------------------------------------
                         slack                                 51.354    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 transferVal_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            transferVal_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 fall@55.556ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        0.300ns  (logic 0.191ns (63.568%)  route 0.109ns (36.433%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns = ( 54.735 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.584ns = ( 54.972 - 55.556 ) 
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    55.814 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    56.254    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    53.833 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    54.351    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    54.377 f  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.595    54.972    clk_10M
    SLICE_X9Y0           FDRE                                         r  transferVal_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDRE (Prop_fdre_C_Q)         0.146    55.118 r  transferVal_reg[13]/Q
                         net (fo=1, routed)           0.109    55.227    transferVal[13]
    SLICE_X11Y1          LUT6 (Prop_lut6_I0_O)        0.045    55.272 r  transferVal[14]_i_1/O
                         net (fo=1, routed)           0.000    55.272    transferVal[14]_i_1_n_0
    SLICE_X11Y1          FDRE                                         r  transferVal_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    56.002 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    56.482    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    53.278 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    53.842    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    53.871 f  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.864    54.735    clk_10M
    SLICE_X11Y1          FDRE                                         r  transferVal_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.273    55.008    
                         clock uncertainty            0.117    55.125    
    SLICE_X11Y1          FDRE (Hold_fdre_C_D)         0.099    55.224    transferVal_reg[14]
  -------------------------------------------------------------------
                         required time                        -55.224    
                         arrival time                          55.272    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 inVal_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.164ns (72.151%)  route 0.063ns (27.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.585    clk_10M
    SLICE_X16Y0          FDRE                                         r  inVal_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  inVal_reg[25]/Q
                         net (fo=3, routed)           0.063    -0.357    p_2_in[26]
    SLICE_X17Y0          FDRE                                         r  inVal_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.864    -0.821    clk_10M
    SLICE_X17Y0          FDRE                                         r  inVal_reg[26]/C
                         clock pessimism              0.249    -0.572    
                         clock uncertainty            0.117    -0.454    
    SLICE_X17Y0          FDRE (Hold_fdre_C_D)         0.046    -0.408    inVal_reg[26]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 inVal_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            magnXoffset_2s_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.094%)  route 0.128ns (43.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.585    clk_10M
    SLICE_X16Y0          FDRE                                         r  inVal_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  inVal_reg[31]/Q
                         net (fo=2, routed)           0.128    -0.292    inVal_reg_n_0_[31]
    SLICE_X13Y0          FDRE                                         r  magnXoffset_2s_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.864    -0.821    clk_10M
    SLICE_X13Y0          FDRE                                         r  magnXoffset_2s_reg[7]/C
                         clock pessimism              0.273    -0.548    
                         clock uncertainty            0.117    -0.430    
    SLICE_X13Y0          FDRE (Hold_fdre_C_D)         0.078    -0.352    magnXoffset_2s_reg[7]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 inVal_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            magnXoffset_2s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.298%)  route 0.124ns (46.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.585    clk_10M
    SLICE_X17Y0          FDRE                                         r  inVal_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  inVal_reg[26]/Q
                         net (fo=3, routed)           0.124    -0.320    p_2_in[27]
    SLICE_X13Y0          FDRE                                         r  magnXoffset_2s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.864    -0.821    clk_10M
    SLICE_X13Y0          FDRE                                         r  magnXoffset_2s_reg[2]/C
                         clock pessimism              0.273    -0.548    
                         clock uncertainty            0.117    -0.430    
    SLICE_X13Y0          FDRE (Hold_fdre_C_D)         0.047    -0.383    magnXoffset_2s_reg[2]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 inVal_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.585    clk_10M
    SLICE_X17Y0          FDRE                                         r  inVal_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  inVal_reg[27]/Q
                         net (fo=3, routed)           0.122    -0.321    p_2_in[28]
    SLICE_X17Y0          FDRE                                         r  inVal_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.864    -0.821    clk_10M
    SLICE_X17Y0          FDRE                                         r  inVal_reg[28]/C
                         clock pessimism              0.236    -0.585    
                         clock uncertainty            0.117    -0.467    
    SLICE_X17Y0          FDRE (Hold_fdre_C_D)         0.070    -0.397    inVal_reg[28]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 inVal_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            magnXdata_2s_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.221%)  route 0.138ns (45.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.585    clk_10M
    SLICE_X16Y2          FDRE                                         r  inVal_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  inVal_reg[17]/Q
                         net (fo=3, routed)           0.138    -0.282    p_2_in[18]
    SLICE_X15Y2          FDRE                                         r  magnXdata_2s_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.864    -0.821    clk_10M
    SLICE_X15Y2          FDRE                                         r  magnXdata_2s_reg[9]/C
                         clock pessimism              0.273    -0.548    
                         clock uncertainty            0.117    -0.430    
    SLICE_X15Y2          FDRE (Hold_fdre_C_D)         0.072    -0.358    magnXdata_2s_reg[9]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 inVal_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            magnXdata_2s_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.487%)  route 0.137ns (45.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.585    clk_10M
    SLICE_X16Y2          FDRE                                         r  inVal_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  inVal_reg[18]/Q
                         net (fo=3, routed)           0.137    -0.284    p_2_in[19]
    SLICE_X15Y2          FDRE                                         r  magnXdata_2s_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.864    -0.821    clk_10M
    SLICE_X15Y2          FDRE                                         r  magnXdata_2s_reg[10]/C
                         clock pessimism              0.273    -0.548    
                         clock uncertainty            0.117    -0.430    
    SLICE_X15Y2          FDRE (Hold_fdre_C_D)         0.070    -0.360    magnXdata_2s_reg[10]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 inVal_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            magnXdata_2s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.255%)  route 0.138ns (45.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.585    clk_10M
    SLICE_X16Y0          FDRE                                         r  inVal_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  inVal_reg[24]/Q
                         net (fo=3, routed)           0.138    -0.282    p_2_in[25]
    SLICE_X15Y0          FDRE                                         r  magnXdata_2s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.864    -0.821    clk_10M
    SLICE_X15Y0          FDRE                                         r  magnXdata_2s_reg[0]/C
                         clock pessimism              0.273    -0.548    
                         clock uncertainty            0.117    -0.430    
    SLICE_X15Y0          FDRE (Hold_fdre_C_D)         0.070    -0.360    magnXdata_2s_reg[0]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 inVal_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.645%)  route 0.132ns (48.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.585    clk_10M
    SLICE_X17Y0          FDRE                                         r  inVal_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  inVal_reg[29]/Q
                         net (fo=3, routed)           0.132    -0.312    p_2_in[30]
    SLICE_X17Y0          FDRE                                         r  inVal_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.864    -0.821    clk_10M
    SLICE_X17Y0          FDRE                                         r  inVal_reg[30]/C
                         clock pessimism              0.236    -0.585    
                         clock uncertainty            0.117    -0.467    
    SLICE_X17Y0          FDRE (Hold_fdre_C_D)         0.075    -0.392    inVal_reg[30]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 inVal_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            magnXoffset_2s_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.088%)  route 0.139ns (45.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.593    -0.586    clk_10M
    SLICE_X16Y3          FDRE                                         r  inVal_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y3          FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  inVal_reg[21]/Q
                         net (fo=3, routed)           0.139    -0.282    p_2_in[22]
    SLICE_X13Y3          FDRE                                         r  magnXoffset_2s_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=136, routed)         0.863    -0.822    clk_10M
    SLICE_X13Y3          FDRE                                         r  magnXoffset_2s_reg[13]/C
                         clock pessimism              0.273    -0.549    
                         clock uncertainty            0.117    -0.431    
    SLICE_X13Y3          FDRE (Hold_fdre_C_D)         0.066    -0.365    magnXoffset_2s_reg[13]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.083    





