

================================================================
== Vitis HLS Report for 'top_kernel_Outline_phase1_row'
================================================================
* Date:           Mon Jan 26 18:37:16 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.858 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    45825|    45825|  0.458 ms|  0.458 ms|  45825|  45825|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- phase1_row  |    45824|    45824|       179|          -|          -|   256|        no|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:23]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 8 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.48ns)   --->   "%store_ln23 = store i9 0, i9 %i" [top.cpp:23]   --->   Operation 9 'store' 'store_ln23' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %phase1_sum"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.26>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i_2 = load i9 %i" [top.cpp:23]   --->   Operation 11 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.92ns)   --->   "%icmp_ln23 = icmp_eq  i9 %i_2, i9 256" [top.cpp:23]   --->   Operation 12 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.92ns)   --->   "%add_ln23 = add i9 %i_2, i9 1" [top.cpp:23]   --->   Operation 13 'add' 'add_ln23' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %phase1_sum.split, void %for.body33.preheader.exitStub" [top.cpp:23]   --->   Operation 14 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i9 %i_2" [top.cpp:23]   --->   Operation 15 'trunc' 'trunc_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln23, i6 0" [top.cpp:29]   --->   Operation 16 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (2.34ns)   --->   "%call_ln29 = call void @top_kernel_Pipeline_phase1_sum, i14 %tmp_s, i24 %A, i24 %p_loc" [top.cpp:29]   --->   Operation 17 'call' 'call_ln29' <Predicate = (!icmp_ln23)> <Delay = 2.34> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 18 [1/1] (0.48ns)   --->   "%store_ln23 = store i9 %add_ln23, i9 %i" [top.cpp:23]   --->   Operation 18 'store' 'store_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.48>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 19 'ret' 'ret_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.87>
ST_3 : Operation 20 [1/2] (1.87ns)   --->   "%call_ln29 = call void @top_kernel_Pipeline_phase1_sum, i14 %tmp_s, i24 %A, i24 %p_loc" [top.cpp:29]   --->   Operation 20 'call' 'call_ln29' <Predicate = true> <Delay = 1.87> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 3.88>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%p_loc_load = load i24 %p_loc"   --->   Operation 21 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i24 %p_loc_load" [top.cpp:34]   --->   Operation 22 'sext' 'sext_ln34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (1.10ns)   --->   "%add_ln34 = add i25 %sext_ln34, i25 65536" [top.cpp:34]   --->   Operation 23 'add' 'add_ln34' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln34, i32 24" [top.cpp:34]   --->   Operation 24 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%denom = trunc i25 %add_ln34" [top.cpp:34]   --->   Operation 25 'trunc' 'denom' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_701 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln34, i32 23" [top.cpp:34]   --->   Operation 26 'bitselect' 'tmp_701' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%xor_ln34 = xor i1 %tmp, i1 1" [top.cpp:34]   --->   Operation 27 'xor' 'xor_ln34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%and_ln34 = and i1 %tmp_701, i1 %xor_ln34" [top.cpp:34]   --->   Operation 28 'and' 'and_ln34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%xor_ln34_1 = xor i1 %tmp, i1 %tmp_701" [top.cpp:34]   --->   Operation 29 'xor' 'xor_ln34_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%select_ln34 = select i1 %and_ln34, i24 8388607, i24 8388608" [top.cpp:34]   --->   Operation 30 'select' 'select_ln34' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.43ns) (out node of the LUT)   --->   "%denom_1 = select i1 %xor_ln34_1, i24 %select_ln34, i24 %denom" [top.cpp:34]   --->   Operation 31 'select' 'denom_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 32 [2/2] (2.34ns)   --->   "%call_ln29 = call void @top_kernel_Pipeline_phase1_norm, i14 %tmp_s, i24 %A, i8 %trunc_ln23, i24 %denom_1, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp" [top.cpp:29]   --->   Operation 32 'call' 'call_ln29' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln23 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [top.cpp:23]   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [top.cpp:23]   --->   Operation 34 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln29 = call void @top_kernel_Pipeline_phase1_norm, i14 %tmp_s, i24 %A, i8 %trunc_ln23, i24 %denom_1, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp" [top.cpp:29]   --->   Operation 35 'call' 'call_ln29' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln23 = br void %phase1_sum" [top.cpp:23]   --->   Operation 36 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	'alloca' operation 9 bit ('i', top.cpp:23) [4]  (0.000 ns)
	'store' operation 0 bit ('store_ln23', top.cpp:23) of constant 0 on local variable 'i', top.cpp:23 [7]  (0.489 ns)

 <State 2>: 3.261ns
The critical path consists of the following:
	'load' operation 9 bit ('i', top.cpp:23) on local variable 'i', top.cpp:23 [10]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln23', top.cpp:23) [11]  (0.921 ns)
	'call' operation 0 bit ('call_ln29', top.cpp:29) to 'top_kernel_Pipeline_phase1_sum' [19]  (2.341 ns)

 <State 3>: 1.875ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln29', top.cpp:29) to 'top_kernel_Pipeline_phase1_sum' [19]  (1.875 ns)

 <State 4>: 3.885ns
The critical path consists of the following:
	'load' operation 24 bit ('p_loc_load') on local variable 'p_loc' [20]  (0.000 ns)
	'add' operation 25 bit ('add_ln34', top.cpp:34) [22]  (1.110 ns)
	'select' operation 24 bit ('denom', top.cpp:34) [30]  (0.435 ns)
	'call' operation 0 bit ('call_ln29', top.cpp:29) to 'top_kernel_Pipeline_phase1_norm' [31]  (2.341 ns)

 <State 5>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
