// Seed: 3080401529
module module_0 (
    id_1
);
  inout wire id_1;
  wire id_2 = id_2 - id_2 === id_1, id_3, id_4, id_5, id_6;
  assign id_4 = id_3;
  logic id_7;
  ;
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    input uwire id_2,
    input tri0 id_3,
    output supply1 id_4,
    input wor id_5,
    input wor id_6,
    input supply1 id_7,
    output wor id_8,
    input wor id_9,
    input tri1 id_10
    , id_17,
    output wand id_11,
    input uwire id_12,
    input tri1 id_13,
    output supply1 id_14,
    input wand id_15
);
  module_0 modCall_1 (id_17);
  assign modCall_1.id_3 = 0;
endmodule
