
---------- Begin Simulation Statistics ----------
final_tick                               137325358125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    378                       # Simulator instruction rate (inst/s)
host_mem_usage                               31234788                       # Number of bytes of host memory used
host_op_rate                                      388                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                191034.94                       # Real time elapsed on the host
host_tick_rate                                 414777                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    72299156                       # Number of instructions simulated
sim_ops                                      74196250                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.079237                       # Number of seconds simulated
sim_ticks                                 79236815625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             82.883487                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  417814                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               504098                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3945                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             34899                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            554768                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              53806                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           61662                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             7856                       # Number of indirect misses.
system.cpu.branchPred.lookups                  922955                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  142428                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         6559                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5770176                       # Number of instructions committed
system.cpu.committedOps                       6154604                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.480931                       # CPI: cycles per instruction
system.cpu.discardedOps                         92732                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4023403                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            946383                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           428930                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7428634                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.403074                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     3550                       # number of quiesce instructions executed
system.cpu.numCycles                         14315411                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      3550                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4497591     73.08%     73.08% # Class of committed instruction
system.cpu.op_class_0::IntMult                  11790      0.19%     73.27% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     73.27% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     73.27% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     73.27% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     73.27% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     73.27% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     73.27% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     73.27% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     73.27% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     73.27% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     73.27% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     73.27% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     73.27% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     73.27% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     73.27% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     73.27% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     73.27% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     73.27% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     73.27% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     73.27% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     73.27% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     73.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     73.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     73.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     73.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     73.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     73.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     73.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     73.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     73.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     73.27% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     73.27% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     73.27% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     73.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     73.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     73.27% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     73.27% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     73.27% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     73.27% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     73.27% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     73.27% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     73.27% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     73.27% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     73.27% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     73.27% # Class of committed instruction
system.cpu.op_class_0::MemRead                1016466     16.52%     89.78% # Class of committed instruction
system.cpu.op_class_0::MemWrite                628757     10.22%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  6154604                       # Class of committed instruction
system.cpu.quiesceCycles                    112463494                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6886777                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1031                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        24014                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         48151                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1406121                       # Transaction distribution
system.membus.trans_dist::ReadResp            1428737                       # Transaction distribution
system.membus.trans_dist::WriteReq             553489                       # Transaction distribution
system.membus.trans_dist::WriteResp            553489                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4328                       # Transaction distribution
system.membus.trans_dist::CleanEvict            19654                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1533                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1533                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          17887                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4736                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        53487                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        53487                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        14670                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        18555                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        60796                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        94273                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      3843747                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      3843747                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3991507                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port      1144768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      1144768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         5888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        29340                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       672320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        80888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       788436                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    122997216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    122997216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               124930420                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1987332                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000534                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.023111                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1986270     99.95%     99.95% # Request fanout histogram
system.membus.snoop_fanout::1                    1062      0.05%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1987332                       # Request fanout histogram
system.membus.reqLayer6.occupancy          4603280320                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               5.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            76984125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            51971905                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            14477625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           77210793                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         8298098114                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             10.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy           90161750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       327680                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       409600                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       327680                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       409600                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         2560                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        84480                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        10240                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        92160                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      4135451                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1033863                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      5169314                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1033863                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      4135451                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      5169314                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      5169314                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      5169314                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     10338628                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1269760                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1269760                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3066186                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3066186                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1156                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        30460                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        26208                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           90                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          252                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          140                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio          108                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          138                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        60796                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       401824                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        57344                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       520608                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       245760                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      7647242                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      7942154                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        64512                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        92160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        25600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        46080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        10094                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total        10094                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      8671892                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1622                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         3432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        33506                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        41184                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           99                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          396                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           75                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          135                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          219                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        80888                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      6427560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       917504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      8328104                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      3932160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    122355732                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       786432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    127074324                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port      1032192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1474560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       409600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       737280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       161252                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       161252                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    137856408                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        14605927875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             18.4                       # Network utilization (%)
system.acctest.local_bus.numRequests          9403519                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          711                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        11000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.08                       # Average queue length
system.acctest.local_bus.maxQueueLength             8                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  12143964848                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         15.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   6882378000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       786432                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       442368                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       589824                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      2801664                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       589824                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       442368                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total      1032192                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        24576                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       442368                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       516096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        13824                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       161280                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     12406354                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      9925083                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5582859                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7443813                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     35358109                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7443813                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5582859                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     13026672                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     12406354                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      9925083                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     13026672                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     13026672                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     48384781                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       442368                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0      1032192                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1474560                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       442368                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       161252                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       603620                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        13824                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0      1032192                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total      1046016                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       442368                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         5047                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       447415                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5582859                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     13026672                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       18609531                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5582859                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2035064                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7617924                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5582859                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     18609531                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2035064                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      26227455                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1402453                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1402445                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       519424                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       519424                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       141520                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      3676170                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        18432                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         2560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         5064                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      3843746                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      4527016                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    117637140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       161252                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    122997152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2277595                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2277595    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2277595                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   4920011695                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          6.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   7531549000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          9.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0    158777768                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2621440                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      3932160                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    165331368                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      3737168                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      3806120                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      7543288                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     39694442                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        81920                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma       122880                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     39899242                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       934292                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma       118992                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total      1053284                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2003838326                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     33083611                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     49625417                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2086547354                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     47164541                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     48034742                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     95199283                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2051002867                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     81118353                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     49625417                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2181746637                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       917504                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    171638804                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     29949952                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       327680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    202833940                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     99811328                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     92405780                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    192217108                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        28672                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     42909701                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       935936                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     43884549                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     24952832                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      2887685                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     27840517                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     11579264                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2166149695                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    377980258                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      4135451                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2559844668                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1259658496                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1166197547                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2425856043                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     11579264                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3425808191                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1544177805                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      4135451                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4985700711                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst      1144768                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         5888                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total      1150656                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst      1144768                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total      1144768                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        17887                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           92                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        17979                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     14447426                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        74309                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       14521735                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     14447426                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     14447426                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     14447426                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        74309                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      14521735                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1905576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     87687188                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       161508                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         395328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           90149600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       276992                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2621440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     29949952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       589824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        81920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        33520128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        29800                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1370117                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         2532                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6177                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1408626                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         4328                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        40960                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       467968                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         9216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         1280                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             523752                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     24049124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1106647047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2038295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4989196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1137723662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3495749                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     33083611                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    377980258                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7443813                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1033863                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            423037293                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3495749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     57132735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1484627305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7443813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1033863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2038295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4989196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1560760955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      4327.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     70760.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   1835897.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      9216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      1280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      2536.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6161.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003457980250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2499                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2499                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2519648                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             553750                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1408630                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     523752                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1408630                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   523752                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2204                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             87900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             87930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             87924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             87974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             87872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             88034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             87883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             87893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             87843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             87830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            87863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            87904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            87904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            87892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            87892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            87888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             32692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             32731                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             32704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             32719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             32712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             32739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             32753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             32756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             32782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             32759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            32775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            32751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            32728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            32722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            32717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            32706                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.03                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  47605343230                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7032130000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             84524025730                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33848.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60098.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      3555                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1310187                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  485115                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.16                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.62                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    14                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1408616                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               523752                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7723                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7074                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1204360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   50036                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   48701                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   49212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    3306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    9616                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   3251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   3052                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   7337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1064                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    999                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  35898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  82375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  78692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  36970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  12759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  10557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  10948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   7930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   6621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   5570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   5348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   4601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   4590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   4715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   4844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   5008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   8778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  11276                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       134877                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    915.874701                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   813.603493                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   266.904274                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5316      3.94%      3.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3912      2.90%      6.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2282      1.69%      8.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2549      1.89%     10.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2807      2.08%     12.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2417      1.79%     14.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1722      1.28%     15.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1996      1.48%     17.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       111876     82.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       134877                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2499                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     562.765906                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1388.407145                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2079     83.19%     83.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      0.08%     83.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            4      0.16%     83.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.04%     83.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            3      0.12%     83.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.08%     83.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.04%     83.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.08%     83.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           46      1.84%     85.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.04%     85.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            4      0.16%     85.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.04%     85.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            3      0.12%     85.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            2      0.08%     86.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            7      0.28%     86.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           26      1.04%     87.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            3      0.12%     87.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.04%     87.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            2      0.08%     87.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.04%     87.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.08%     87.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199          150      6.00%     93.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.04%     93.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            2      0.08%     93.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.04%     93.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095           11      0.44%     94.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      0.08%     94.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4224-4351            1      0.04%     94.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4736-4863            1      0.04%     94.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119           67      2.68%     97.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           70      2.80%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2499                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2499                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     209.582233                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     39.518886                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    390.824277                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1916     76.67%     76.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            54      2.16%     78.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            12      0.48%     79.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.08%     79.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            6      0.24%     79.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           15      0.60%     80.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           11      0.44%     80.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.08%     80.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.08%     80.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            4      0.16%     80.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.08%     81.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            5      0.20%     81.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            2      0.08%     81.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            2      0.08%     81.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            2      0.08%     81.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            2      0.08%     81.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.04%     81.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.04%     81.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.04%     81.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.04%     81.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.04%     81.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           39      1.56%     83.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          416     16.65%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2499                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               90011264                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  141056                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                33519744                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                90149856                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             33520128                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1135.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       423.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1137.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    423.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   79236807500                       # Total gap between requests
system.mem_ctrls.avgGap                      41004.73                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1905576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     87547156                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       161764                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       394304                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       278272                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2621440                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     29948288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       589824                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        81920                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 24049123.945344060659                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1104879787.374721288681                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2041525.756986148423                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4976272.669337221421                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3511902.867436818313                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 33083611.189101215452                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 377959257.496347665787                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7443812.517547773197                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1033862.849659412983                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        29800                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1370117                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         2536                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6177                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         4328                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        40960                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       467968                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         9216                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         1280                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   2444850720                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  81486783265                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    325768470                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    266623275                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 115273222910                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma 111175536130                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 1144636951060                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  90710773100                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   7801809210                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     82041.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59474.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    128457.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43163.88                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  26634293.65                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   2714246.49                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2445972.70                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   9842748.82                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   6095163.45                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         66557604.825001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         46454049.599998                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2557977300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       727898239.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     758548280.700163                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     756769080.037035                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     971536707.000059                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       5885741261.663231                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         74.280386                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  50648259040                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4286310000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  24304195085                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                7100                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          3550                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     19800440.457746                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    116379646.334625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         3550    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value         4875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545309750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            3550                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     67033794500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  70291563625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1796862                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1796862                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1796862                       # number of overall hits
system.cpu.icache.overall_hits::total         1796862                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        17887                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          17887                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        17887                       # number of overall misses
system.cpu.icache.overall_misses::total         17887                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    776186250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    776186250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    776186250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    776186250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1814749                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1814749                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1814749                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1814749                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009856                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009856                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009856                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009856                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43393.875440                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43393.875440                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43393.875440                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43393.875440                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        17887                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        17887                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        17887                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        17887                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    748195125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    748195125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    748195125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    748195125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009856                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009856                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009856                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009856                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41828.988931                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41828.988931                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41828.988931                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41828.988931                       # average overall mshr miss latency
system.cpu.icache.replacements                  17713                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1796862                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1796862                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        17887                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         17887                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    776186250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    776186250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1814749                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1814749                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009856                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009856                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43393.875440                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43393.875440                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        17887                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        17887                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    748195125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    748195125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009856                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009856                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41828.988931                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41828.988931                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           460.939659                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6549083                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             17713                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            369.733134                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   460.939659                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.900273                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.900273                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          462                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          405                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3647385                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3647385                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1608163                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1608163                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1608163                       # number of overall hits
system.cpu.dcache.overall_hits::total         1608163                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         7724                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7724                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7724                       # number of overall misses
system.cpu.dcache.overall_misses::total          7724                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    590607625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    590607625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    590607625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    590607625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1615887                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1615887                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1615887                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1615887                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004780                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004780                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004780                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004780                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76463.959736                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76463.959736                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76463.959736                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76463.959736                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4328                       # number of writebacks
system.cpu.dcache.writebacks::total              4328                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1455                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1455                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1455                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1455                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         6269                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6269                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6269                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6269                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        37733                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        37733                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    471860875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    471860875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    471860875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    471860875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     79811000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     79811000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003880                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003880                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003880                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003880                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75268.922476                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75268.922476                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75268.922476                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75268.922476                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2115.151194                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2115.151194                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   6269                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1019267                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1019267                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4770                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4770                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    368637250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    368637250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1024037                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1024037                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004658                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004658                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77282.442348                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77282.442348                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           31                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           31                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4739                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4739                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3668                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3668                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    359635500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    359635500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     79811000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     79811000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004628                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004628                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75888.478582                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75888.478582                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21758.724100                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21758.724100                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       588896                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         588896                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2954                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2954                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    221970375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    221970375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       591850                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       591850                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004991                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004991                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75142.307041                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75142.307041                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1424                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1424                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1530                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1530                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        34065                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        34065                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    112225375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    112225375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002585                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002585                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73349.918301                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73349.918301                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              245229                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6269                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.117722                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           82                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          423                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6469817                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6469817                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 137325358125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               137327035000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    378                       # Simulator instruction rate (inst/s)
host_mem_usage                               31234788                       # Number of bytes of host memory used
host_op_rate                                      388                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                191036.33                       # Real time elapsed on the host
host_tick_rate                                 414782                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    72301223                       # Number of instructions simulated
sim_ops                                      74198803                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.079238                       # Number of seconds simulated
sim_ticks                                 79238492500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             82.875959                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  417936                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               504291                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3945                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             34918                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            554817                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              53806                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           61662                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             7856                       # Number of indirect misses.
system.cpu.branchPred.lookups                  923259                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  142527                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         6559                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5772243                       # Number of instructions committed
system.cpu.committedOps                       6157157                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.480508                       # CPI: cycles per instruction
system.cpu.discardedOps                         92779                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4024632                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            946890                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           429134                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7428899                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.403143                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     3550                       # number of quiesce instructions executed
system.cpu.numCycles                         14318094                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      3550                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4499066     73.07%     73.07% # Class of committed instruction
system.cpu.op_class_0::IntMult                  11790      0.19%     73.26% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     73.26% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     73.26% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     73.26% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     73.26% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     73.26% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     73.26% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     73.26% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     73.26% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     73.26% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     73.26% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     73.26% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     73.26% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     73.26% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     73.26% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     73.26% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     73.26% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     73.26% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     73.26% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     73.26% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     73.26% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     73.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     73.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     73.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     73.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     73.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     73.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     73.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     73.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     73.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     73.26% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     73.26% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     73.26% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     73.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     73.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     73.26% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     73.26% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     73.26% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     73.26% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     73.26% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     73.26% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     73.26% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     73.26% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     73.26% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     73.26% # Class of committed instruction
system.cpu.op_class_0::MemRead                1017057     16.52%     89.78% # Class of committed instruction
system.cpu.op_class_0::MemWrite                629243     10.22%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  6157157                       # Class of committed instruction
system.cpu.quiesceCycles                    112463494                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6889195                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1031                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        24018                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         48157                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1406235                       # Transaction distribution
system.membus.trans_dist::ReadResp            1428861                       # Transaction distribution
system.membus.trans_dist::WriteReq             553489                       # Transaction distribution
system.membus.trans_dist::WriteResp            553489                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4329                       # Transaction distribution
system.membus.trans_dist::CleanEvict            19656                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1533                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1533                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          17889                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4737                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        53493                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        53493                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        14670                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        18558                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        60796                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        94276                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      3843982                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      3843982                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3991751                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port      1144896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      1144896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         5888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        29340                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       672448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        80888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       788564                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    123004900                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    123004900                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               124938360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1987449                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000535                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.023121                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1986386     99.95%     99.95% # Request fanout histogram
system.membus.snoop_fanout::1                    1063      0.05%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1987449                       # Request fanout histogram
system.membus.reqLayer6.occupancy          4603401195                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               5.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            76984125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            51977905                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            14477625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           77215918                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         8298758024                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             10.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy           90172500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       327680                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       409600                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       327680                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       409600                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         2560                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        84480                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        10240                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        92160                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      4135364                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1033841                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      5169205                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1033841                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      4135364                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      5169205                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      5169205                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      5169205                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     10338410                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1269760                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1269760                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3066429                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3066429                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1156                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        30460                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        26208                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           90                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          252                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          140                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio          108                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          138                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        60796                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       401824                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        57344                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       520608                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       245760                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      7647242                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      7942154                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        64512                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        92160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        25600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        46080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        10580                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total        10580                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      8672378                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1622                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         3432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        33506                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        41184                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           99                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          396                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           75                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          135                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          219                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        80888                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      6427560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       917504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      8328104                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      3932160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    122355732                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       786432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    127074324                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port      1032192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1474560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       409600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       737280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       169000                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       169000                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    137864156                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        14606777875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             18.4                       # Network utilization (%)
system.acctest.local_bus.numRequests          9404005                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          711                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        11000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.08                       # Average queue length
system.acctest.local_bus.maxQueueLength             8                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  12144692848                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         15.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   6882621000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       786432                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       442368                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       589824                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      2801664                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       589824                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       442368                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total      1032192                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        24576                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       442368                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       516096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        13824                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       161280                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     12406092                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      9924873                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5582741                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7443655                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     35357361                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7443655                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5582741                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     13026396                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     12406092                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      9924873                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     13026396                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     13026396                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     48383757                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       442368                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0      1032192                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1474560                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       442368                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       169000                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       611368                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        13824                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0      1032192                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total      1046016                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       442368                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         5290                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       447658                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5582741                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     13026396                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       18609137                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5582741                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2132802                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7715543                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5582741                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     18609137                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2132802                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      26324681                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1402567                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1402567                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       519424                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       519424                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       141520                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      3676170                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        18432                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         2560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         5300                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      3843982                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      4527016                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    117637140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       169000                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    123004900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2277709                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2277709    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2277709                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   4920125695                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          6.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   7532156000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          9.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0    158781296                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2621440                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      3932160                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    165334896                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      3737236                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      3806120                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      7543356                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     39695324                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        81920                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma       122880                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     39900124                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       934309                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma       118992                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total      1053301                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2003840444                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     33082911                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     49624367                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2086547722                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     47164401                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     48033726                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     95198126                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2051004845                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     81116637                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     49624367                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2181745848                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       917504                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    171638804                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     29949952                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       327680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    202833940                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     99811328                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     92405780                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    192217108                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        28672                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     42909701                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       935936                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     43884549                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     24952832                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      2887685                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     27840517                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     11579019                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2166103854                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    377972259                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      4135364                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2559790496                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1259631839                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1166172867                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2425804706                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     11579019                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3425735693                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1544145126                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      4135364                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4985595202                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst      1144896                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         5888                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total      1150784                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst      1144896                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total      1144896                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        17889                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           92                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        17981                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     14448735                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        74307                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       14523043                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     14448735                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     14448735                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     14448735                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        74307                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      14523043                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1905576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     87687188                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       169000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         395392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           90157156                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       277056                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2621440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     29949952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       589824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        81920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        33520192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        29800                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1370117                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         2650                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6178                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1408745                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         4329                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        40960                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       467968                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         9216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         1280                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             523753                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     24048615                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1106623627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2132802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4989898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1137794942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3496482                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     33082911                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    377972259                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7443655                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1033841                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            423029148                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3496482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     57131526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1484595886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7443655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1033841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2132802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4989898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1560824091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      4328.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     70760.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   1835897.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      9216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      1280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      2650.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6162.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003457980250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2499                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2499                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2519855                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             553750                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1408745                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     523753                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1408745                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   523753                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2204                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             87900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             87930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             87924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             87974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             87872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             88034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             87883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             87909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             87875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             87862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            87895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            87906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            87904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            87892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            87893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            87888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             32692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             32731                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             32704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             32719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             32712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             32739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             32753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             32756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             32782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             32759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            32775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            32751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            32728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            32722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            32717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            32706                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.03                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  47610597695                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7032705000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             84532298945                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33849.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60099.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      3555                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1310292                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  485115                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.16                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.62                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    15                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1408730                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               523753                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7723                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7074                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1204451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   50050                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   48706                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   49217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    3306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    9616                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   3251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   3052                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   7337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1064                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    999                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  35898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  82375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  78692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  36970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  12759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  10557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  10948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   7930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   6621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   5570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   5348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   4601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   4590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   4715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   4844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   5008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   8778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  11276                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       134888                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    915.865488                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   813.597137                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   266.906873                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5316      3.94%      3.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3912      2.90%      6.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2283      1.69%      8.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2550      1.89%     10.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2808      2.08%     12.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2418      1.79%     14.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1723      1.28%     15.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1996      1.48%     17.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       111882     82.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       134888                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2499                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     562.765906                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1388.407145                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2079     83.19%     83.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      0.08%     83.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            4      0.16%     83.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.04%     83.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            3      0.12%     83.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.08%     83.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.04%     83.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.08%     83.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           46      1.84%     85.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.04%     85.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            4      0.16%     85.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.04%     85.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            3      0.12%     85.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            2      0.08%     86.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            7      0.28%     86.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           26      1.04%     87.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            3      0.12%     87.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.04%     87.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            2      0.08%     87.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.04%     87.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.08%     87.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199          150      6.00%     93.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.04%     93.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            2      0.08%     93.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.04%     93.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095           11      0.44%     94.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      0.08%     94.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4224-4351            1      0.04%     94.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4736-4863            1      0.04%     94.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119           67      2.68%     97.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           70      2.80%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2499                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2499                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     209.582233                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     39.518886                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    390.824277                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1916     76.67%     76.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            54      2.16%     78.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            12      0.48%     79.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.08%     79.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            6      0.24%     79.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           15      0.60%     80.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           11      0.44%     80.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.08%     80.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.08%     80.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            4      0.16%     80.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.08%     81.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            5      0.20%     81.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            2      0.08%     81.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            2      0.08%     81.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            2      0.08%     81.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            2      0.08%     81.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.04%     81.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.04%     81.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.04%     81.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.04%     81.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.04%     81.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           39      1.56%     83.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          416     16.65%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2499                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               90018624                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  141056                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                33519744                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                90157156                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             33520192                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1136.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       423.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1137.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    423.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.88                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   79238312500                       # Total gap between requests
system.mem_ctrls.avgGap                      41003.05                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1905576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     87547156                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       169000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       394368                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       278272                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2621440                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     29948288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       589824                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        81920                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 24048615.008671451360                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1104856405.490046501160                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2132801.807151997462                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4976975.047827922739                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3511828.547217755578                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 33082911.061186585575                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 377951258.979340136051                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7443654.988766981289                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1033840.970662080799                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        29800                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1370117                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         2650                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6178                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         4329                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        40960                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       467968                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         9216                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         1280                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   2444850720                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  81486783265                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    333989810                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    266675150                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 115273222910                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma 111175536130                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 1144636951060                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  90710773100                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   7801809210                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     82041.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59474.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    126033.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43165.29                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  26628141.12                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   2714246.49                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2445972.70                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   9842748.82                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   6095163.45                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         66562539.075001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         46458182.399998                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        2558190093.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       727898239.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     758585444.400163                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     756813409.237035                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     971537394.300059                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       5886045302.663231                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         74.282651                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  50648259040                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4286520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  24305661960                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                7100                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          3550                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     19800440.457746                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    116379646.334625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         3550    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value         4875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545309750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            3550                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     67035471375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  70291563625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1797533                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1797533                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1797533                       # number of overall hits
system.cpu.icache.overall_hits::total         1797533                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        17889                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          17889                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        17889                       # number of overall misses
system.cpu.icache.overall_misses::total         17889                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    776275000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    776275000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    776275000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    776275000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1815422                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1815422                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1815422                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1815422                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009854                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009854                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009854                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009854                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43393.985131                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43393.985131                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43393.985131                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43393.985131                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        17889                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        17889                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        17889                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        17889                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    748280750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    748280750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    748280750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    748280750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009854                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009854                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009854                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009854                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41829.098888                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41829.098888                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41829.098888                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41829.098888                       # average overall mshr miss latency
system.cpu.icache.replacements                  17715                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1797533                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1797533                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        17889                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         17889                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    776275000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    776275000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1815422                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1815422                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009854                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009854                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43393.985131                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43393.985131                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        17889                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        17889                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    748280750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    748280750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009854                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009854                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41829.098888                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41829.098888                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           460.939681                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            22974999                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             18177                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1263.959894                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   460.939681                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.900273                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.900273                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          462                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          405                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3648733                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3648733                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1609257                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1609257                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1609257                       # number of overall hits
system.cpu.dcache.overall_hits::total         1609257                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         7725                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7725                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7725                       # number of overall misses
system.cpu.dcache.overall_misses::total          7725                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    590693250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    590693250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    590693250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    590693250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1616982                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1616982                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1616982                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1616982                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004777                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004777                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004777                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004777                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76465.145631                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76465.145631                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76465.145631                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76465.145631                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4329                       # number of writebacks
system.cpu.dcache.writebacks::total              4329                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1455                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1455                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1455                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1455                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         6270                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6270                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6270                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6270                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        37733                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        37733                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    471944750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    471944750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    471944750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    471944750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     79811000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     79811000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003878                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003878                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003878                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003878                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75270.295056                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75270.295056                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75270.295056                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75270.295056                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2115.151194                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2115.151194                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   6270                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1019875                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1019875                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4771                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4771                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    368722875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    368722875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1024646                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1024646                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004656                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004656                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77284.190945                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77284.190945                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           31                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           31                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4740                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4740                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3668                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3668                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    359719375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    359719375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     79811000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     79811000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004626                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004626                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75890.163502                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75890.163502                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21758.724100                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21758.724100                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       589382                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         589382                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2954                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2954                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    221970375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    221970375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       592336                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       592336                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004987                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004987                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75142.307041                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75142.307041                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1424                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1424                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1530                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1530                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        34065                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        34065                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    112225375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    112225375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002583                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002583                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73349.918301                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73349.918301                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1618330                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6782                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            238.621351                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           82                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          422                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6474198                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6474198                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 137327035000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
