Build Timestamp (UTC)	Build	Job	Job URL	Build Trigger	Allow Job Failure	PR#	Branch	Commit	Commit Range	Commit Message	Sketch Filename	Board ID	IDE Version	Program Storage (bytes)	Dynamic Memory (bytes)	# Warnings	Allow Failure	Exit Status	# Board Issues	Board Issue	# Library Issues	Library Issue
2019-07-17 20:26:44	105	105.38	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/560117416	push	false	false	master	9483029e287aa129044195bc7e8e079c62a18b49	f3a98dacc132...9483029e287a	Merge pull request #330 from EmerickH/master	/home/travis/arduino-ide/arduino/examples/01.Basics/BareMinimum/BareMinimum.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=128internal,eesave=aenable,bod=1v8	1.6.7	300	9	13	false	0	0		0	
2019-07-17 20:26:51	105	105.38	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/560117416	push	false	false	master	9483029e287aa129044195bc7e8e079c62a18b49	f3a98dacc132...9483029e287a	Merge pull request #330 from EmerickH/master	/home/travis/arduino-ide/arduino/examples/01.Basics/BareMinimum/BareMinimum.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=128internal,eesave=aenable,bod=1v8	1.6.9	300	9	13	false	0	0		0	
2019-07-17 20:26:58	105	105.38	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/560117416	push	false	false	master	9483029e287aa129044195bc7e8e079c62a18b49	f3a98dacc132...9483029e287a	Merge pull request #330 from EmerickH/master	/home/travis/arduino-ide/arduino/examples/01.Basics/BareMinimum/BareMinimum.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=128internal,eesave=aenable,bod=1v8	1.6.13	300	9	13	false	0	0		0	
2019-07-17 20:27:04	105	105.38	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/560117416	push	false	false	master	9483029e287aa129044195bc7e8e079c62a18b49	f3a98dacc132...9483029e287a	Merge pull request #330 from EmerickH/master	/home/travis/arduino-ide/arduino/examples/01.Basics/BareMinimum/BareMinimum.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=128internal,eesave=aenable,bod=1v8	1.8.6	300	9	13	false	0	0		0	
2019-07-17 20:27:09	105	105.38	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/560117416	push	false	false	master	9483029e287aa129044195bc7e8e079c62a18b49	f3a98dacc132...9483029e287a	Merge pull request #330 from EmerickH/master	/home/travis/arduino-ide/arduino/examples/01.Basics/BareMinimum/BareMinimum.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=128internal,eesave=aenable,bod=1v8	1.8.9	300	9	13	false	0	0		0	
