

================================================================
== Vitis HLS Report for 'dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s'
================================================================
* Date:           Sat Nov 18 16:01:04 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        tau_nn_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.80 ns|  2.305 ns|     0.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  2.800 ns|  2.800 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.30>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read_74 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read24" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3 'read' 'p_read_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read_75 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read23" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4 'read' 'p_read_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_76 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read22" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5 'read' 'p_read_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_77 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read21" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 6 'read' 'p_read_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_78 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read20" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 7 'read' 'p_read_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_79 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read19" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 8 'read' 'p_read_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_80 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read18" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 9 'read' 'p_read_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_81 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read17" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 10 'read' 'p_read_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_82 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read16" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 11 'read' 'p_read_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_83 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read15" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 12 'read' 'p_read_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_84 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read14" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 13 'read' 'p_read_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_85 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read13" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 14 'read' 'p_read_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_86 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read12" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 15 'read' 'p_read_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_87 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read11" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 16 'read' 'p_read_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_88 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read10" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 17 'read' 'p_read_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_89 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read9" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 18 'read' 'p_read_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_90 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read8" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 19 'read' 'p_read_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_91 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read7" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 20 'read' 'p_read_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_92 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read6" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 21 'read' 'p_read_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_93 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read5" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 22 'read' 'p_read_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_94 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read4" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 23 'read' 'p_read_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_95 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read3" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 24 'read' 'p_read_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_96 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read2" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 25 'read' 'p_read_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read_97 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read1" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 26 'read' 'p_read_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read325 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 27 'read' 'p_read325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln1319 = zext i9 %p_read325"   --->   Operation 28 'zext' 'zext_ln1319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln1319_69 = zext i9 %p_read325"   --->   Operation 29 'zext' 'zext_ln1319_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln1319_70 = zext i9 %p_read325"   --->   Operation 30 'zext' 'zext_ln1319_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.46ns)   --->   "%r_V = mul i16 %zext_ln1319_70, i16 65499"   --->   Operation 31 'mul' 'r_V' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V, i32 5, i32 15"   --->   Operation 32 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln864 = sext i11 %trunc_ln"   --->   Operation 33 'sext' 'sext_ln864' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read325, i5 0"   --->   Operation 34 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln864 = zext i14 %shl_ln"   --->   Operation 35 'zext' 'zext_ln864' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.76ns)   --->   "%add_ln864 = add i15 %zext_ln864, i15 %zext_ln1319"   --->   Operation 36 'add' 'add_ln864' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %add_ln864, i32 5, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 37 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.46ns)   --->   "%r_V_70 = mul i16 %zext_ln1319_70, i16 65485"   --->   Operation 38 'mul' 'r_V_70' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln864_s = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_70, i32 5, i32 15"   --->   Operation 39 'partselect' 'trunc_ln864_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.46ns)   --->   "%mul_ln864 = mul i14 %zext_ln1319_69, i14 23"   --->   Operation 40 'mul' 'mul_ln864' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln17_s = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln864, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 41 'partselect' 'trunc_ln17_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.76ns)   --->   "%sub_ln1319 = sub i15 0, i15 %zext_ln864"   --->   Operation 42 'sub' 'sub_ln1319' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln1319 = sext i15 %sub_ln1319"   --->   Operation 43 'sext' 'sext_ln1319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln1319_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read325, i2 0"   --->   Operation 44 'bitconcatenate' 'shl_ln1319_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln1319_71 = zext i11 %shl_ln1319_s"   --->   Operation 45 'zext' 'zext_ln1319_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.77ns)   --->   "%r_V_71 = sub i16 %sext_ln1319, i16 %zext_ln1319_71"   --->   Operation 46 'sub' 'r_V_71' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln864_84 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_71, i32 5, i32 15"   --->   Operation 47 'partselect' 'trunc_ln864_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln864_31 = sext i11 %trunc_ln864_84"   --->   Operation 48 'sext' 'sext_ln864_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.46ns)   --->   "%mul_ln864_26 = mul i14 %zext_ln1319_69, i14 25"   --->   Operation 49 'mul' 'mul_ln864_26' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln17_44 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln864_26, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 50 'partselect' 'trunc_ln17_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%shl_ln1319_34 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read325, i4 0"   --->   Operation 51 'bitconcatenate' 'shl_ln1319_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln1319_72 = zext i13 %shl_ln1319_34"   --->   Operation 52 'zext' 'zext_ln1319_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.75ns)   --->   "%sub_ln1319_39 = sub i14 0, i14 %zext_ln1319_72"   --->   Operation 53 'sub' 'sub_ln1319_39' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln1319_9 = sext i14 %sub_ln1319_39"   --->   Operation 54 'sext' 'sext_ln1319_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%shl_ln1319_35 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read325, i1 0"   --->   Operation 55 'bitconcatenate' 'shl_ln1319_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln1319_73 = zext i10 %shl_ln1319_35"   --->   Operation 56 'zext' 'zext_ln1319_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.76ns)   --->   "%r_V_72 = sub i15 %sext_ln1319_9, i15 %zext_ln1319_73"   --->   Operation 57 'sub' 'r_V_72' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln864_85 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_72, i32 5, i32 14"   --->   Operation 58 'partselect' 'trunc_ln864_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln1319_42 = sext i10 %trunc_ln864_85"   --->   Operation 59 'sext' 'sext_ln1319_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.76ns)   --->   "%r_V_73 = sub i15 %zext_ln1319, i15 %zext_ln864"   --->   Operation 60 'sub' 'r_V_73' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln864_86 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_73, i32 5, i32 14"   --->   Operation 61 'partselect' 'trunc_ln864_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln1319_43 = sext i10 %trunc_ln864_86"   --->   Operation 62 'sext' 'sext_ln1319_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (1.46ns)   --->   "%r_V_74 = mul i16 %zext_ln1319_70, i16 65490"   --->   Operation 63 'mul' 'r_V_74' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln864_87 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_74, i32 5, i32 15"   --->   Operation 64 'partselect' 'trunc_ln864_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i11 %trunc_ln864_87" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 65 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln1319_74 = zext i9 %p_read_97"   --->   Operation 66 'zext' 'zext_ln1319_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln1319_75 = zext i9 %p_read_97"   --->   Operation 67 'zext' 'zext_ln1319_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (1.46ns)   --->   "%r_V_75 = mul i16 %zext_ln1319_75, i16 65499"   --->   Operation 68 'mul' 'r_V_75' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln864_88 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_75, i32 5, i32 15"   --->   Operation 69 'partselect' 'trunc_ln864_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln864_32 = sext i11 %trunc_ln864_88"   --->   Operation 70 'sext' 'sext_ln864_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (1.46ns)   --->   "%mul_ln864_27 = mul i14 %zext_ln1319_74, i14 22"   --->   Operation 71 'mul' 'mul_ln864_27' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln17_45 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln864_27, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 72 'partselect' 'trunc_ln17_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln17_66 = zext i9 %trunc_ln17_45" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 73 'zext' 'zext_ln17_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (1.46ns)   --->   "%mul_ln864_28 = mul i14 %zext_ln1319_74, i14 27"   --->   Operation 74 'mul' 'mul_ln864_28' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln17_46 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln864_28, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 75 'partselect' 'trunc_ln17_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%shl_ln864_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_97, i4 0"   --->   Operation 76 'bitconcatenate' 'shl_ln864_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln864_66 = zext i13 %shl_ln864_s"   --->   Operation 77 'zext' 'zext_ln864_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%shl_ln864_35 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_97, i1 0"   --->   Operation 78 'bitconcatenate' 'shl_ln864_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln864_67 = zext i10 %shl_ln864_35"   --->   Operation 79 'zext' 'zext_ln864_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.75ns)   --->   "%sub_ln864 = sub i14 %zext_ln864_66, i14 %zext_ln864_67"   --->   Operation 80 'sub' 'sub_ln864' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln864_89 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %sub_ln864, i32 5, i32 13"   --->   Operation 81 'partselect' 'trunc_ln864_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.75ns)   --->   "%sub_ln1319_41 = sub i14 0, i14 %zext_ln864_66"   --->   Operation 82 'sub' 'sub_ln1319_41' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln1319_10 = sext i14 %sub_ln1319_41"   --->   Operation 83 'sext' 'sext_ln1319_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln1319_76 = zext i10 %shl_ln864_35"   --->   Operation 84 'zext' 'zext_ln1319_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.76ns)   --->   "%r_V_76 = sub i15 %sext_ln1319_10, i15 %zext_ln1319_76"   --->   Operation 85 'sub' 'r_V_76' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln864_90 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_76, i32 5, i32 14"   --->   Operation 86 'partselect' 'trunc_ln864_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln1319_44 = sext i10 %trunc_ln864_90"   --->   Operation 87 'sext' 'sext_ln1319_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%shl_ln1319_36 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_97, i5 0"   --->   Operation 88 'bitconcatenate' 'shl_ln1319_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln1319_77 = zext i14 %shl_ln1319_36"   --->   Operation 89 'zext' 'zext_ln1319_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.76ns)   --->   "%sub_ln1319_43 = sub i15 0, i15 %zext_ln1319_77"   --->   Operation 90 'sub' 'sub_ln1319_43' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln1319_11 = sext i15 %sub_ln1319_43"   --->   Operation 91 'sext' 'sext_ln1319_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%shl_ln1319_37 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read_97, i3 0"   --->   Operation 92 'bitconcatenate' 'shl_ln1319_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln1319_78 = zext i12 %shl_ln1319_37"   --->   Operation 93 'zext' 'zext_ln1319_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln1319_79 = zext i12 %shl_ln1319_37"   --->   Operation 94 'zext' 'zext_ln1319_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.77ns)   --->   "%r_V_77 = sub i16 %sext_ln1319_11, i16 %zext_ln1319_79"   --->   Operation 95 'sub' 'r_V_77' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln864_91 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_77, i32 5, i32 15"   --->   Operation 96 'partselect' 'trunc_ln864_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln864_33 = sext i11 %trunc_ln864_91"   --->   Operation 97 'sext' 'sext_ln864_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%mult_V_s = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %p_read_97, i32 1, i32 8"   --->   Operation 98 'partselect' 'mult_V_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln17_70 = zext i8 %mult_V_s" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 99 'zext' 'zext_ln17_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.76ns)   --->   "%r_V_78 = sub i15 %zext_ln1319_78, i15 %zext_ln1319_77"   --->   Operation 100 'sub' 'r_V_78' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln864_92 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_78, i32 5, i32 14"   --->   Operation 101 'partselect' 'trunc_ln864_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln70_11 = sext i10 %trunc_ln864_92" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 102 'sext' 'sext_ln70_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln1319_80 = zext i9 %p_read_96"   --->   Operation 103 'zext' 'zext_ln1319_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln1319_81 = zext i9 %p_read_96"   --->   Operation 104 'zext' 'zext_ln1319_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln1319_82 = zext i9 %p_read_96"   --->   Operation 105 'zext' 'zext_ln1319_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln1319_83 = zext i9 %p_read_96"   --->   Operation 106 'zext' 'zext_ln1319_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%shl_ln1319_38 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %p_read_96, i6 0"   --->   Operation 107 'bitconcatenate' 'shl_ln1319_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln1319_84 = zext i15 %shl_ln1319_38"   --->   Operation 108 'zext' 'zext_ln1319_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.77ns)   --->   "%sub_ln1319_46 = sub i16 0, i16 %zext_ln1319_84"   --->   Operation 109 'sub' 'sub_ln1319_46' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln1319_12 = sext i16 %sub_ln1319_46"   --->   Operation 110 'sext' 'sext_ln1319_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%shl_ln1319_39 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_96, i2 0"   --->   Operation 111 'bitconcatenate' 'shl_ln1319_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln1319_85 = zext i11 %shl_ln1319_39"   --->   Operation 112 'zext' 'zext_ln1319_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.78ns)   --->   "%r_V_79 = sub i17 %sext_ln1319_12, i17 %zext_ln1319_85"   --->   Operation 113 'sub' 'r_V_79' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln864_93 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_79, i32 5, i32 16"   --->   Operation 114 'partselect' 'trunc_ln864_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln864_34 = sext i12 %trunc_ln864_93"   --->   Operation 115 'sext' 'sext_ln864_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln864_68 = zext i9 %p_read_96"   --->   Operation 116 'zext' 'zext_ln864_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%shl_ln864_36 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_96, i5 0"   --->   Operation 117 'bitconcatenate' 'shl_ln864_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln864_69 = zext i14 %shl_ln864_36"   --->   Operation 118 'zext' 'zext_ln864_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.76ns)   --->   "%add_ln864_20 = add i15 %zext_ln864_69, i15 %zext_ln1319_83"   --->   Operation 119 'add' 'add_ln864_20' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln17_47 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %add_ln864_20, i32 5, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 120 'partselect' 'trunc_ln17_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (1.46ns)   --->   "%r_V_80 = mul i14 %zext_ln1319_82, i14 16371"   --->   Operation 121 'mul' 'r_V_80' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln864_94 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_80, i32 5, i32 13"   --->   Operation 122 'partselect' 'trunc_ln864_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln1319_45 = sext i9 %trunc_ln864_94"   --->   Operation 123 'sext' 'sext_ln1319_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (1.46ns)   --->   "%r_V_81 = mul i16 %zext_ln1319_81, i16 65501"   --->   Operation 124 'mul' 'r_V_81' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln864_95 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_81, i32 5, i32 15"   --->   Operation 125 'partselect' 'trunc_ln864_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln864_35 = sext i11 %trunc_ln864_95"   --->   Operation 126 'sext' 'sext_ln864_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (1.46ns)   --->   "%mul_ln864_29 = mul i15 %zext_ln1319_83, i15 53"   --->   Operation 127 'mul' 'mul_ln864_29' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln17_48 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %mul_ln864_29, i32 5, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 128 'partselect' 'trunc_ln17_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (1.46ns)   --->   "%mul_ln864_30 = mul i15 %zext_ln1319_83, i15 47"   --->   Operation 129 'mul' 'mul_ln864_30' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln17_49 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %mul_ln864_30, i32 5, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 130 'partselect' 'trunc_ln17_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln17_72 = zext i10 %trunc_ln17_49" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 131 'zext' 'zext_ln17_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (1.46ns)   --->   "%r_V_82 = mul i17 %zext_ln1319_80, i17 130995"   --->   Operation 132 'mul' 'r_V_82' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln864_96 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_82, i32 5, i32 16"   --->   Operation 133 'partselect' 'trunc_ln864_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln864_36 = sext i12 %trunc_ln864_96"   --->   Operation 134 'sext' 'sext_ln864_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%shl_ln864_37 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read_96, i3 0"   --->   Operation 135 'bitconcatenate' 'shl_ln864_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln864_70 = zext i12 %shl_ln864_37"   --->   Operation 136 'zext' 'zext_ln864_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.76ns)   --->   "%sub_ln864_16 = sub i15 %zext_ln864_69, i15 %zext_ln864_70"   --->   Operation 137 'sub' 'sub_ln864_16' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln864_97 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %sub_ln864_16, i32 5, i32 14"   --->   Operation 138 'partselect' 'trunc_ln864_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.76ns)   --->   "%r_V_83 = sub i15 %zext_ln864_70, i15 %zext_ln864_69"   --->   Operation 139 'sub' 'r_V_83' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln864_98 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_83, i32 5, i32 14"   --->   Operation 140 'partselect' 'trunc_ln864_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (1.46ns)   --->   "%mul_ln864_31 = mul i15 %zext_ln1319_83, i15 45"   --->   Operation 141 'mul' 'mul_ln864_31' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln17_50 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %mul_ln864_31, i32 5, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 142 'partselect' 'trunc_ln17_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln17_74 = zext i10 %trunc_ln17_50" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 143 'zext' 'zext_ln17_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln864_71 = zext i9 %p_read_95"   --->   Operation 144 'zext' 'zext_ln864_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln864_72 = zext i9 %p_read_95"   --->   Operation 145 'zext' 'zext_ln864_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (1.46ns)   --->   "%mul_ln864_32 = mul i14 %zext_ln864_72, i14 25"   --->   Operation 146 'mul' 'mul_ln864_32' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln17_51 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln864_32, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 147 'partselect' 'trunc_ln17_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln17_75 = zext i9 %trunc_ln17_51" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 148 'zext' 'zext_ln17_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%shl_ln864_38 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_95, i5 0"   --->   Operation 149 'bitconcatenate' 'shl_ln864_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln864_73 = zext i14 %shl_ln864_38"   --->   Operation 150 'zext' 'zext_ln864_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%shl_ln864_39 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read_95, i3 0"   --->   Operation 151 'bitconcatenate' 'shl_ln864_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln864_74 = zext i12 %shl_ln864_39"   --->   Operation 152 'zext' 'zext_ln864_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.76ns)   --->   "%sub_ln864_17 = sub i15 %zext_ln864_73, i15 %zext_ln864_74"   --->   Operation 153 'sub' 'sub_ln864_17' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln864_99 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %sub_ln864_17, i32 5, i32 14"   --->   Operation 154 'partselect' 'trunc_ln864_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%shl_ln1319_40 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_95, i4 0"   --->   Operation 155 'bitconcatenate' 'shl_ln1319_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln1319_86 = zext i13 %shl_ln1319_40"   --->   Operation 156 'zext' 'zext_ln1319_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.75ns)   --->   "%r_V_84 = sub i14 0, i14 %zext_ln1319_86"   --->   Operation 157 'sub' 'r_V_84' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln1316 = sext i14 %r_V_84"   --->   Operation 158 'sext' 'sext_ln1316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln864_100 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_84, i32 5, i32 13"   --->   Operation 159 'partselect' 'trunc_ln864_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln864_38 = sext i9 %trunc_ln864_100"   --->   Operation 160 'sext' 'sext_ln864_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.75ns)   --->   "%add_ln864_21 = add i14 %zext_ln1319_86, i14 %zext_ln864_72"   --->   Operation 161 'add' 'add_ln864_21' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln17_52 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %add_ln864_21, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 162 'partselect' 'trunc_ln17_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln17_77 = zext i9 %trunc_ln17_52" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 163 'zext' 'zext_ln17_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%shl_ln1319_41 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_95, i2 0"   --->   Operation 164 'bitconcatenate' 'shl_ln1319_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln1319_87 = zext i11 %shl_ln1319_41"   --->   Operation 165 'zext' 'zext_ln1319_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.76ns)   --->   "%r_V_85 = sub i15 %sext_ln1316, i15 %zext_ln1319_87"   --->   Operation 166 'sub' 'r_V_85' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln864_101 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_85, i32 5, i32 14"   --->   Operation 167 'partselect' 'trunc_ln864_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln864_39 = sext i10 %trunc_ln864_101"   --->   Operation 168 'sext' 'sext_ln864_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (1.46ns)   --->   "%mul_ln864_33 = mul i13 %zext_ln864_71, i13 11"   --->   Operation 169 'mul' 'mul_ln864_33' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln17_53 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %mul_ln864_33, i32 5, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 170 'partselect' 'trunc_ln17_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln17_78 = zext i8 %trunc_ln17_53" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 171 'zext' 'zext_ln17_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln864_75 = zext i11 %shl_ln1319_41"   --->   Operation 172 'zext' 'zext_ln864_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.75ns)   --->   "%add_ln864_22 = add i14 %zext_ln1319_86, i14 %zext_ln864_75"   --->   Operation 173 'add' 'add_ln864_22' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln17_54 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %add_ln864_22, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 174 'partselect' 'trunc_ln17_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln17_79 = zext i9 %trunc_ln17_54" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 175 'zext' 'zext_ln17_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%mult_V_8 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %p_read_95, i32 1, i32 8"   --->   Operation 176 'partselect' 'mult_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln17_80 = zext i8 %mult_V_8" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 177 'zext' 'zext_ln17_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (1.46ns)   --->   "%mul_ln864_34 = mul i13 %zext_ln864_71, i13 13"   --->   Operation 178 'mul' 'mul_ln864_34' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln17_55 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %mul_ln864_34, i32 5, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 179 'partselect' 'trunc_ln17_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln17_81 = zext i8 %trunc_ln17_55" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 180 'zext' 'zext_ln17_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln1319_88 = zext i9 %p_read_94"   --->   Operation 181 'zext' 'zext_ln1319_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (1.46ns)   --->   "%r_V_86 = mul i15 %zext_ln1319_88, i15 32747"   --->   Operation 182 'mul' 'r_V_86' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln864_102 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_86, i32 5, i32 14"   --->   Operation 183 'partselect' 'trunc_ln864_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (1.46ns)   --->   "%mul_ln864_35 = mul i15 %zext_ln1319_88, i15 35"   --->   Operation 184 'mul' 'mul_ln864_35' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln17_56 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %mul_ln864_35, i32 5, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 185 'partselect' 'trunc_ln17_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (1.46ns)   --->   "%r_V_87 = mul i15 %zext_ln1319_88, i15 32746"   --->   Operation 186 'mul' 'r_V_87' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln864_103 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_87, i32 5, i32 14"   --->   Operation 187 'partselect' 'trunc_ln864_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln1319_46 = sext i10 %trunc_ln864_103"   --->   Operation 188 'sext' 'sext_ln1319_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%shl_ln1319_42 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_94, i4 0"   --->   Operation 189 'bitconcatenate' 'shl_ln1319_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln1319_89 = zext i13 %shl_ln1319_42"   --->   Operation 190 'zext' 'zext_ln1319_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%shl_ln1319_43 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_94, i1 0"   --->   Operation 191 'bitconcatenate' 'shl_ln1319_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln1319_90 = zext i10 %shl_ln1319_43"   --->   Operation 192 'zext' 'zext_ln1319_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln1319_91 = zext i10 %shl_ln1319_43"   --->   Operation 193 'zext' 'zext_ln1319_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.75ns)   --->   "%r_V_88 = sub i14 %zext_ln1319_91, i14 %zext_ln1319_89"   --->   Operation 194 'sub' 'r_V_88' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln864_104 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_88, i32 5, i32 13"   --->   Operation 195 'partselect' 'trunc_ln864_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln864_41 = sext i9 %trunc_ln864_104"   --->   Operation 196 'sext' 'sext_ln864_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.75ns)   --->   "%add_ln864_23 = add i14 %zext_ln1319_89, i14 %zext_ln1319_91"   --->   Operation 197 'add' 'add_ln864_23' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln17_57 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %add_ln864_23, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 198 'partselect' 'trunc_ln17_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln17_82 = zext i9 %trunc_ln17_57" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 199 'zext' 'zext_ln17_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (1.46ns)   --->   "%r_V_89 = mul i15 %zext_ln1319_88, i15 32749"   --->   Operation 200 'mul' 'r_V_89' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln864_105 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_89, i32 5, i32 14"   --->   Operation 201 'partselect' 'trunc_ln864_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln1319_47 = sext i10 %trunc_ln864_105"   --->   Operation 202 'sext' 'sext_ln1319_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%shl_ln1319_44 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_94, i2 0"   --->   Operation 203 'bitconcatenate' 'shl_ln1319_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln1319_92 = zext i11 %shl_ln1319_44"   --->   Operation 204 'zext' 'zext_ln1319_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.75ns)   --->   "%r_V_90 = sub i14 %zext_ln1319_92, i14 %zext_ln1319_89"   --->   Operation 205 'sub' 'r_V_90' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln864_106 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_90, i32 5, i32 13"   --->   Operation 206 'partselect' 'trunc_ln864_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln1319_48 = sext i9 %trunc_ln864_106"   --->   Operation 207 'sext' 'sext_ln1319_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%shl_ln1319_45 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_94, i5 0"   --->   Operation 208 'bitconcatenate' 'shl_ln1319_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln1319_93 = zext i14 %shl_ln1319_45"   --->   Operation 209 'zext' 'zext_ln1319_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.76ns)   --->   "%r_V_91 = sub i15 %zext_ln1319_90, i15 %zext_ln1319_93"   --->   Operation 210 'sub' 'r_V_91' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln864_107 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_91, i32 5, i32 14"   --->   Operation 211 'partselect' 'trunc_ln864_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln70_12 = sext i10 %trunc_ln864_107" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 212 'sext' 'sext_ln70_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln864_76 = zext i9 %p_read_93"   --->   Operation 213 'zext' 'zext_ln864_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln864_77 = zext i9 %p_read_93"   --->   Operation 214 'zext' 'zext_ln864_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (1.46ns)   --->   "%mul_ln864_36 = mul i14 %zext_ln864_77, i14 21"   --->   Operation 215 'mul' 'mul_ln864_36' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln17_58 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln864_36, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 216 'partselect' 'trunc_ln17_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln17_83 = zext i9 %trunc_ln17_58" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 217 'zext' 'zext_ln17_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln1319_94 = zext i9 %p_read_93"   --->   Operation 218 'zext' 'zext_ln1319_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln1319_95 = zext i9 %p_read_93"   --->   Operation 219 'zext' 'zext_ln1319_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_93, i4 0"   --->   Operation 220 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln1319_96 = zext i13 %tmp_7"   --->   Operation 221 'zext' 'zext_ln1319_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.75ns)   --->   "%r_V_92 = sub i14 %zext_ln864_77, i14 %zext_ln1319_96"   --->   Operation 222 'sub' 'r_V_92' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln864_108 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_92, i32 5, i32 13"   --->   Operation 223 'partselect' 'trunc_ln864_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln864_42 = sext i9 %trunc_ln864_108"   --->   Operation 224 'sext' 'sext_ln864_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln864_43 = sext i9 %trunc_ln864_108"   --->   Operation 225 'sext' 'sext_ln864_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (1.46ns)   --->   "%mul_ln864_37 = mul i14 %zext_ln864_77, i14 27"   --->   Operation 226 'mul' 'mul_ln864_37' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln17_59 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln864_37, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 227 'partselect' 'trunc_ln17_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln17_84 = zext i9 %trunc_ln17_59" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 228 'zext' 'zext_ln17_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%shl_ln864_40 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_93, i2 0"   --->   Operation 229 'bitconcatenate' 'shl_ln864_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln864_78 = zext i11 %shl_ln864_40"   --->   Operation 230 'zext' 'zext_ln864_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.75ns)   --->   "%add_ln864_24 = add i14 %zext_ln1319_96, i14 %zext_ln864_78"   --->   Operation 231 'add' 'add_ln864_24' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%trunc_ln17_60 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %add_ln864_24, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 232 'partselect' 'trunc_ln17_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln17_85 = zext i9 %trunc_ln17_60" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 233 'zext' 'zext_ln17_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%shl_ln864_41 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read_93, i3 0"   --->   Operation 234 'bitconcatenate' 'shl_ln864_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln864_79 = zext i12 %shl_ln864_41"   --->   Operation 235 'zext' 'zext_ln864_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.74ns)   --->   "%add_ln864_25 = add i13 %zext_ln864_79, i13 %zext_ln864_76"   --->   Operation 236 'add' 'add_ln864_25' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%trunc_ln17_61 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln864_25, i32 5, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 237 'partselect' 'trunc_ln17_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln17_86 = zext i8 %trunc_ln17_61" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 238 'zext' 'zext_ln17_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (1.46ns)   --->   "%mul_ln864_38 = mul i14 %zext_ln864_77, i14 19"   --->   Operation 239 'mul' 'mul_ln864_38' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln17_62 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln864_38, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 240 'partselect' 'trunc_ln17_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln17_87 = zext i9 %trunc_ln17_62" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 241 'zext' 'zext_ln17_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (1.46ns)   --->   "%r_V_93 = mul i15 %zext_ln1319_95, i15 32743"   --->   Operation 242 'mul' 'r_V_93' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%trunc_ln864_109 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_93, i32 5, i32 14"   --->   Operation 243 'partselect' 'trunc_ln864_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln1319_49 = sext i10 %trunc_ln864_109"   --->   Operation 244 'sext' 'sext_ln1319_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (1.46ns)   --->   "%r_V_94 = mul i16 %zext_ln1319_94, i16 65498"   --->   Operation 245 'mul' 'r_V_94' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln864_110 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_94, i32 5, i32 15"   --->   Operation 246 'partselect' 'trunc_ln864_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln864_44 = sext i11 %trunc_ln864_110"   --->   Operation 247 'sext' 'sext_ln864_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%mult_V_9 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %p_read_93, i32 1, i32 8"   --->   Operation 248 'partselect' 'mult_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln17_88 = zext i8 %mult_V_9" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 249 'zext' 'zext_ln17_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln864_80 = zext i9 %p_read_92"   --->   Operation 250 'zext' 'zext_ln864_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln864_81 = zext i9 %p_read_92"   --->   Operation 251 'zext' 'zext_ln864_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%shl_ln864_42 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_92, i2 0"   --->   Operation 252 'bitconcatenate' 'shl_ln864_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln864_82 = zext i11 %shl_ln864_42"   --->   Operation 253 'zext' 'zext_ln864_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln864_83 = zext i11 %shl_ln864_42"   --->   Operation 254 'zext' 'zext_ln864_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.73ns)   --->   "%add_ln864_26 = add i12 %zext_ln864_83, i12 %zext_ln864_81"   --->   Operation 255 'add' 'add_ln864_26' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%mult_V = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln864_26, i32 5, i32 11"   --->   Operation 256 'partselect' 'mult_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (1.46ns)   --->   "%mul_ln864_39 = mul i14 %zext_ln864_80, i14 21"   --->   Operation 257 'mul' 'mul_ln864_39' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%trunc_ln17_63 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln864_39, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 258 'partselect' 'trunc_ln17_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%shl_ln1319_46 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_92, i4 0"   --->   Operation 259 'bitconcatenate' 'shl_ln1319_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln1319_97 = zext i13 %shl_ln1319_46"   --->   Operation 260 'zext' 'zext_ln1319_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.75ns)   --->   "%r_V_95 = sub i14 %zext_ln864_82, i14 %zext_ln1319_97"   --->   Operation 261 'sub' 'r_V_95' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%trunc_ln864_111 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_95, i32 5, i32 13"   --->   Operation 262 'partselect' 'trunc_ln864_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln1319_50 = sext i9 %trunc_ln864_111"   --->   Operation 263 'sext' 'sext_ln1319_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%shl_ln1319_47 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read_92, i3 0"   --->   Operation 264 'bitconcatenate' 'shl_ln1319_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln1319_98 = zext i12 %shl_ln1319_47"   --->   Operation 265 'zext' 'zext_ln1319_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.74ns)   --->   "%sub_ln1319_55 = sub i13 0, i13 %zext_ln1319_98"   --->   Operation 266 'sub' 'sub_ln1319_55' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln1319_13 = sext i13 %sub_ln1319_55"   --->   Operation 267 'sext' 'sext_ln1319_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%shl_ln1319_48 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_92, i1 0"   --->   Operation 268 'bitconcatenate' 'shl_ln1319_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln1319_99 = zext i10 %shl_ln1319_48"   --->   Operation 269 'zext' 'zext_ln1319_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln1319_100 = zext i10 %shl_ln1319_48"   --->   Operation 270 'zext' 'zext_ln1319_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.75ns)   --->   "%r_V_96 = sub i14 %sext_ln1319_13, i14 %zext_ln1319_100"   --->   Operation 271 'sub' 'r_V_96' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln864_112 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_96, i32 5, i32 13"   --->   Operation 272 'partselect' 'trunc_ln864_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%sext_ln1319_51 = sext i9 %trunc_ln864_112"   --->   Operation 273 'sext' 'sext_ln1319_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.75ns)   --->   "%sub_ln1319_57 = sub i14 0, i14 %zext_ln1319_97"   --->   Operation 274 'sub' 'sub_ln1319_57' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%sext_ln1319_14 = sext i14 %sub_ln1319_57"   --->   Operation 275 'sext' 'sext_ln1319_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.76ns)   --->   "%r_V_97 = sub i15 %sext_ln1319_14, i15 %zext_ln1319_99"   --->   Operation 276 'sub' 'r_V_97' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln864_113 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_97, i32 5, i32 14"   --->   Operation 277 'partselect' 'trunc_ln864_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%sext_ln864_45 = sext i10 %trunc_ln864_113"   --->   Operation 278 'sext' 'sext_ln864_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln864_46 = sext i10 %trunc_ln864_113"   --->   Operation 279 'sext' 'sext_ln864_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (1.46ns)   --->   "%mul_ln864_40 = mul i14 %zext_ln864_80, i14 23"   --->   Operation 280 'mul' 'mul_ln864_40' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%trunc_ln17_64 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln864_40, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 281 'partselect' 'trunc_ln17_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.75ns)   --->   "%sub_ln864_18 = sub i14 %zext_ln1319_97, i14 %zext_ln1319_100"   --->   Operation 282 'sub' 'sub_ln864_18' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln864_114 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %sub_ln864_18, i32 5, i32 13"   --->   Operation 283 'partselect' 'trunc_ln864_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%sext_ln17_16 = sext i9 %trunc_ln864_114" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 284 'sext' 'sext_ln17_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln17_90 = zext i11 %sext_ln17_16" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 285 'zext' 'zext_ln17_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (1.46ns)   --->   "%r_V_98 = mul i14 %zext_ln864_80, i14 16373"   --->   Operation 286 'mul' 'r_V_98' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%trunc_ln864_115 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_98, i32 5, i32 13"   --->   Operation 287 'partselect' 'trunc_ln864_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln864_47 = sext i9 %trunc_ln864_115"   --->   Operation 288 'sext' 'sext_ln864_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.75ns)   --->   "%add_ln864_27 = add i14 %zext_ln1319_97, i14 %zext_ln864_82"   --->   Operation 289 'add' 'add_ln864_27' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%trunc_ln17_65 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %add_ln864_27, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 290 'partselect' 'trunc_ln17_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln864_85 = zext i9 %p_read_91"   --->   Operation 291 'zext' 'zext_ln864_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (1.46ns)   --->   "%mul_ln864_41 = mul i14 %zext_ln864_85, i14 26"   --->   Operation 292 'mul' 'mul_ln864_41' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%trunc_ln17_66 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln864_41, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 293 'partselect' 'trunc_ln17_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln17_91 = zext i9 %trunc_ln17_66" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 294 'zext' 'zext_ln17_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%shl_ln864_43 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_91, i4 0"   --->   Operation 295 'bitconcatenate' 'shl_ln864_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln864_86 = zext i13 %shl_ln864_43"   --->   Operation 296 'zext' 'zext_ln864_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%shl_ln864_44 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_91, i2 0"   --->   Operation 297 'bitconcatenate' 'shl_ln864_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln864_87 = zext i11 %shl_ln864_44"   --->   Operation 298 'zext' 'zext_ln864_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.75ns)   --->   "%add_ln864_28 = add i14 %zext_ln864_86, i14 %zext_ln864_87"   --->   Operation 299 'add' 'add_ln864_28' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%trunc_ln17_67 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %add_ln864_28, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 300 'partselect' 'trunc_ln17_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln17_92 = zext i9 %trunc_ln17_67" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 301 'zext' 'zext_ln17_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln1319_101 = zext i9 %p_read_91"   --->   Operation 302 'zext' 'zext_ln1319_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%shl_ln1319_49 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_91, i5 0"   --->   Operation 303 'bitconcatenate' 'shl_ln1319_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln1319_102 = zext i14 %shl_ln1319_49"   --->   Operation 304 'zext' 'zext_ln1319_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%shl_ln1319_50 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_91, i1 0"   --->   Operation 305 'bitconcatenate' 'shl_ln1319_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln1319_103 = zext i10 %shl_ln1319_50"   --->   Operation 306 'zext' 'zext_ln1319_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln1319_104 = zext i10 %shl_ln1319_50"   --->   Operation 307 'zext' 'zext_ln1319_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.76ns)   --->   "%r_V_99 = sub i15 %zext_ln1319_104, i15 %zext_ln1319_102"   --->   Operation 308 'sub' 'r_V_99' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%trunc_ln864_116 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_99, i32 5, i32 14"   --->   Operation 309 'partselect' 'trunc_ln864_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (1.46ns)   --->   "%mul_ln864_42 = mul i14 %zext_ln864_85, i14 27"   --->   Operation 310 'mul' 'mul_ln864_42' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%trunc_ln17_68 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln864_42, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 311 'partselect' 'trunc_ln17_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln17_93 = zext i9 %trunc_ln17_68" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 312 'zext' 'zext_ln17_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.75ns)   --->   "%sub_ln1319_60 = sub i14 0, i14 %zext_ln864_86"   --->   Operation 313 'sub' 'sub_ln1319_60' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln1319_15 = sext i14 %sub_ln1319_60"   --->   Operation 314 'sext' 'sext_ln1319_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.76ns)   --->   "%r_V_100 = sub i15 %sext_ln1319_15, i15 %zext_ln1319_104"   --->   Operation 315 'sub' 'r_V_100' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%trunc_ln864_117 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_100, i32 5, i32 14"   --->   Operation 316 'partselect' 'trunc_ln864_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln1319_52 = sext i10 %trunc_ln864_117"   --->   Operation 317 'sext' 'sext_ln1319_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.75ns)   --->   "%r_V_101 = sub i14 %zext_ln1319_103, i14 %zext_ln864_86"   --->   Operation 318 'sub' 'r_V_101' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%trunc_ln864_118 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_101, i32 5, i32 13"   --->   Operation 319 'partselect' 'trunc_ln864_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln1319_53 = sext i9 %trunc_ln864_118"   --->   Operation 320 'sext' 'sext_ln1319_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.76ns)   --->   "%r_V_102 = sub i15 %zext_ln1319_101, i15 %zext_ln1319_102"   --->   Operation 321 'sub' 'r_V_102' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%trunc_ln864_119 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_102, i32 5, i32 14"   --->   Operation 322 'partselect' 'trunc_ln864_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%shl_ln864_45 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read_91, i3 0"   --->   Operation 323 'bitconcatenate' 'shl_ln864_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln864_88 = zext i12 %shl_ln864_45"   --->   Operation 324 'zext' 'zext_ln864_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln864_89 = zext i10 %shl_ln1319_50"   --->   Operation 325 'zext' 'zext_ln864_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.74ns)   --->   "%add_ln864_29 = add i13 %zext_ln864_88, i13 %zext_ln864_89"   --->   Operation 326 'add' 'add_ln864_29' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%trunc_ln17_69 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln864_29, i32 5, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 327 'partselect' 'trunc_ln17_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln17_94 = zext i8 %trunc_ln17_69" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 328 'zext' 'zext_ln17_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (1.46ns)   --->   "%mul_ln864_43 = mul i14 %zext_ln864_85, i14 21"   --->   Operation 329 'mul' 'mul_ln864_43' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%trunc_ln17_70 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln864_43, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 330 'partselect' 'trunc_ln17_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln17_95 = zext i9 %trunc_ln17_70" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 331 'zext' 'zext_ln17_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln864_90 = zext i9 %p_read_90"   --->   Operation 332 'zext' 'zext_ln864_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln864_91 = zext i9 %p_read_90"   --->   Operation 333 'zext' 'zext_ln864_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (1.46ns)   --->   "%mul_ln864_44 = mul i14 %zext_ln864_91, i14 27"   --->   Operation 334 'mul' 'mul_ln864_44' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%trunc_ln17_71 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln864_44, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 335 'partselect' 'trunc_ln17_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%zext_ln17_96 = zext i9 %trunc_ln17_71" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 336 'zext' 'zext_ln17_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%shl_ln864_46 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_90, i4 0"   --->   Operation 337 'bitconcatenate' 'shl_ln864_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln864_92 = zext i13 %shl_ln864_46"   --->   Operation 338 'zext' 'zext_ln864_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%shl_ln864_47 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_90, i1 0"   --->   Operation 339 'bitconcatenate' 'shl_ln864_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln864_93 = zext i10 %shl_ln864_47"   --->   Operation 340 'zext' 'zext_ln864_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.75ns)   --->   "%sub_ln864_19 = sub i14 %zext_ln864_92, i14 %zext_ln864_93"   --->   Operation 341 'sub' 'sub_ln864_19' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%trunc_ln864_120 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %sub_ln864_19, i32 5, i32 13"   --->   Operation 342 'partselect' 'trunc_ln864_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%sext_ln17_17 = sext i9 %trunc_ln864_120" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 343 'sext' 'sext_ln17_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln17_97 = zext i11 %sext_ln17_17" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 344 'zext' 'zext_ln17_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (1.46ns)   --->   "%mul_ln864_45 = mul i15 %zext_ln864_90, i15 41"   --->   Operation 345 'mul' 'mul_ln864_45' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%trunc_ln17_72 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %mul_ln864_45, i32 5, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 346 'partselect' 'trunc_ln17_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln17_98 = zext i10 %trunc_ln17_72" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 347 'zext' 'zext_ln17_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%shl_ln864_48 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_90, i2 0"   --->   Operation 348 'bitconcatenate' 'shl_ln864_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln864_94 = zext i11 %shl_ln864_48"   --->   Operation 349 'zext' 'zext_ln864_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.75ns)   --->   "%sub_ln864_20 = sub i14 %zext_ln864_92, i14 %zext_ln864_94"   --->   Operation 350 'sub' 'sub_ln864_20' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%trunc_ln864_121 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %sub_ln864_20, i32 5, i32 13"   --->   Operation 351 'partselect' 'trunc_ln864_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.75ns)   --->   "%r_V_103 = sub i14 %zext_ln864_91, i14 %zext_ln864_92"   --->   Operation 352 'sub' 'r_V_103' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%trunc_ln864_122 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_103, i32 5, i32 13"   --->   Operation 353 'partselect' 'trunc_ln864_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%sext_ln1319_54 = sext i9 %trunc_ln864_122"   --->   Operation 354 'sext' 'sext_ln1319_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%shl_ln1319_51 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_90, i5 0"   --->   Operation 355 'bitconcatenate' 'shl_ln1319_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln1319_105 = zext i14 %shl_ln1319_51"   --->   Operation 356 'zext' 'zext_ln1319_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.76ns)   --->   "%sub_ln1319_63 = sub i15 0, i15 %zext_ln1319_105"   --->   Operation 357 'sub' 'sub_ln1319_63' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%sext_ln1319_16 = sext i15 %sub_ln1319_63"   --->   Operation 358 'sext' 'sext_ln1319_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln1319_106 = zext i10 %shl_ln864_47"   --->   Operation 359 'zext' 'zext_ln1319_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln1319_107 = zext i10 %shl_ln864_47"   --->   Operation 360 'zext' 'zext_ln1319_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.77ns)   --->   "%r_V_104 = sub i16 %sext_ln1319_16, i16 %zext_ln1319_107"   --->   Operation 361 'sub' 'r_V_104' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%trunc_ln864_123 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_104, i32 5, i32 15"   --->   Operation 362 'partselect' 'trunc_ln864_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%sext_ln864_50 = sext i11 %trunc_ln864_123"   --->   Operation 363 'sext' 'sext_ln864_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (1.46ns)   --->   "%mul_ln864_46 = mul i15 %zext_ln864_90, i15 43"   --->   Operation 364 'mul' 'mul_ln864_46' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%trunc_ln17_73 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %mul_ln864_46, i32 5, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 365 'partselect' 'trunc_ln17_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln17_100 = zext i10 %trunc_ln17_73" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 366 'zext' 'zext_ln17_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.75ns)   --->   "%r_V_105 = sub i14 0, i14 %zext_ln864_92"   --->   Operation 367 'sub' 'r_V_105' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%trunc_ln864_124 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_105, i32 5, i32 13"   --->   Operation 368 'partselect' 'trunc_ln864_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%sext_ln1319_55 = sext i9 %trunc_ln864_124"   --->   Operation 369 'sext' 'sext_ln1319_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%shl_ln1319_52 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read_90, i3 0"   --->   Operation 370 'bitconcatenate' 'shl_ln1319_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln1319_108 = zext i12 %shl_ln1319_52"   --->   Operation 371 'zext' 'zext_ln1319_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.76ns)   --->   "%r_V_106 = sub i15 %zext_ln1319_108, i15 %zext_ln1319_105"   --->   Operation 372 'sub' 'r_V_106' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%trunc_ln864_125 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_106, i32 5, i32 14"   --->   Operation 373 'partselect' 'trunc_ln864_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%sext_ln864_51 = sext i10 %trunc_ln864_125"   --->   Operation 374 'sext' 'sext_ln864_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (1.46ns)   --->   "%mul_ln864_47 = mul i14 %zext_ln864_91, i14 25"   --->   Operation 375 'mul' 'mul_ln864_47' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%trunc_ln17_74 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln864_47, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 376 'partselect' 'trunc_ln17_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln17_101 = zext i9 %trunc_ln17_74" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 377 'zext' 'zext_ln17_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (1.46ns)   --->   "%r_V_107 = mul i14 %zext_ln864_91, i14 16371"   --->   Operation 378 'mul' 'r_V_107' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%trunc_ln864_126 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_107, i32 5, i32 13"   --->   Operation 379 'partselect' 'trunc_ln864_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%sext_ln1319_56 = sext i9 %trunc_ln864_126"   --->   Operation 380 'sext' 'sext_ln1319_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.76ns)   --->   "%r_V_108 = sub i15 %zext_ln1319_106, i15 %zext_ln1319_105"   --->   Operation 381 'sub' 'r_V_108' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%trunc_ln864_127 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_108, i32 5, i32 14"   --->   Operation 382 'partselect' 'trunc_ln864_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%sext_ln1319_57 = sext i10 %trunc_ln864_127"   --->   Operation 383 'sext' 'sext_ln1319_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (1.46ns)   --->   "%r_V_109 = mul i15 %zext_ln864_90, i15 32741"   --->   Operation 384 'mul' 'r_V_109' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%trunc_ln864_128 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_109, i32 5, i32 14"   --->   Operation 385 'partselect' 'trunc_ln864_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%sext_ln70_13 = sext i10 %trunc_ln864_128" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 386 'sext' 'sext_ln70_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln1319_109 = zext i9 %p_read_89"   --->   Operation 387 'zext' 'zext_ln1319_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%zext_ln1319_110 = zext i9 %p_read_89"   --->   Operation 388 'zext' 'zext_ln1319_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln1319_111 = zext i9 %p_read_89"   --->   Operation 389 'zext' 'zext_ln1319_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln1319_112 = zext i9 %p_read_89"   --->   Operation 390 'zext' 'zext_ln1319_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.71ns)   --->   "%r_V_110 = sub i10 0, i10 %zext_ln1319_112"   --->   Operation 391 'sub' 'r_V_110' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%trunc_ln864_129 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %r_V_110, i32 5, i32 9"   --->   Operation 392 'partselect' 'trunc_ln864_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%sext_ln864_52 = sext i5 %trunc_ln864_129"   --->   Operation 393 'sext' 'sext_ln864_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%shl_ln864_49 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_89, i5 0"   --->   Operation 394 'bitconcatenate' 'shl_ln864_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%zext_ln864_95 = zext i14 %shl_ln864_49"   --->   Operation 395 'zext' 'zext_ln864_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%shl_ln864_50 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_89, i2 0"   --->   Operation 396 'bitconcatenate' 'shl_ln864_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln864_96 = zext i11 %shl_ln864_50"   --->   Operation 397 'zext' 'zext_ln864_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.76ns)   --->   "%sub_ln864_21 = sub i15 %zext_ln864_95, i15 %zext_ln864_96"   --->   Operation 398 'sub' 'sub_ln864_21' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%trunc_ln864_130 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %sub_ln864_21, i32 5, i32 14"   --->   Operation 399 'partselect' 'trunc_ln864_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%sext_ln17_19 = sext i10 %trunc_ln864_130" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 400 'sext' 'sext_ln17_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln17_102 = zext i11 %sext_ln17_19" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 401 'zext' 'zext_ln17_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.76ns)   --->   "%sub_ln1319_69 = sub i15 0, i15 %zext_ln864_95"   --->   Operation 402 'sub' 'sub_ln1319_69' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%sext_ln1319_17 = sext i15 %sub_ln1319_69"   --->   Operation 403 'sext' 'sext_ln1319_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%shl_ln1319_53 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_89, i1 0"   --->   Operation 404 'bitconcatenate' 'shl_ln1319_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln1319_113 = zext i10 %shl_ln1319_53"   --->   Operation 405 'zext' 'zext_ln1319_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln1319_114 = zext i10 %shl_ln1319_53"   --->   Operation 406 'zext' 'zext_ln1319_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.77ns)   --->   "%r_V_111 = sub i16 %sext_ln1319_17, i16 %zext_ln1319_114"   --->   Operation 407 'sub' 'r_V_111' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%trunc_ln864_131 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_111, i32 5, i32 15"   --->   Operation 408 'partselect' 'trunc_ln864_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.00ns)   --->   "%sext_ln1319_58 = sext i11 %trunc_ln864_131"   --->   Operation 409 'sext' 'sext_ln1319_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 410 [1/1] (1.46ns)   --->   "%r_V_112 = mul i16 %zext_ln1319_110, i16 65486"   --->   Operation 410 'mul' 'r_V_112' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%trunc_ln864_132 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_112, i32 5, i32 15"   --->   Operation 411 'partselect' 'trunc_ln864_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (1.46ns)   --->   "%mul_ln864_48 = mul i15 %zext_ln1319_109, i15 43"   --->   Operation 412 'mul' 'mul_ln864_48' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%trunc_ln17_75 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %mul_ln864_48, i32 5, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 413 'partselect' 'trunc_ln17_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln864_97 = zext i10 %trunc_ln17_75"   --->   Operation 414 'zext' 'zext_ln864_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (1.46ns)   --->   "%mul_ln864_49 = mul i14 %zext_ln1319_111, i14 27"   --->   Operation 415 'mul' 'mul_ln864_49' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%trunc_ln17_76 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln864_49, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 416 'partselect' 'trunc_ln17_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%zext_ln17_103 = zext i9 %trunc_ln17_76" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 417 'zext' 'zext_ln17_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (1.46ns)   --->   "%r_V_113 = mul i15 %zext_ln1319_109, i15 32745"   --->   Operation 418 'mul' 'r_V_113' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%trunc_ln864_133 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_113, i32 5, i32 14"   --->   Operation 419 'partselect' 'trunc_ln864_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%sext_ln864_53 = sext i10 %trunc_ln864_133"   --->   Operation 420 'sext' 'sext_ln864_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (1.46ns)   --->   "%mul_ln864_50 = mul i14 %zext_ln1319_111, i14 23"   --->   Operation 421 'mul' 'mul_ln864_50' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%trunc_ln17_77 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln864_50, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 422 'partselect' 'trunc_ln17_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%zext_ln17_104 = zext i9 %trunc_ln17_77" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 423 'zext' 'zext_ln17_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%shl_ln1319_54 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read_89, i3 0"   --->   Operation 424 'bitconcatenate' 'shl_ln1319_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%zext_ln1319_115 = zext i12 %shl_ln1319_54"   --->   Operation 425 'zext' 'zext_ln1319_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.74ns)   --->   "%sub_ln1319_71 = sub i13 0, i13 %zext_ln1319_115"   --->   Operation 426 'sub' 'sub_ln1319_71' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 427 [1/1] (0.00ns)   --->   "%sext_ln1319_18 = sext i13 %sub_ln1319_71"   --->   Operation 427 'sext' 'sext_ln1319_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 428 [1/1] (0.75ns)   --->   "%r_V_114 = sub i14 %sext_ln1319_18, i14 %zext_ln1319_113"   --->   Operation 428 'sub' 'r_V_114' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%trunc_ln864_134 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_114, i32 5, i32 13"   --->   Operation 429 'partselect' 'trunc_ln864_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%sext_ln864_54 = sext i9 %trunc_ln864_134"   --->   Operation 430 'sext' 'sext_ln864_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (0.00ns)   --->   "%shl_ln864_51 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_89, i4 0"   --->   Operation 431 'bitconcatenate' 'shl_ln864_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln864_98 = zext i13 %shl_ln864_51"   --->   Operation 432 'zext' 'zext_ln864_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 433 [1/1] (0.75ns)   --->   "%sub_ln864_22 = sub i14 %zext_ln864_98, i14 %zext_ln1319_113"   --->   Operation 433 'sub' 'sub_ln864_22' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 434 [1/1] (0.00ns)   --->   "%trunc_ln864_135 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %sub_ln864_22, i32 5, i32 13"   --->   Operation 434 'partselect' 'trunc_ln864_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 435 [1/1] (1.46ns)   --->   "%r_V_115 = mul i15 %zext_ln1319_109, i15 32747"   --->   Operation 435 'mul' 'r_V_115' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%trunc_ln864_136 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_115, i32 5, i32 14"   --->   Operation 436 'partselect' 'trunc_ln864_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "%zext_ln1319_116 = zext i9 %p_read_88"   --->   Operation 437 'zext' 'zext_ln1319_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "%zext_ln1319_117 = zext i9 %p_read_88"   --->   Operation 438 'zext' 'zext_ln1319_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "%shl_ln1319_55 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_88, i4 0"   --->   Operation 439 'bitconcatenate' 'shl_ln1319_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (0.00ns)   --->   "%zext_ln1319_118 = zext i13 %shl_ln1319_55"   --->   Operation 440 'zext' 'zext_ln1319_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 441 [1/1] (0.75ns)   --->   "%r_V_121 = sub i14 0, i14 %zext_ln1319_118"   --->   Operation 441 'sub' 'r_V_121' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 442 [1/1] (0.00ns)   --->   "%sext_ln1319_19 = sext i14 %r_V_121"   --->   Operation 442 'sext' 'sext_ln1319_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 443 [1/1] (0.00ns)   --->   "%shl_ln1319_56 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_88, i1 0"   --->   Operation 443 'bitconcatenate' 'shl_ln1319_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 444 [1/1] (0.00ns)   --->   "%zext_ln1319_119 = zext i10 %shl_ln1319_56"   --->   Operation 444 'zext' 'zext_ln1319_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 445 [1/1] (0.76ns)   --->   "%r_V_116 = sub i15 %sext_ln1319_19, i15 %zext_ln1319_119"   --->   Operation 445 'sub' 'r_V_116' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 446 [1/1] (0.00ns)   --->   "%trunc_ln864_137 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_116, i32 5, i32 14"   --->   Operation 446 'partselect' 'trunc_ln864_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%sext_ln864_55 = sext i10 %trunc_ln864_137"   --->   Operation 447 'sext' 'sext_ln864_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "%shl_ln864_52 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read_88, i3 0"   --->   Operation 448 'bitconcatenate' 'shl_ln864_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%zext_ln864_99 = zext i12 %shl_ln864_52"   --->   Operation 449 'zext' 'zext_ln864_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "%zext_ln864_100 = zext i10 %shl_ln1319_56"   --->   Operation 450 'zext' 'zext_ln864_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 451 [1/1] (0.74ns)   --->   "%sub_ln864_23 = sub i13 %zext_ln864_99, i13 %zext_ln864_100"   --->   Operation 451 'sub' 'sub_ln864_23' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 452 [1/1] (0.00ns)   --->   "%trunc_ln864_138 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %sub_ln864_23, i32 5, i32 12"   --->   Operation 452 'partselect' 'trunc_ln864_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (0.00ns)   --->   "%sext_ln17_22 = sext i8 %trunc_ln864_138" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 453 'sext' 'sext_ln17_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%zext_ln17_106 = zext i11 %sext_ln17_22" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 454 'zext' 'zext_ln17_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 455 [1/1] (1.46ns)   --->   "%r_V_117 = mul i15 %zext_ln1319_117, i15 32747"   --->   Operation 455 'mul' 'r_V_117' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 456 [1/1] (0.00ns)   --->   "%trunc_ln864_139 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_117, i32 5, i32 14"   --->   Operation 456 'partselect' 'trunc_ln864_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 457 [1/1] (0.00ns)   --->   "%sext_ln864_56 = sext i10 %trunc_ln864_139"   --->   Operation 457 'sext' 'sext_ln864_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 458 [1/1] (0.00ns)   --->   "%shl_ln864_53 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_88, i2 0"   --->   Operation 458 'bitconcatenate' 'shl_ln864_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln864_101 = zext i11 %shl_ln864_53"   --->   Operation 459 'zext' 'zext_ln864_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 460 [1/1] (0.00ns)   --->   "%zext_ln864_102 = zext i11 %shl_ln864_53"   --->   Operation 460 'zext' 'zext_ln864_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 461 [1/1] (0.75ns)   --->   "%add_ln864_30 = add i14 %zext_ln1319_118, i14 %zext_ln864_102"   --->   Operation 461 'add' 'add_ln864_30' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 462 [1/1] (0.00ns)   --->   "%trunc_ln17_78 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %add_ln864_30, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 462 'partselect' 'trunc_ln17_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 463 [1/1] (0.00ns)   --->   "%zext_ln17_107 = zext i9 %trunc_ln17_78" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 463 'zext' 'zext_ln17_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 464 [1/1] (1.46ns)   --->   "%r_V_118 = mul i14 %zext_ln1319_116, i14 16373"   --->   Operation 464 'mul' 'r_V_118' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 465 [1/1] (0.00ns)   --->   "%trunc_ln864_140 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_118, i32 5, i32 13"   --->   Operation 465 'partselect' 'trunc_ln864_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 466 [1/1] (0.00ns)   --->   "%sext_ln1319_59 = sext i9 %trunc_ln864_140"   --->   Operation 466 'sext' 'sext_ln1319_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 467 [1/1] (1.46ns)   --->   "%r_V_119 = mul i15 %zext_ln1319_117, i15 32746"   --->   Operation 467 'mul' 'r_V_119' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 468 [1/1] (0.00ns)   --->   "%trunc_ln864_141 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_119, i32 5, i32 14"   --->   Operation 468 'partselect' 'trunc_ln864_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 469 [1/1] (0.00ns)   --->   "%sext_ln17_23 = sext i10 %trunc_ln864_141" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 469 'sext' 'sext_ln17_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 470 [1/1] (0.75ns)   --->   "%r_V_120 = sub i14 %zext_ln1319_116, i14 %zext_ln1319_118"   --->   Operation 470 'sub' 'r_V_120' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 471 [1/1] (0.00ns)   --->   "%trunc_ln864_142 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_120, i32 5, i32 13"   --->   Operation 471 'partselect' 'trunc_ln864_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 472 [1/1] (0.00ns)   --->   "%sext_ln864_57 = sext i9 %trunc_ln864_142"   --->   Operation 472 'sext' 'sext_ln864_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 473 [1/1] (0.00ns)   --->   "%mult_V_11 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %p_read_88, i32 2, i32 8"   --->   Operation 473 'partselect' 'mult_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 474 [1/1] (0.00ns)   --->   "%zext_ln17_108 = zext i7 %mult_V_11" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 474 'zext' 'zext_ln17_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 475 [1/1] (0.00ns)   --->   "%trunc_ln864_143 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_121, i32 5, i32 13"   --->   Operation 475 'partselect' 'trunc_ln864_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 476 [1/1] (0.00ns)   --->   "%sext_ln864_58 = sext i9 %trunc_ln864_143"   --->   Operation 476 'sext' 'sext_ln864_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 477 [1/1] (1.46ns)   --->   "%mul_ln864_51 = mul i14 %zext_ln1319_116, i14 27"   --->   Operation 477 'mul' 'mul_ln864_51' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 478 [1/1] (0.00ns)   --->   "%trunc_ln17_79 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln864_51, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 478 'partselect' 'trunc_ln17_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 479 [1/1] (0.00ns)   --->   "%shl_ln864_54 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_88, i5 0"   --->   Operation 479 'bitconcatenate' 'shl_ln864_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 480 [1/1] (0.00ns)   --->   "%zext_ln864_103 = zext i14 %shl_ln864_54"   --->   Operation 480 'zext' 'zext_ln864_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 481 [1/1] (0.76ns)   --->   "%sub_ln864_24 = sub i15 %zext_ln864_103, i15 %zext_ln864_101"   --->   Operation 481 'sub' 'sub_ln864_24' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 482 [1/1] (0.00ns)   --->   "%trunc_ln864_144 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %sub_ln864_24, i32 5, i32 14"   --->   Operation 482 'partselect' 'trunc_ln864_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 483 [1/1] (0.00ns)   --->   "%zext_ln864_104 = zext i9 %p_read_87"   --->   Operation 483 'zext' 'zext_ln864_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 484 [1/1] (0.00ns)   --->   "%zext_ln864_105 = zext i9 %p_read_87"   --->   Operation 484 'zext' 'zext_ln864_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 485 [1/1] (0.00ns)   --->   "%shl_ln864_55 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_87, i5 0"   --->   Operation 485 'bitconcatenate' 'shl_ln864_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 486 [1/1] (0.00ns)   --->   "%zext_ln864_106 = zext i14 %shl_ln864_55"   --->   Operation 486 'zext' 'zext_ln864_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 487 [1/1] (0.00ns)   --->   "%shl_ln864_56 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read_87, i3 0"   --->   Operation 487 'bitconcatenate' 'shl_ln864_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 488 [1/1] (0.00ns)   --->   "%zext_ln864_107 = zext i12 %shl_ln864_56"   --->   Operation 488 'zext' 'zext_ln864_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 489 [1/1] (0.76ns)   --->   "%sub_ln864_25 = sub i15 %zext_ln864_106, i15 %zext_ln864_107"   --->   Operation 489 'sub' 'sub_ln864_25' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 490 [1/1] (0.00ns)   --->   "%trunc_ln864_145 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %sub_ln864_25, i32 5, i32 14"   --->   Operation 490 'partselect' 'trunc_ln864_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 491 [1/1] (0.00ns)   --->   "%sext_ln17_25 = sext i10 %trunc_ln864_145" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 491 'sext' 'sext_ln17_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 492 [1/1] (0.00ns)   --->   "%zext_ln17_111 = zext i11 %sext_ln17_25" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 492 'zext' 'zext_ln17_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 493 [1/1] (0.00ns)   --->   "%zext_ln1319_120 = zext i9 %p_read_87"   --->   Operation 493 'zext' 'zext_ln1319_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 494 [1/1] (1.46ns)   --->   "%r_V_122 = mul i15 %zext_ln1319_120, i15 32743"   --->   Operation 494 'mul' 'r_V_122' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 495 [1/1] (0.00ns)   --->   "%trunc_ln864_146 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_122, i32 5, i32 14"   --->   Operation 495 'partselect' 'trunc_ln864_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 496 [1/1] (0.00ns)   --->   "%sext_ln864_59 = sext i10 %trunc_ln864_146"   --->   Operation 496 'sext' 'sext_ln864_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 497 [1/1] (0.00ns)   --->   "%shl_ln864_57 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_87, i4 0"   --->   Operation 497 'bitconcatenate' 'shl_ln864_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 498 [1/1] (0.00ns)   --->   "%zext_ln864_108 = zext i13 %shl_ln864_57"   --->   Operation 498 'zext' 'zext_ln864_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 499 [1/1] (0.00ns)   --->   "%shl_ln864_58 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_87, i1 0"   --->   Operation 499 'bitconcatenate' 'shl_ln864_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 500 [1/1] (0.00ns)   --->   "%zext_ln864_109 = zext i10 %shl_ln864_58"   --->   Operation 500 'zext' 'zext_ln864_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 501 [1/1] (0.75ns)   --->   "%add_ln864_31 = add i14 %zext_ln864_108, i14 %zext_ln864_109"   --->   Operation 501 'add' 'add_ln864_31' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 502 [1/1] (0.00ns)   --->   "%trunc_ln17_80 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %add_ln864_31, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 502 'partselect' 'trunc_ln17_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 503 [1/1] (0.00ns)   --->   "%zext_ln17_112 = zext i9 %trunc_ln17_80" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 503 'zext' 'zext_ln17_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 504 [1/1] (1.46ns)   --->   "%mul_ln864_52 = mul i13 %zext_ln864_104, i13 13"   --->   Operation 504 'mul' 'mul_ln864_52' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 505 [1/1] (0.00ns)   --->   "%trunc_ln17_81 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %mul_ln864_52, i32 5, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 505 'partselect' 'trunc_ln17_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 506 [1/1] (0.00ns)   --->   "%zext_ln17_113 = zext i8 %trunc_ln17_81" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 506 'zext' 'zext_ln17_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 507 [1/1] (0.75ns)   --->   "%r_V_123 = sub i14 %zext_ln864_105, i14 %zext_ln864_108"   --->   Operation 507 'sub' 'r_V_123' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 508 [1/1] (0.00ns)   --->   "%trunc_ln864_147 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_123, i32 5, i32 13"   --->   Operation 508 'partselect' 'trunc_ln864_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 509 [1/1] (0.00ns)   --->   "%sext_ln1319_60 = sext i9 %trunc_ln864_147"   --->   Operation 509 'sext' 'sext_ln1319_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 510 [1/1] (0.75ns)   --->   "%r_V_125 = sub i14 0, i14 %zext_ln864_108"   --->   Operation 510 'sub' 'r_V_125' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 511 [1/1] (0.00ns)   --->   "%sext_ln1319_20 = sext i14 %r_V_125"   --->   Operation 511 'sext' 'sext_ln1319_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 512 [1/1] (0.00ns)   --->   "%shl_ln1319_57 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_87, i2 0"   --->   Operation 512 'bitconcatenate' 'shl_ln1319_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 513 [1/1] (0.00ns)   --->   "%zext_ln1319_121 = zext i11 %shl_ln1319_57"   --->   Operation 513 'zext' 'zext_ln1319_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 514 [1/1] (0.00ns)   --->   "%zext_ln1319_122 = zext i11 %shl_ln1319_57"   --->   Operation 514 'zext' 'zext_ln1319_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 515 [1/1] (0.76ns)   --->   "%r_V_124 = sub i15 %sext_ln1319_20, i15 %zext_ln1319_122"   --->   Operation 515 'sub' 'r_V_124' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 516 [1/1] (0.00ns)   --->   "%trunc_ln864_148 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_124, i32 5, i32 14"   --->   Operation 516 'partselect' 'trunc_ln864_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 517 [1/1] (0.00ns)   --->   "%trunc_ln864_149 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_125, i32 5, i32 13"   --->   Operation 517 'partselect' 'trunc_ln864_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 518 [1/1] (0.00ns)   --->   "%sext_ln864_60 = sext i9 %trunc_ln864_149"   --->   Operation 518 'sext' 'sext_ln864_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 519 [1/1] (0.75ns)   --->   "%sub_ln864_26 = sub i14 %zext_ln864_108, i14 %zext_ln864_105"   --->   Operation 519 'sub' 'sub_ln864_26' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 520 [1/1] (0.00ns)   --->   "%trunc_ln864_150 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %sub_ln864_26, i32 5, i32 13"   --->   Operation 520 'partselect' 'trunc_ln864_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 521 [1/1] (0.75ns)   --->   "%r_V_126 = sub i14 %zext_ln1319_121, i14 %zext_ln864_108"   --->   Operation 521 'sub' 'r_V_126' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 522 [1/1] (0.00ns)   --->   "%trunc_ln864_151 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_126, i32 5, i32 13"   --->   Operation 522 'partselect' 'trunc_ln864_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 523 [1/1] (0.00ns)   --->   "%sext_ln70_15 = sext i9 %trunc_ln864_151" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 523 'sext' 'sext_ln70_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 524 [1/1] (0.00ns)   --->   "%zext_ln864_110 = zext i9 %p_read_86"   --->   Operation 524 'zext' 'zext_ln864_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 525 [1/1] (0.00ns)   --->   "%shl_ln864_59 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_86, i4 0"   --->   Operation 525 'bitconcatenate' 'shl_ln864_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 526 [1/1] (0.00ns)   --->   "%zext_ln864_111 = zext i13 %shl_ln864_59"   --->   Operation 526 'zext' 'zext_ln864_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 527 [1/1] (0.00ns)   --->   "%shl_ln864_60 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_86, i1 0"   --->   Operation 527 'bitconcatenate' 'shl_ln864_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 528 [1/1] (0.00ns)   --->   "%zext_ln864_112 = zext i10 %shl_ln864_60"   --->   Operation 528 'zext' 'zext_ln864_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 529 [1/1] (0.00ns)   --->   "%zext_ln864_113 = zext i10 %shl_ln864_60"   --->   Operation 529 'zext' 'zext_ln864_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 530 [1/1] (0.75ns)   --->   "%add_ln864_32 = add i14 %zext_ln864_111, i14 %zext_ln864_113"   --->   Operation 530 'add' 'add_ln864_32' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 531 [1/1] (0.00ns)   --->   "%trunc_ln17_82 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %add_ln864_32, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 531 'partselect' 'trunc_ln17_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 532 [1/1] (0.00ns)   --->   "%zext_ln17_115 = zext i9 %trunc_ln17_82" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 532 'zext' 'zext_ln17_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 533 [1/1] (0.00ns)   --->   "%zext_ln1319_123 = zext i9 %p_read_86"   --->   Operation 533 'zext' 'zext_ln1319_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 534 [1/1] (1.46ns)   --->   "%r_V_127 = mul i15 %zext_ln1319_123, i15 32745"   --->   Operation 534 'mul' 'r_V_127' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 535 [1/1] (0.00ns)   --->   "%trunc_ln864_152 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_127, i32 5, i32 14"   --->   Operation 535 'partselect' 'trunc_ln864_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 536 [1/1] (0.00ns)   --->   "%sext_ln864_61 = sext i10 %trunc_ln864_152"   --->   Operation 536 'sext' 'sext_ln864_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 537 [1/1] (1.46ns)   --->   "%mul_ln864_53 = mul i14 %zext_ln864_110, i14 29"   --->   Operation 537 'mul' 'mul_ln864_53' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 538 [1/1] (0.00ns)   --->   "%trunc_ln17_83 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln864_53, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 538 'partselect' 'trunc_ln17_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 539 [1/1] (0.00ns)   --->   "%zext_ln17_116 = zext i9 %trunc_ln17_83" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 539 'zext' 'zext_ln17_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 540 [1/1] (0.00ns)   --->   "%shl_ln1319_58 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read_86, i3 0"   --->   Operation 540 'bitconcatenate' 'shl_ln1319_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 541 [1/1] (0.00ns)   --->   "%zext_ln1319_124 = zext i12 %shl_ln1319_58"   --->   Operation 541 'zext' 'zext_ln1319_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 542 [1/1] (0.00ns)   --->   "%zext_ln1319_125 = zext i10 %shl_ln864_60"   --->   Operation 542 'zext' 'zext_ln1319_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 543 [1/1] (0.74ns)   --->   "%r_V_128 = sub i13 %zext_ln1319_125, i13 %zext_ln1319_124"   --->   Operation 543 'sub' 'r_V_128' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 544 [1/1] (0.00ns)   --->   "%trunc_ln864_153 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_128, i32 5, i32 12"   --->   Operation 544 'partselect' 'trunc_ln864_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 545 [1/1] (0.00ns)   --->   "%sext_ln1319_61 = sext i8 %trunc_ln864_153"   --->   Operation 545 'sext' 'sext_ln1319_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 546 [1/1] (1.46ns)   --->   "%r_V_129 = mul i15 %zext_ln1319_123, i15 32742"   --->   Operation 546 'mul' 'r_V_129' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 547 [1/1] (0.00ns)   --->   "%trunc_ln864_154 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_129, i32 5, i32 14"   --->   Operation 547 'partselect' 'trunc_ln864_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 548 [1/1] (0.00ns)   --->   "%sext_ln864_62 = sext i10 %trunc_ln864_154"   --->   Operation 548 'sext' 'sext_ln864_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 549 [1/1] (0.00ns)   --->   "%mult_V_12 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %p_read_86, i32 1, i32 8"   --->   Operation 549 'partselect' 'mult_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 550 [1/1] (0.75ns)   --->   "%r_V_131 = sub i14 0, i14 %zext_ln864_111"   --->   Operation 550 'sub' 'r_V_131' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 551 [1/1] (0.00ns)   --->   "%sext_ln1319_21 = sext i14 %r_V_131"   --->   Operation 551 'sext' 'sext_ln1319_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 552 [1/1] (0.76ns)   --->   "%r_V_130 = sub i15 %sext_ln1319_21, i15 %zext_ln864_112"   --->   Operation 552 'sub' 'r_V_130' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 553 [1/1] (0.00ns)   --->   "%trunc_ln864_155 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_130, i32 5, i32 14"   --->   Operation 553 'partselect' 'trunc_ln864_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 554 [1/1] (0.00ns)   --->   "%sext_ln1316_4 = sext i10 %trunc_ln864_155"   --->   Operation 554 'sext' 'sext_ln1316_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 555 [1/1] (0.00ns)   --->   "%trunc_ln864_156 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_131, i32 5, i32 13"   --->   Operation 555 'partselect' 'trunc_ln864_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 556 [1/1] (0.00ns)   --->   "%sext_ln1319_62 = sext i9 %trunc_ln864_156"   --->   Operation 556 'sext' 'sext_ln1319_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 557 [1/1] (0.00ns)   --->   "%sext_ln1319_63 = sext i9 %trunc_ln864_156"   --->   Operation 557 'sext' 'sext_ln1319_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 558 [1/1] (0.75ns)   --->   "%r_V_132 = sub i14 %zext_ln864_110, i14 %zext_ln864_111"   --->   Operation 558 'sub' 'r_V_132' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 559 [1/1] (0.00ns)   --->   "%trunc_ln864_157 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_132, i32 5, i32 13"   --->   Operation 559 'partselect' 'trunc_ln864_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 560 [1/1] (0.00ns)   --->   "%sext_ln1319_64 = sext i9 %trunc_ln864_157"   --->   Operation 560 'sext' 'sext_ln1319_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 561 [1/1] (0.74ns)   --->   "%r_V_133 = sub i13 0, i13 %zext_ln1319_124"   --->   Operation 561 'sub' 'r_V_133' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 562 [1/1] (0.00ns)   --->   "%trunc_ln864_158 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_133, i32 5, i32 12"   --->   Operation 562 'partselect' 'trunc_ln864_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 563 [1/1] (0.00ns)   --->   "%sext_ln1319_65 = sext i8 %trunc_ln864_158"   --->   Operation 563 'sext' 'sext_ln1319_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 564 [1/1] (1.46ns)   --->   "%r_V_134 = mul i14 %zext_ln864_110, i14 16373"   --->   Operation 564 'mul' 'r_V_134' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 565 [1/1] (0.00ns)   --->   "%trunc_ln864_159 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_134, i32 5, i32 13"   --->   Operation 565 'partselect' 'trunc_ln864_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 566 [1/1] (0.00ns)   --->   "%sext_ln864_63 = sext i9 %trunc_ln864_159"   --->   Operation 566 'sext' 'sext_ln864_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 567 [1/1] (0.00ns)   --->   "%shl_ln864_61 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_86, i5 0"   --->   Operation 567 'bitconcatenate' 'shl_ln864_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 568 [1/1] (0.00ns)   --->   "%zext_ln864_114 = zext i14 %shl_ln864_61"   --->   Operation 568 'zext' 'zext_ln864_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 569 [1/1] (0.76ns)   --->   "%sub_ln864_27 = sub i15 %zext_ln864_114, i15 %zext_ln864_112"   --->   Operation 569 'sub' 'sub_ln864_27' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 570 [1/1] (0.00ns)   --->   "%trunc_ln864_160 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %sub_ln864_27, i32 5, i32 14"   --->   Operation 570 'partselect' 'trunc_ln864_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 571 [1/1] (0.00ns)   --->   "%sext_ln17_27 = sext i10 %trunc_ln864_160" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 571 'sext' 'sext_ln17_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 572 [1/1] (0.00ns)   --->   "%zext_ln17_118 = zext i11 %sext_ln17_27" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 572 'zext' 'zext_ln17_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 573 [1/1] (0.76ns)   --->   "%r_V_135 = sub i15 %zext_ln1319_123, i15 %zext_ln864_114"   --->   Operation 573 'sub' 'r_V_135' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 574 [1/1] (0.00ns)   --->   "%trunc_ln864_161 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_135, i32 5, i32 14"   --->   Operation 574 'partselect' 'trunc_ln864_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 575 [1/1] (0.00ns)   --->   "%zext_ln864_115 = zext i9 %p_read_85"   --->   Operation 575 'zext' 'zext_ln864_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 576 [1/1] (0.00ns)   --->   "%shl_ln864_62 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_85, i5 0"   --->   Operation 576 'bitconcatenate' 'shl_ln864_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 577 [1/1] (0.00ns)   --->   "%zext_ln864_116 = zext i14 %shl_ln864_62"   --->   Operation 577 'zext' 'zext_ln864_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 578 [1/1] (0.00ns)   --->   "%shl_ln864_63 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read_85, i3 0"   --->   Operation 578 'bitconcatenate' 'shl_ln864_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 579 [1/1] (0.00ns)   --->   "%zext_ln864_117 = zext i12 %shl_ln864_63"   --->   Operation 579 'zext' 'zext_ln864_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 580 [1/1] (0.00ns)   --->   "%zext_ln864_118 = zext i12 %shl_ln864_63"   --->   Operation 580 'zext' 'zext_ln864_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 581 [1/1] (0.76ns)   --->   "%sub_ln864_28 = sub i15 %zext_ln864_116, i15 %zext_ln864_118"   --->   Operation 581 'sub' 'sub_ln864_28' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 582 [1/1] (0.00ns)   --->   "%trunc_ln864_162 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %sub_ln864_28, i32 5, i32 14"   --->   Operation 582 'partselect' 'trunc_ln864_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 583 [1/1] (0.74ns)   --->   "%add_ln864_33 = add i13 %zext_ln864_117, i13 %zext_ln864_115"   --->   Operation 583 'add' 'add_ln864_33' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 584 [1/1] (0.00ns)   --->   "%trunc_ln17_84 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln864_33, i32 5, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 584 'partselect' 'trunc_ln17_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 585 [1/1] (0.00ns)   --->   "%zext_ln17_120 = zext i8 %trunc_ln17_84" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 585 'zext' 'zext_ln17_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 586 [1/1] (0.74ns)   --->   "%sub_ln1319_82 = sub i13 0, i13 %zext_ln864_117"   --->   Operation 586 'sub' 'sub_ln1319_82' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 587 [1/1] (0.00ns)   --->   "%sext_ln1319_22 = sext i13 %sub_ln1319_82"   --->   Operation 587 'sext' 'sext_ln1319_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 588 [1/1] (0.00ns)   --->   "%shl_ln1319_59 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_85, i1 0"   --->   Operation 588 'bitconcatenate' 'shl_ln1319_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 589 [1/1] (0.00ns)   --->   "%zext_ln1319_126 = zext i10 %shl_ln1319_59"   --->   Operation 589 'zext' 'zext_ln1319_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 590 [1/1] (0.75ns)   --->   "%r_V_136 = sub i14 %sext_ln1319_22, i14 %zext_ln1319_126"   --->   Operation 590 'sub' 'r_V_136' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 591 [1/1] (0.00ns)   --->   "%trunc_ln864_163 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_136, i32 5, i32 13"   --->   Operation 591 'partselect' 'trunc_ln864_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 592 [1/1] (0.00ns)   --->   "%sext_ln864_64 = sext i9 %trunc_ln864_163"   --->   Operation 592 'sext' 'sext_ln864_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 593 [1/1] (0.00ns)   --->   "%shl_ln864_64 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_85, i4 0"   --->   Operation 593 'bitconcatenate' 'shl_ln864_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 594 [1/1] (0.00ns)   --->   "%zext_ln864_119 = zext i13 %shl_ln864_64"   --->   Operation 594 'zext' 'zext_ln864_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 595 [1/1] (0.00ns)   --->   "%shl_ln864_65 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_85, i2 0"   --->   Operation 595 'bitconcatenate' 'shl_ln864_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 596 [1/1] (0.00ns)   --->   "%zext_ln864_120 = zext i11 %shl_ln864_65"   --->   Operation 596 'zext' 'zext_ln864_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 597 [1/1] (0.75ns)   --->   "%sub_ln864_29 = sub i14 %zext_ln864_119, i14 %zext_ln864_120"   --->   Operation 597 'sub' 'sub_ln864_29' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 598 [1/1] (0.00ns)   --->   "%trunc_ln864_164 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %sub_ln864_29, i32 5, i32 13"   --->   Operation 598 'partselect' 'trunc_ln864_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 599 [1/1] (0.00ns)   --->   "%sext_ln17_29 = sext i9 %trunc_ln864_164" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 599 'sext' 'sext_ln17_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 600 [1/1] (0.00ns)   --->   "%zext_ln17_121 = zext i11 %sext_ln17_29" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 600 'zext' 'zext_ln17_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 601 [1/1] (0.00ns)   --->   "%zext_ln1319_127 = zext i9 %p_read_84"   --->   Operation 601 'zext' 'zext_ln1319_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 602 [1/1] (0.00ns)   --->   "%shl_ln1319_60 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_84, i4 0"   --->   Operation 602 'bitconcatenate' 'shl_ln1319_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 603 [1/1] (0.00ns)   --->   "%zext_ln1319_128 = zext i13 %shl_ln1319_60"   --->   Operation 603 'zext' 'zext_ln1319_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 604 [1/1] (0.00ns)   --->   "%shl_ln1319_61 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_84, i1 0"   --->   Operation 604 'bitconcatenate' 'shl_ln1319_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 605 [1/1] (0.00ns)   --->   "%zext_ln1319_129 = zext i10 %shl_ln1319_61"   --->   Operation 605 'zext' 'zext_ln1319_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 606 [1/1] (0.75ns)   --->   "%r_V_137 = sub i14 %zext_ln1319_129, i14 %zext_ln1319_128"   --->   Operation 606 'sub' 'r_V_137' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 607 [1/1] (0.00ns)   --->   "%trunc_ln864_165 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_137, i32 5, i32 13"   --->   Operation 607 'partselect' 'trunc_ln864_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 608 [1/1] (0.00ns)   --->   "%sext_ln1319_66 = sext i9 %trunc_ln864_165"   --->   Operation 608 'sext' 'sext_ln1319_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 609 [1/1] (0.00ns)   --->   "%shl_ln1319_62 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read_84, i3 0"   --->   Operation 609 'bitconcatenate' 'shl_ln1319_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 610 [1/1] (0.00ns)   --->   "%zext_ln1319_130 = zext i12 %shl_ln1319_62"   --->   Operation 610 'zext' 'zext_ln1319_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 611 [1/1] (0.74ns)   --->   "%r_V_138 = sub i13 0, i13 %zext_ln1319_130"   --->   Operation 611 'sub' 'r_V_138' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 612 [1/1] (0.00ns)   --->   "%trunc_ln864_166 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_138, i32 5, i32 12"   --->   Operation 612 'partselect' 'trunc_ln864_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 613 [1/1] (0.00ns)   --->   "%sext_ln864_65 = sext i8 %trunc_ln864_166"   --->   Operation 613 'sext' 'sext_ln864_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 614 [1/1] (0.00ns)   --->   "%zext_ln864_36 = zext i9 %p_read_84"   --->   Operation 614 'zext' 'zext_ln864_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 615 [1/1] (0.00ns)   --->   "%zext_ln864_121 = zext i9 %p_read_84"   --->   Operation 615 'zext' 'zext_ln864_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 616 [1/1] (1.46ns)   --->   "%mul_ln864_54 = mul i14 %zext_ln864_121, i14 25"   --->   Operation 616 'mul' 'mul_ln864_54' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 617 [1/1] (0.00ns)   --->   "%trunc_ln17_85 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln864_54, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 617 'partselect' 'trunc_ln17_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 618 [1/1] (1.46ns)   --->   "%r_V_139 = mul i15 %zext_ln1319_127, i15 32747"   --->   Operation 618 'mul' 'r_V_139' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 619 [1/1] (0.00ns)   --->   "%trunc_ln864_167 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_139, i32 5, i32 14"   --->   Operation 619 'partselect' 'trunc_ln864_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 620 [1/1] (0.00ns)   --->   "%sext_ln864_66 = sext i10 %trunc_ln864_167"   --->   Operation 620 'sext' 'sext_ln864_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 621 [1/1] (1.46ns)   --->   "%mul_ln864_55 = mul i16 %zext_ln864_36, i16 69"   --->   Operation 621 'mul' 'mul_ln864_55' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 622 [1/1] (0.00ns)   --->   "%trunc_ln17_86 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %mul_ln864_55, i32 5, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 622 'partselect' 'trunc_ln17_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 623 [1/1] (0.75ns)   --->   "%sub_ln864_30 = sub i14 %zext_ln1319_128, i14 %zext_ln864_121"   --->   Operation 623 'sub' 'sub_ln864_30' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 624 [1/1] (0.00ns)   --->   "%trunc_ln864_168 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %sub_ln864_30, i32 5, i32 13"   --->   Operation 624 'partselect' 'trunc_ln864_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 625 [1/1] (0.00ns)   --->   "%sext_ln17_30 = sext i9 %trunc_ln864_168" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 625 'sext' 'sext_ln17_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 626 [1/1] (0.00ns)   --->   "%zext_ln17_123 = zext i11 %sext_ln17_30" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 626 'zext' 'zext_ln17_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 627 [1/1] (0.00ns)   --->   "%shl_ln864_66 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_84, i2 0"   --->   Operation 627 'bitconcatenate' 'shl_ln864_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 628 [1/1] (0.00ns)   --->   "%zext_ln864_122 = zext i11 %shl_ln864_66"   --->   Operation 628 'zext' 'zext_ln864_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 629 [1/1] (0.75ns)   --->   "%add_ln864_34 = add i14 %zext_ln1319_128, i14 %zext_ln864_122"   --->   Operation 629 'add' 'add_ln864_34' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 630 [1/1] (0.00ns)   --->   "%mult_V_13 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %add_ln864_34, i32 5, i32 13"   --->   Operation 630 'partselect' 'mult_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 631 [1/1] (0.00ns)   --->   "%zext_ln17_124 = zext i9 %mult_V_13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 631 'zext' 'zext_ln17_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 632 [1/1] (0.00ns)   --->   "%zext_ln17_125 = zext i9 %mult_V_13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 632 'zext' 'zext_ln17_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 633 [1/1] (1.46ns)   --->   "%mul_ln864_56 = mul i15 %zext_ln1319_127, i15 50"   --->   Operation 633 'mul' 'mul_ln864_56' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 634 [1/1] (0.00ns)   --->   "%trunc_ln17_87 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %mul_ln864_56, i32 5, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 634 'partselect' 'trunc_ln17_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 635 [1/1] (0.00ns)   --->   "%zext_ln1319_131 = zext i9 %p_read_83"   --->   Operation 635 'zext' 'zext_ln1319_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 636 [1/1] (0.00ns)   --->   "%zext_ln1319_132 = zext i9 %p_read_83"   --->   Operation 636 'zext' 'zext_ln1319_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 637 [1/1] (0.00ns)   --->   "%zext_ln1319_133 = zext i9 %p_read_83"   --->   Operation 637 'zext' 'zext_ln1319_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 638 [1/1] (0.00ns)   --->   "%shl_ln1319_63 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_83, i5 0"   --->   Operation 638 'bitconcatenate' 'shl_ln1319_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 639 [1/1] (0.00ns)   --->   "%zext_ln1319_134 = zext i14 %shl_ln1319_63"   --->   Operation 639 'zext' 'zext_ln1319_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 640 [1/1] (0.76ns)   --->   "%r_V_140 = sub i15 0, i15 %zext_ln1319_134"   --->   Operation 640 'sub' 'r_V_140' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 641 [1/1] (0.00ns)   --->   "%sext_ln1316_1 = sext i15 %r_V_140"   --->   Operation 641 'sext' 'sext_ln1316_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 642 [1/1] (0.00ns)   --->   "%trunc_ln864_169 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_140, i32 5, i32 14"   --->   Operation 642 'partselect' 'trunc_ln864_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 643 [1/1] (0.00ns)   --->   "%sext_ln17_31 = sext i10 %trunc_ln864_169" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 643 'sext' 'sext_ln17_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 644 [1/1] (0.00ns)   --->   "%sext_ln1319_67 = sext i10 %trunc_ln864_169"   --->   Operation 644 'sext' 'sext_ln1319_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 645 [1/1] (1.46ns)   --->   "%r_V_141 = mul i16 %zext_ln1319_132, i16 65478"   --->   Operation 645 'mul' 'r_V_141' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 646 [1/1] (0.00ns)   --->   "%trunc_ln864_170 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_141, i32 5, i32 15"   --->   Operation 646 'partselect' 'trunc_ln864_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 647 [1/1] (0.00ns)   --->   "%sext_ln1319_68 = sext i11 %trunc_ln864_170"   --->   Operation 647 'sext' 'sext_ln1319_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 648 [1/1] (1.46ns)   --->   "%r_V_142 = mul i16 %zext_ln1319_132, i16 65492"   --->   Operation 648 'mul' 'r_V_142' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 649 [1/1] (0.00ns)   --->   "%trunc_ln864_171 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_142, i32 5, i32 15"   --->   Operation 649 'partselect' 'trunc_ln864_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 650 [1/1] (0.00ns)   --->   "%sext_ln17_32 = sext i11 %trunc_ln864_171" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 650 'sext' 'sext_ln17_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 651 [1/1] (0.00ns)   --->   "%zext_ln17_127 = zext i9 %p_read_83" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 651 'zext' 'zext_ln17_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 652 [1/1] (0.00ns)   --->   "%zext_ln17_128 = zext i9 %p_read_83" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 652 'zext' 'zext_ln17_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 653 [1/1] (0.00ns)   --->   "%shl_ln864_67 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_83, i2 0"   --->   Operation 653 'bitconcatenate' 'shl_ln864_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 654 [1/1] (0.00ns)   --->   "%zext_ln864_123 = zext i11 %shl_ln864_67"   --->   Operation 654 'zext' 'zext_ln864_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 655 [1/1] (0.00ns)   --->   "%zext_ln864_124 = zext i11 %shl_ln864_67"   --->   Operation 655 'zext' 'zext_ln864_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 656 [1/1] (0.76ns)   --->   "%sub_ln864_31 = sub i15 %zext_ln1319_134, i15 %zext_ln864_124"   --->   Operation 656 'sub' 'sub_ln864_31' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 657 [1/1] (0.00ns)   --->   "%trunc_ln864_172 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %sub_ln864_31, i32 5, i32 14"   --->   Operation 657 'partselect' 'trunc_ln864_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 658 [1/1] (0.00ns)   --->   "%sext_ln1319_69 = sext i10 %trunc_ln864_172"   --->   Operation 658 'sext' 'sext_ln1319_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 659 [1/1] (0.00ns)   --->   "%zext_ln1319_135 = zext i11 %sext_ln1319_69"   --->   Operation 659 'zext' 'zext_ln1319_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 660 [1/1] (0.00ns)   --->   "%shl_ln1319_64 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_83, i4 0"   --->   Operation 660 'bitconcatenate' 'shl_ln1319_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 661 [1/1] (0.00ns)   --->   "%zext_ln1319_136 = zext i13 %shl_ln1319_64"   --->   Operation 661 'zext' 'zext_ln1319_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 662 [1/1] (0.75ns)   --->   "%sub_ln1319_87 = sub i14 0, i14 %zext_ln1319_136"   --->   Operation 662 'sub' 'sub_ln1319_87' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 663 [1/1] (0.00ns)   --->   "%sext_ln1319_23 = sext i14 %sub_ln1319_87"   --->   Operation 663 'sext' 'sext_ln1319_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 664 [1/1] (0.76ns)   --->   "%r_V_143 = sub i15 %sext_ln1319_23, i15 %zext_ln1319_131"   --->   Operation 664 'sub' 'r_V_143' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 665 [1/1] (0.00ns)   --->   "%trunc_ln864_173 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_143, i32 5, i32 14"   --->   Operation 665 'partselect' 'trunc_ln864_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 666 [1/1] (0.00ns)   --->   "%sext_ln864_67 = sext i10 %trunc_ln864_173"   --->   Operation 666 'sext' 'sext_ln864_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 667 [1/1] (0.73ns)   --->   "%add_ln864_35 = add i12 %zext_ln864_123, i12 %zext_ln17_128"   --->   Operation 667 'add' 'add_ln864_35' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 668 [1/1] (0.00ns)   --->   "%mult_V_10 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln864_35, i32 5, i32 11"   --->   Operation 668 'partselect' 'mult_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 669 [1/1] (0.75ns)   --->   "%add_ln864_36 = add i14 %zext_ln1319_136, i14 %zext_ln1319_133"   --->   Operation 669 'add' 'add_ln864_36' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 670 [1/1] (0.00ns)   --->   "%trunc_ln17_88 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %add_ln864_36, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 670 'partselect' 'trunc_ln17_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 671 [1/1] (0.00ns)   --->   "%zext_ln17_129 = zext i9 %trunc_ln17_88" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 671 'zext' 'zext_ln17_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 672 [1/1] (0.00ns)   --->   "%zext_ln1319_137 = zext i11 %shl_ln864_67"   --->   Operation 672 'zext' 'zext_ln1319_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 673 [1/1] (0.77ns)   --->   "%r_V_144 = sub i16 %sext_ln1316_1, i16 %zext_ln1319_137"   --->   Operation 673 'sub' 'r_V_144' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 674 [1/1] (0.00ns)   --->   "%trunc_ln864_174 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_144, i32 5, i32 15"   --->   Operation 674 'partselect' 'trunc_ln864_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 675 [1/1] (1.46ns)   --->   "%mul_ln864_57 = mul i15 %zext_ln1319_131, i15 42"   --->   Operation 675 'mul' 'mul_ln864_57' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 676 [1/1] (0.00ns)   --->   "%trunc_ln17_89 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %mul_ln864_57, i32 5, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 676 'partselect' 'trunc_ln17_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 677 [1/1] (0.00ns)   --->   "%zext_ln864_126 = zext i9 %p_read_82"   --->   Operation 677 'zext' 'zext_ln864_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 678 [1/1] (0.00ns)   --->   "%zext_ln864_127 = zext i9 %p_read_82"   --->   Operation 678 'zext' 'zext_ln864_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 679 [1/1] (0.00ns)   --->   "%shl_ln864_68 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_82, i5 0"   --->   Operation 679 'bitconcatenate' 'shl_ln864_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 680 [1/1] (0.00ns)   --->   "%zext_ln864_128 = zext i14 %shl_ln864_68"   --->   Operation 680 'zext' 'zext_ln864_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 681 [1/1] (0.00ns)   --->   "%shl_ln864_69 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_82, i1 0"   --->   Operation 681 'bitconcatenate' 'shl_ln864_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 682 [1/1] (0.00ns)   --->   "%zext_ln864_129 = zext i10 %shl_ln864_69"   --->   Operation 682 'zext' 'zext_ln864_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 683 [1/1] (0.76ns)   --->   "%sub_ln864_32 = sub i15 %zext_ln864_128, i15 %zext_ln864_129"   --->   Operation 683 'sub' 'sub_ln864_32' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 684 [1/1] (0.00ns)   --->   "%trunc_ln864_175 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %sub_ln864_32, i32 5, i32 14"   --->   Operation 684 'partselect' 'trunc_ln864_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 685 [1/1] (0.00ns)   --->   "%shl_ln864_70 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read_82, i3 0"   --->   Operation 685 'bitconcatenate' 'shl_ln864_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 686 [1/1] (0.00ns)   --->   "%zext_ln864_130 = zext i12 %shl_ln864_70"   --->   Operation 686 'zext' 'zext_ln864_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 687 [1/1] (0.74ns)   --->   "%add_ln864_37 = add i13 %zext_ln864_130, i13 %zext_ln864_127"   --->   Operation 687 'add' 'add_ln864_37' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 688 [1/1] (0.00ns)   --->   "%trunc_ln17_90 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln864_37, i32 5, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 688 'partselect' 'trunc_ln17_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 689 [1/1] (0.00ns)   --->   "%zext_ln17_130 = zext i8 %trunc_ln17_90" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 689 'zext' 'zext_ln17_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 690 [1/1] (0.76ns)   --->   "%sub_ln1319_90 = sub i15 0, i15 %zext_ln864_128"   --->   Operation 690 'sub' 'sub_ln1319_90' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 691 [1/1] (0.00ns)   --->   "%sext_ln1319_24 = sext i15 %sub_ln1319_90"   --->   Operation 691 'sext' 'sext_ln1319_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 692 [1/1] (0.00ns)   --->   "%shl_ln1319_65 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_82, i2 0"   --->   Operation 692 'bitconcatenate' 'shl_ln1319_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 693 [1/1] (0.00ns)   --->   "%zext_ln1319_138 = zext i11 %shl_ln1319_65"   --->   Operation 693 'zext' 'zext_ln1319_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 694 [1/1] (0.77ns)   --->   "%r_V_145 = sub i16 %sext_ln1319_24, i16 %zext_ln1319_138"   --->   Operation 694 'sub' 'r_V_145' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 695 [1/1] (0.00ns)   --->   "%trunc_ln864_176 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_145, i32 5, i32 15"   --->   Operation 695 'partselect' 'trunc_ln864_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 696 [1/1] (1.46ns)   --->   "%r_V_146 = mul i15 %zext_ln864_126, i15 32746"   --->   Operation 696 'mul' 'r_V_146' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 697 [1/1] (0.00ns)   --->   "%trunc_ln864_177 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_146, i32 5, i32 14"   --->   Operation 697 'partselect' 'trunc_ln864_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 698 [1/1] (0.00ns)   --->   "%sext_ln864_70 = sext i10 %trunc_ln864_177"   --->   Operation 698 'sext' 'sext_ln864_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 699 [1/1] (1.46ns)   --->   "%mul_ln864_58 = mul i15 %zext_ln864_126, i15 43"   --->   Operation 699 'mul' 'mul_ln864_58' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 700 [1/1] (0.00ns)   --->   "%trunc_ln17_91 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %mul_ln864_58, i32 5, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 700 'partselect' 'trunc_ln17_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 701 [1/1] (0.00ns)   --->   "%zext_ln1319_139 = zext i9 %p_read_81"   --->   Operation 701 'zext' 'zext_ln1319_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 702 [1/1] (0.00ns)   --->   "%zext_ln1319_140 = zext i9 %p_read_81"   --->   Operation 702 'zext' 'zext_ln1319_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 703 [1/1] (1.46ns)   --->   "%r_V_147 = mul i15 %zext_ln1319_140, i15 32747"   --->   Operation 703 'mul' 'r_V_147' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 704 [1/1] (0.00ns)   --->   "%trunc_ln864_178 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_147, i32 5, i32 14"   --->   Operation 704 'partselect' 'trunc_ln864_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 705 [1/1] (0.00ns)   --->   "%sext_ln864_71 = sext i10 %trunc_ln864_178"   --->   Operation 705 'sext' 'sext_ln864_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 706 [1/1] (0.00ns)   --->   "%sext_ln864_72 = sext i10 %trunc_ln864_178"   --->   Operation 706 'sext' 'sext_ln864_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 707 [1/1] (0.00ns)   --->   "%zext_ln864_131 = zext i9 %p_read_81"   --->   Operation 707 'zext' 'zext_ln864_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 708 [1/1] (0.00ns)   --->   "%shl_ln864_71 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_81, i5 0"   --->   Operation 708 'bitconcatenate' 'shl_ln864_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 709 [1/1] (0.00ns)   --->   "%zext_ln864_132 = zext i14 %shl_ln864_71"   --->   Operation 709 'zext' 'zext_ln864_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 710 [1/1] (0.00ns)   --->   "%shl_ln864_72 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_81, i1 0"   --->   Operation 710 'bitconcatenate' 'shl_ln864_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 711 [1/1] (0.00ns)   --->   "%zext_ln864_133 = zext i10 %shl_ln864_72"   --->   Operation 711 'zext' 'zext_ln864_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 712 [1/1] (0.00ns)   --->   "%zext_ln864_134 = zext i10 %shl_ln864_72"   --->   Operation 712 'zext' 'zext_ln864_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 713 [1/1] (0.76ns)   --->   "%sub_ln864_33 = sub i15 %zext_ln864_132, i15 %zext_ln864_134"   --->   Operation 713 'sub' 'sub_ln864_33' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 714 [1/1] (0.00ns)   --->   "%trunc_ln864_179 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %sub_ln864_33, i32 5, i32 14"   --->   Operation 714 'partselect' 'trunc_ln864_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 715 [1/1] (0.00ns)   --->   "%sext_ln17_33 = sext i10 %trunc_ln864_179" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 715 'sext' 'sext_ln17_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 716 [1/1] (0.00ns)   --->   "%zext_ln17_131 = zext i11 %sext_ln17_33" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 716 'zext' 'zext_ln17_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 717 [1/1] (0.00ns)   --->   "%mult_V_15 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %p_read_81, i32 3, i32 8"   --->   Operation 717 'partselect' 'mult_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 718 [1/1] (0.00ns)   --->   "%zext_ln17_132 = zext i6 %mult_V_15" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 718 'zext' 'zext_ln17_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 719 [1/1] (1.46ns)   --->   "%mul_ln864_59 = mul i13 %zext_ln1319_139, i13 13"   --->   Operation 719 'mul' 'mul_ln864_59' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 720 [1/1] (0.00ns)   --->   "%mult_V_16 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %mul_ln864_59, i32 5, i32 12"   --->   Operation 720 'partselect' 'mult_V_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 721 [1/1] (0.00ns)   --->   "%zext_ln17_133 = zext i8 %mult_V_16" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 721 'zext' 'zext_ln17_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 722 [1/1] (0.00ns)   --->   "%zext_ln17_134 = zext i8 %mult_V_16" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 722 'zext' 'zext_ln17_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 723 [1/1] (0.00ns)   --->   "%shl_ln864_73 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read_81, i3 0"   --->   Operation 723 'bitconcatenate' 'shl_ln864_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 724 [1/1] (0.00ns)   --->   "%zext_ln864_135 = zext i12 %shl_ln864_73"   --->   Operation 724 'zext' 'zext_ln864_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 725 [1/1] (0.74ns)   --->   "%sub_ln864_34 = sub i13 %zext_ln864_135, i13 %zext_ln1319_139"   --->   Operation 725 'sub' 'sub_ln864_34' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 726 [1/1] (0.00ns)   --->   "%trunc_ln864_180 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %sub_ln864_34, i32 5, i32 12"   --->   Operation 726 'partselect' 'trunc_ln864_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 727 [1/1] (0.00ns)   --->   "%sext_ln17_34 = sext i8 %trunc_ln864_180" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 727 'sext' 'sext_ln17_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 728 [1/1] (0.00ns)   --->   "%zext_ln17_135 = zext i11 %sext_ln17_34" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 728 'zext' 'zext_ln17_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 729 [1/1] (0.00ns)   --->   "%shl_ln864_74 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_81, i4 0"   --->   Operation 729 'bitconcatenate' 'shl_ln864_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 730 [1/1] (0.00ns)   --->   "%zext_ln864_136 = zext i13 %shl_ln864_74"   --->   Operation 730 'zext' 'zext_ln864_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 731 [1/1] (0.75ns)   --->   "%sub_ln864_35 = sub i14 %zext_ln864_136, i14 %zext_ln864_133"   --->   Operation 731 'sub' 'sub_ln864_35' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 732 [1/1] (0.00ns)   --->   "%trunc_ln864_181 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %sub_ln864_35, i32 5, i32 13"   --->   Operation 732 'partselect' 'trunc_ln864_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 733 [1/1] (0.00ns)   --->   "%sext_ln17_35 = sext i9 %trunc_ln864_181" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 733 'sext' 'sext_ln17_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 734 [1/1] (0.00ns)   --->   "%zext_ln17_136 = zext i11 %sext_ln17_35" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 734 'zext' 'zext_ln17_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 735 [1/1] (0.00ns)   --->   "%shl_ln1319_66 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_81, i2 0"   --->   Operation 735 'bitconcatenate' 'shl_ln1319_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 736 [1/1] (0.00ns)   --->   "%zext_ln1319_141 = zext i11 %shl_ln1319_66"   --->   Operation 736 'zext' 'zext_ln1319_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 737 [1/1] (0.75ns)   --->   "%r_V_148 = sub i14 %zext_ln1319_141, i14 %zext_ln864_136"   --->   Operation 737 'sub' 'r_V_148' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 738 [1/1] (0.00ns)   --->   "%trunc_ln864_182 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_148, i32 5, i32 13"   --->   Operation 738 'partselect' 'trunc_ln864_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 739 [1/1] (1.46ns)   --->   "%mul_ln864_60 = mul i14 %zext_ln864_131, i14 19"   --->   Operation 739 'mul' 'mul_ln864_60' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 740 [1/1] (0.00ns)   --->   "%mult_V_14 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln864_60, i32 5, i32 13"   --->   Operation 740 'partselect' 'mult_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 741 [1/1] (0.00ns)   --->   "%zext_ln17_137 = zext i9 %mult_V_14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 741 'zext' 'zext_ln17_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 742 [1/1] (0.00ns)   --->   "%zext_ln1319_142 = zext i9 %p_read_80"   --->   Operation 742 'zext' 'zext_ln1319_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 743 [1/1] (0.00ns)   --->   "%zext_ln1319_143 = zext i9 %p_read_80"   --->   Operation 743 'zext' 'zext_ln1319_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 744 [1/1] (1.46ns)   --->   "%r_V_149 = mul i16 %zext_ln1319_143, i16 65493"   --->   Operation 744 'mul' 'r_V_149' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 745 [1/1] (0.00ns)   --->   "%trunc_ln864_183 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_149, i32 5, i32 15"   --->   Operation 745 'partselect' 'trunc_ln864_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 746 [1/1] (0.00ns)   --->   "%sext_ln864_74 = sext i11 %trunc_ln864_183"   --->   Operation 746 'sext' 'sext_ln864_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 747 [1/1] (0.00ns)   --->   "%sext_ln864_75 = sext i11 %trunc_ln864_183"   --->   Operation 747 'sext' 'sext_ln864_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 748 [1/1] (0.00ns)   --->   "%zext_ln864_138 = zext i9 %p_read_80"   --->   Operation 748 'zext' 'zext_ln864_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 749 [1/1] (0.00ns)   --->   "%mult_V_18 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %p_read_80, i32 4, i32 8"   --->   Operation 749 'partselect' 'mult_V_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 750 [1/1] (0.00ns)   --->   "%zext_ln17_138 = zext i5 %mult_V_18" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 750 'zext' 'zext_ln17_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 751 [1/1] (1.46ns)   --->   "%r_V_150 = mul i16 %zext_ln1319_143, i16 65501"   --->   Operation 751 'mul' 'r_V_150' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 752 [1/1] (0.00ns)   --->   "%trunc_ln864_184 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_150, i32 5, i32 15"   --->   Operation 752 'partselect' 'trunc_ln864_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 753 [1/1] (0.00ns)   --->   "%sext_ln1319_71 = sext i11 %trunc_ln864_184"   --->   Operation 753 'sext' 'sext_ln1319_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 754 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_80, i4 0"   --->   Operation 754 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 755 [1/1] (0.00ns)   --->   "%zext_ln1319_144 = zext i13 %tmp_14"   --->   Operation 755 'zext' 'zext_ln1319_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 756 [1/1] (0.75ns)   --->   "%r_V_151 = sub i14 %zext_ln1319_142, i14 %zext_ln1319_144"   --->   Operation 756 'sub' 'r_V_151' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 757 [1/1] (0.00ns)   --->   "%trunc_ln864_185 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_151, i32 5, i32 13"   --->   Operation 757 'partselect' 'trunc_ln864_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 758 [1/1] (0.00ns)   --->   "%sext_ln864_76 = sext i9 %trunc_ln864_185"   --->   Operation 758 'sext' 'sext_ln864_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 759 [1/1] (1.46ns)   --->   "%mul_ln864_61 = mul i15 %zext_ln864_138, i15 52"   --->   Operation 759 'mul' 'mul_ln864_61' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 760 [1/1] (0.00ns)   --->   "%trunc_ln17_92 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %mul_ln864_61, i32 5, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 760 'partselect' 'trunc_ln17_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 761 [1/1] (0.00ns)   --->   "%mult_V_17 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %p_read_80, i32 1, i32 8"   --->   Operation 761 'partselect' 'mult_V_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 762 [1/1] (0.00ns)   --->   "%zext_ln864_139 = zext i8 %mult_V_17"   --->   Operation 762 'zext' 'zext_ln864_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 763 [1/1] (0.75ns)   --->   "%add_ln864_38 = add i14 %zext_ln1319_144, i14 %zext_ln1319_142"   --->   Operation 763 'add' 'add_ln864_38' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 764 [1/1] (0.00ns)   --->   "%mult_V_19 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %add_ln864_38, i32 5, i32 13"   --->   Operation 764 'partselect' 'mult_V_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 765 [1/1] (0.00ns)   --->   "%shl_ln1319_67 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_80, i5 0"   --->   Operation 765 'bitconcatenate' 'shl_ln1319_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 766 [1/1] (0.00ns)   --->   "%zext_ln1319_145 = zext i14 %shl_ln1319_67"   --->   Operation 766 'zext' 'zext_ln1319_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 767 [1/1] (0.00ns)   --->   "%shl_ln1319_68 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_80, i1 0"   --->   Operation 767 'bitconcatenate' 'shl_ln1319_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 768 [1/1] (0.00ns)   --->   "%zext_ln1319_146 = zext i10 %shl_ln1319_68"   --->   Operation 768 'zext' 'zext_ln1319_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 769 [1/1] (0.76ns)   --->   "%r_V_152 = sub i15 %zext_ln1319_146, i15 %zext_ln1319_145"   --->   Operation 769 'sub' 'r_V_152' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 770 [1/1] (0.00ns)   --->   "%trunc_ln864_186 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_152, i32 5, i32 14"   --->   Operation 770 'partselect' 'trunc_ln864_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 771 [1/1] (0.75ns)   --->   "%sub_ln864_36 = sub i14 %zext_ln1319_144, i14 %zext_ln1319_142"   --->   Operation 771 'sub' 'sub_ln864_36' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 772 [1/1] (0.00ns)   --->   "%trunc_ln864_187 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %sub_ln864_36, i32 5, i32 13"   --->   Operation 772 'partselect' 'trunc_ln864_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 773 [1/1] (0.00ns)   --->   "%sext_ln17_36 = sext i9 %trunc_ln864_187" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 773 'sext' 'sext_ln17_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 774 [1/1] (0.00ns)   --->   "%zext_ln17_141 = zext i11 %sext_ln17_36" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 774 'zext' 'zext_ln17_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 775 [1/1] (0.00ns)   --->   "%zext_ln864_140 = zext i10 %shl_ln1319_68"   --->   Operation 775 'zext' 'zext_ln864_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 776 [1/1] (0.75ns)   --->   "%add_ln864_39 = add i14 %zext_ln1319_144, i14 %zext_ln864_140"   --->   Operation 776 'add' 'add_ln864_39' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 777 [1/1] (0.00ns)   --->   "%mult_V_21 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %add_ln864_39, i32 5, i32 13"   --->   Operation 777 'partselect' 'mult_V_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 778 [1/1] (1.46ns)   --->   "%r_V_153 = mul i16 %zext_ln1319_143, i16 65483"   --->   Operation 778 'mul' 'r_V_153' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 779 [1/1] (0.00ns)   --->   "%trunc_ln864_188 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_153, i32 5, i32 15"   --->   Operation 779 'partselect' 'trunc_ln864_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 780 [1/1] (0.00ns)   --->   "%sext_ln70_17 = sext i11 %trunc_ln864_188" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 780 'sext' 'sext_ln70_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 781 [1/1] (0.00ns)   --->   "%zext_ln1319_148 = zext i9 %p_read_79"   --->   Operation 781 'zext' 'zext_ln1319_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 782 [1/1] (0.00ns)   --->   "%shl_ln1319_69 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_79, i1 0"   --->   Operation 782 'bitconcatenate' 'shl_ln1319_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 783 [1/1] (0.00ns)   --->   "%zext_ln1319_149 = zext i10 %shl_ln1319_69"   --->   Operation 783 'zext' 'zext_ln1319_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 784 [1/1] (0.72ns)   --->   "%r_V_154 = sub i11 0, i11 %zext_ln1319_149"   --->   Operation 784 'sub' 'r_V_154' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 785 [1/1] (0.00ns)   --->   "%trunc_ln864_189 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %r_V_154, i32 5, i32 10"   --->   Operation 785 'partselect' 'trunc_ln864_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 786 [1/1] (0.00ns)   --->   "%sext_ln1319_72 = sext i6 %trunc_ln864_189"   --->   Operation 786 'sext' 'sext_ln1319_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 787 [1/1] (1.46ns)   --->   "%r_V_155 = mul i14 %zext_ln1319_148, i14 16371"   --->   Operation 787 'mul' 'r_V_155' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 788 [1/1] (0.00ns)   --->   "%trunc_ln864_190 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_155, i32 5, i32 13"   --->   Operation 788 'partselect' 'trunc_ln864_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 789 [1/1] (0.00ns)   --->   "%sext_ln864_78 = sext i9 %trunc_ln864_190"   --->   Operation 789 'sext' 'sext_ln864_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 790 [1/1] (0.00ns)   --->   "%zext_ln864_141 = zext i9 %p_read_79"   --->   Operation 790 'zext' 'zext_ln864_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 791 [1/1] (1.46ns)   --->   "%mul_ln864_62 = mul i14 %zext_ln1319_148, i14 27"   --->   Operation 791 'mul' 'mul_ln864_62' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 792 [1/1] (0.00ns)   --->   "%mult_V_22 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln864_62, i32 5, i32 13"   --->   Operation 792 'partselect' 'mult_V_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 793 [1/1] (1.46ns)   --->   "%mul_ln864_63 = mul i15 %zext_ln864_141, i15 42"   --->   Operation 793 'mul' 'mul_ln864_63' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 794 [1/1] (0.00ns)   --->   "%trunc_ln17_93 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %mul_ln864_63, i32 5, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 794 'partselect' 'trunc_ln17_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 795 [1/1] (0.00ns)   --->   "%zext_ln864_143 = zext i10 %trunc_ln17_93"   --->   Operation 795 'zext' 'zext_ln864_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 796 [1/1] (1.46ns)   --->   "%mul_ln864_64 = mul i14 %zext_ln1319_148, i14 29"   --->   Operation 796 'mul' 'mul_ln864_64' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 797 [1/1] (0.00ns)   --->   "%trunc_ln17_94 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln864_64, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 797 'partselect' 'trunc_ln17_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 798 [1/1] (0.00ns)   --->   "%zext_ln17_142 = zext i9 %trunc_ln17_94" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 798 'zext' 'zext_ln17_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 799 [1/1] (1.46ns)   --->   "%mul_ln864_65 = mul i14 %zext_ln1319_148, i14 22"   --->   Operation 799 'mul' 'mul_ln864_65' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 800 [1/1] (0.00ns)   --->   "%trunc_ln17_95 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln864_65, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 800 'partselect' 'trunc_ln17_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 801 [1/1] (0.00ns)   --->   "%zext_ln17_143 = zext i9 %trunc_ln17_95" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 801 'zext' 'zext_ln17_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 802 [1/1] (0.00ns)   --->   "%zext_ln864_144 = zext i9 %p_read_78"   --->   Operation 802 'zext' 'zext_ln864_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 803 [1/1] (0.00ns)   --->   "%zext_ln864_145 = zext i9 %p_read_78"   --->   Operation 803 'zext' 'zext_ln864_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 804 [1/1] (0.00ns)   --->   "%shl_ln864_75 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_78, i4 0"   --->   Operation 804 'bitconcatenate' 'shl_ln864_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 805 [1/1] (0.00ns)   --->   "%zext_ln864_146 = zext i13 %shl_ln864_75"   --->   Operation 805 'zext' 'zext_ln864_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 806 [1/1] (0.75ns)   --->   "%add_ln864_40 = add i14 %zext_ln864_146, i14 %zext_ln864_144"   --->   Operation 806 'add' 'add_ln864_40' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 807 [1/1] (0.00ns)   --->   "%trunc_ln17_96 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %add_ln864_40, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 807 'partselect' 'trunc_ln17_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 808 [1/1] (0.00ns)   --->   "%zext_ln17_144 = zext i9 %trunc_ln17_96" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 808 'zext' 'zext_ln17_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 809 [1/1] (0.00ns)   --->   "%shl_ln864_76 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_78, i1 0"   --->   Operation 809 'bitconcatenate' 'shl_ln864_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 810 [1/1] (0.00ns)   --->   "%zext_ln864_147 = zext i10 %shl_ln864_76"   --->   Operation 810 'zext' 'zext_ln864_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 811 [1/1] (0.75ns)   --->   "%sub_ln864_37 = sub i14 %zext_ln864_146, i14 %zext_ln864_147"   --->   Operation 811 'sub' 'sub_ln864_37' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 812 [1/1] (0.00ns)   --->   "%trunc_ln864_191 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %sub_ln864_37, i32 5, i32 13"   --->   Operation 812 'partselect' 'trunc_ln864_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 813 [1/1] (0.00ns)   --->   "%sext_ln17_37 = sext i9 %trunc_ln864_191" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 813 'sext' 'sext_ln17_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 814 [1/1] (0.00ns)   --->   "%zext_ln17_145 = zext i11 %sext_ln17_37" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 814 'zext' 'zext_ln17_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 815 [1/1] (0.00ns)   --->   "%zext_ln1319_150 = zext i9 %p_read_78"   --->   Operation 815 'zext' 'zext_ln1319_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 816 [1/1] (0.00ns)   --->   "%zext_ln1319_151 = zext i9 %p_read_78"   --->   Operation 816 'zext' 'zext_ln1319_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 817 [1/1] (0.00ns)   --->   "%zext_ln1319_152 = zext i9 %p_read_78"   --->   Operation 817 'zext' 'zext_ln1319_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 818 [1/1] (1.46ns)   --->   "%r_V_156 = mul i16 %zext_ln1319_152, i16 65501"   --->   Operation 818 'mul' 'r_V_156' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 819 [1/1] (0.00ns)   --->   "%trunc_ln864_192 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_156, i32 5, i32 15"   --->   Operation 819 'partselect' 'trunc_ln864_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 820 [1/1] (0.00ns)   --->   "%sext_ln1319_73 = sext i11 %trunc_ln864_192"   --->   Operation 820 'sext' 'sext_ln1319_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 821 [1/1] (1.46ns)   --->   "%r_V_157 = mul i15 %zext_ln1319_151, i15 32749"   --->   Operation 821 'mul' 'r_V_157' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 822 [1/1] (0.00ns)   --->   "%trunc_ln864_193 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_157, i32 5, i32 14"   --->   Operation 822 'partselect' 'trunc_ln864_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 823 [1/1] (0.00ns)   --->   "%sext_ln864_79 = sext i10 %trunc_ln864_193"   --->   Operation 823 'sext' 'sext_ln864_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 824 [1/1] (1.46ns)   --->   "%mul_ln864_66 = mul i14 %zext_ln864_144, i14 19"   --->   Operation 824 'mul' 'mul_ln864_66' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 825 [1/1] (0.00ns)   --->   "%trunc_ln17_97 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln864_66, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 825 'partselect' 'trunc_ln17_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 826 [1/1] (0.00ns)   --->   "%zext_ln17_146 = zext i9 %trunc_ln17_97" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 826 'zext' 'zext_ln17_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 827 [1/1] (0.75ns)   --->   "%add_ln864_41 = add i14 %zext_ln864_146, i14 %zext_ln864_147"   --->   Operation 827 'add' 'add_ln864_41' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 828 [1/1] (0.00ns)   --->   "%trunc_ln17_98 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %add_ln864_41, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 828 'partselect' 'trunc_ln17_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 829 [1/1] (0.00ns)   --->   "%zext_ln17_147 = zext i9 %trunc_ln17_98" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 829 'zext' 'zext_ln17_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 830 [1/1] (0.75ns)   --->   "%r_V_158 = sub i14 %zext_ln864_144, i14 %zext_ln864_146"   --->   Operation 830 'sub' 'r_V_158' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 831 [1/1] (0.00ns)   --->   "%trunc_ln864_194 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_158, i32 5, i32 13"   --->   Operation 831 'partselect' 'trunc_ln864_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 832 [1/1] (0.00ns)   --->   "%sext_ln864_80 = sext i9 %trunc_ln864_194"   --->   Operation 832 'sext' 'sext_ln864_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 833 [1/1] (0.75ns)   --->   "%sub_ln864_38 = sub i14 %zext_ln864_146, i14 %zext_ln864_144"   --->   Operation 833 'sub' 'sub_ln864_38' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 834 [1/1] (0.00ns)   --->   "%trunc_ln864_195 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %sub_ln864_38, i32 5, i32 13"   --->   Operation 834 'partselect' 'trunc_ln864_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 835 [1/1] (1.46ns)   --->   "%mul_ln864_67 = mul i13 %zext_ln864_145, i13 13"   --->   Operation 835 'mul' 'mul_ln864_67' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 836 [1/1] (0.00ns)   --->   "%trunc_ln17_99 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %mul_ln864_67, i32 5, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 836 'partselect' 'trunc_ln17_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 837 [1/1] (0.00ns)   --->   "%zext_ln17_148 = zext i8 %trunc_ln17_99" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 837 'zext' 'zext_ln17_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 838 [1/1] (1.46ns)   --->   "%mul_ln864_68 = mul i14 %zext_ln864_144, i14 23"   --->   Operation 838 'mul' 'mul_ln864_68' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 839 [1/1] (0.00ns)   --->   "%trunc_ln17_100 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln864_68, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 839 'partselect' 'trunc_ln17_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 840 [1/1] (0.00ns)   --->   "%zext_ln17_149 = zext i9 %trunc_ln17_100" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 840 'zext' 'zext_ln17_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 841 [1/1] (1.46ns)   --->   "%r_V_159 = mul i17 %zext_ln1319_150, i17 131003"   --->   Operation 841 'mul' 'r_V_159' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 842 [1/1] (0.00ns)   --->   "%trunc_ln864_196 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_159, i32 5, i32 16"   --->   Operation 842 'partselect' 'trunc_ln864_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 843 [1/1] (0.00ns)   --->   "%sext_ln70_18 = sext i12 %trunc_ln864_196" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 843 'sext' 'sext_ln70_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 844 [1/1] (0.00ns)   --->   "%zext_ln1319_153 = zext i9 %p_read_77"   --->   Operation 844 'zext' 'zext_ln1319_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 845 [1/1] (0.00ns)   --->   "%zext_ln1319_154 = zext i9 %p_read_77"   --->   Operation 845 'zext' 'zext_ln1319_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 846 [1/1] (0.00ns)   --->   "%zext_ln1319_155 = zext i9 %p_read_77"   --->   Operation 846 'zext' 'zext_ln1319_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 847 [1/1] (0.00ns)   --->   "%shl_ln1319_70 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_77, i4 0"   --->   Operation 847 'bitconcatenate' 'shl_ln1319_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 848 [1/1] (0.00ns)   --->   "%zext_ln1319_156 = zext i13 %shl_ln1319_70"   --->   Operation 848 'zext' 'zext_ln1319_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 849 [1/1] (0.00ns)   --->   "%shl_ln1319_71 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_77, i2 0"   --->   Operation 849 'bitconcatenate' 'shl_ln1319_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 850 [1/1] (0.00ns)   --->   "%zext_ln1319_157 = zext i11 %shl_ln1319_71"   --->   Operation 850 'zext' 'zext_ln1319_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 851 [1/1] (0.00ns)   --->   "%zext_ln1319_158 = zext i11 %shl_ln1319_71"   --->   Operation 851 'zext' 'zext_ln1319_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 852 [1/1] (0.75ns)   --->   "%r_V_160 = sub i14 %zext_ln1319_158, i14 %zext_ln1319_156"   --->   Operation 852 'sub' 'r_V_160' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 853 [1/1] (0.00ns)   --->   "%trunc_ln864_197 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_160, i32 5, i32 13"   --->   Operation 853 'partselect' 'trunc_ln864_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 854 [1/1] (0.00ns)   --->   "%sext_ln17_38 = sext i9 %trunc_ln864_197" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 854 'sext' 'sext_ln17_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 855 [1/1] (0.00ns)   --->   "%sext_ln864_82 = sext i9 %trunc_ln864_197"   --->   Operation 855 'sext' 'sext_ln864_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 856 [1/1] (0.00ns)   --->   "%shl_ln864_77 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_77, i5 0"   --->   Operation 856 'bitconcatenate' 'shl_ln864_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 857 [1/1] (0.00ns)   --->   "%zext_ln864_148 = zext i14 %shl_ln864_77"   --->   Operation 857 'zext' 'zext_ln864_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 858 [1/1] (0.76ns)   --->   "%sub_ln864_39 = sub i15 %zext_ln864_148, i15 %zext_ln1319_157"   --->   Operation 858 'sub' 'sub_ln864_39' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 859 [1/1] (0.00ns)   --->   "%trunc_ln864_198 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %sub_ln864_39, i32 5, i32 14"   --->   Operation 859 'partselect' 'trunc_ln864_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 860 [1/1] (0.00ns)   --->   "%sext_ln17_39 = sext i10 %trunc_ln864_198" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 860 'sext' 'sext_ln17_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 861 [1/1] (0.00ns)   --->   "%zext_ln17_150 = zext i11 %sext_ln17_39" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 861 'zext' 'zext_ln17_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 862 [1/1] (0.76ns)   --->   "%r_V_161 = sub i15 0, i15 %zext_ln864_148"   --->   Operation 862 'sub' 'r_V_161' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 863 [1/1] (0.00ns)   --->   "%trunc_ln864_199 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_161, i32 5, i32 14"   --->   Operation 863 'partselect' 'trunc_ln864_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 864 [1/1] (0.00ns)   --->   "%sext_ln864_83 = sext i10 %trunc_ln864_199"   --->   Operation 864 'sext' 'sext_ln864_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 865 [1/1] (0.76ns)   --->   "%sub_ln864_40 = sub i15 %zext_ln864_148, i15 %zext_ln1319_153"   --->   Operation 865 'sub' 'sub_ln864_40' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 866 [1/1] (0.00ns)   --->   "%trunc_ln864_200 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %sub_ln864_40, i32 5, i32 14"   --->   Operation 866 'partselect' 'trunc_ln864_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 867 [1/1] (0.00ns)   --->   "%sext_ln17_40 = sext i10 %trunc_ln864_200" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 867 'sext' 'sext_ln17_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 868 [1/1] (0.00ns)   --->   "%zext_ln17_151 = zext i11 %sext_ln17_40" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 868 'zext' 'zext_ln17_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 869 [1/1] (0.00ns)   --->   "%shl_ln864_78 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_77, i1 0"   --->   Operation 869 'bitconcatenate' 'shl_ln864_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 870 [1/1] (0.00ns)   --->   "%zext_ln864_149 = zext i10 %shl_ln864_78"   --->   Operation 870 'zext' 'zext_ln864_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 871 [1/1] (0.75ns)   --->   "%add_ln864_42 = add i14 %zext_ln1319_156, i14 %zext_ln864_149"   --->   Operation 871 'add' 'add_ln864_42' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 872 [1/1] (0.00ns)   --->   "%trunc_ln17_101 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %add_ln864_42, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 872 'partselect' 'trunc_ln17_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 873 [1/1] (0.00ns)   --->   "%zext_ln17_152 = zext i9 %trunc_ln17_101" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 873 'zext' 'zext_ln17_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 874 [1/1] (1.46ns)   --->   "%mul_ln864_69 = mul i14 %zext_ln1319_154, i14 23"   --->   Operation 874 'mul' 'mul_ln864_69' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 875 [1/1] (0.00ns)   --->   "%trunc_ln17_102 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln864_69, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 875 'partselect' 'trunc_ln17_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 876 [1/1] (0.00ns)   --->   "%zext_ln17_153 = zext i9 %trunc_ln17_102" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 876 'zext' 'zext_ln17_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 877 [1/1] (0.76ns)   --->   "%r_V_162 = sub i15 %zext_ln1319_157, i15 %zext_ln864_148"   --->   Operation 877 'sub' 'r_V_162' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 878 [1/1] (0.00ns)   --->   "%trunc_ln864_201 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_162, i32 5, i32 14"   --->   Operation 878 'partselect' 'trunc_ln864_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 879 [1/1] (0.00ns)   --->   "%sext_ln864_84 = sext i10 %trunc_ln864_201"   --->   Operation 879 'sext' 'sext_ln864_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 880 [1/1] (1.46ns)   --->   "%mul_ln864_70 = mul i13 %zext_ln1319_155, i13 13"   --->   Operation 880 'mul' 'mul_ln864_70' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 881 [1/1] (0.00ns)   --->   "%trunc_ln17_103 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %mul_ln864_70, i32 5, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 881 'partselect' 'trunc_ln17_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 882 [1/1] (0.00ns)   --->   "%zext_ln17_154 = zext i8 %trunc_ln17_103" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 882 'zext' 'zext_ln17_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 883 [1/1] (1.46ns)   --->   "%r_V_163 = mul i15 %zext_ln1319_153, i15 32747"   --->   Operation 883 'mul' 'r_V_163' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 884 [1/1] (0.00ns)   --->   "%trunc_ln864_202 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_163, i32 5, i32 14"   --->   Operation 884 'partselect' 'trunc_ln864_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 885 [1/1] (0.00ns)   --->   "%sext_ln70_19 = sext i10 %trunc_ln864_202" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 885 'sext' 'sext_ln70_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 886 [1/1] (0.00ns)   --->   "%zext_ln1319_159 = zext i9 %p_read_76"   --->   Operation 886 'zext' 'zext_ln1319_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 887 [1/1] (0.00ns)   --->   "%zext_ln1319_160 = zext i9 %p_read_76"   --->   Operation 887 'zext' 'zext_ln1319_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 888 [1/1] (0.00ns)   --->   "%shl_ln1319_72 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_76, i4 0"   --->   Operation 888 'bitconcatenate' 'shl_ln1319_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 889 [1/1] (0.00ns)   --->   "%zext_ln1319_161 = zext i13 %shl_ln1319_72"   --->   Operation 889 'zext' 'zext_ln1319_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 890 [1/1] (0.75ns)   --->   "%r_V_164 = sub i14 0, i14 %zext_ln1319_161"   --->   Operation 890 'sub' 'r_V_164' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 891 [1/1] (0.00ns)   --->   "%sext_ln1316_2 = sext i14 %r_V_164"   --->   Operation 891 'sext' 'sext_ln1316_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 892 [1/1] (0.00ns)   --->   "%trunc_ln864_203 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_164, i32 5, i32 13"   --->   Operation 892 'partselect' 'trunc_ln864_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 893 [1/1] (0.00ns)   --->   "%sext_ln864_85 = sext i9 %trunc_ln864_203"   --->   Operation 893 'sext' 'sext_ln864_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 894 [1/1] (0.00ns)   --->   "%zext_ln864_150 = zext i9 %p_read_76"   --->   Operation 894 'zext' 'zext_ln864_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 895 [1/1] (1.46ns)   --->   "%mul_ln864_71 = mul i14 %zext_ln864_150, i14 25"   --->   Operation 895 'mul' 'mul_ln864_71' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 896 [1/1] (0.00ns)   --->   "%trunc_ln17_104 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln864_71, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 896 'partselect' 'trunc_ln17_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 897 [1/1] (0.00ns)   --->   "%zext_ln17_155 = zext i9 %trunc_ln17_104" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 897 'zext' 'zext_ln17_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 898 [1/1] (1.46ns)   --->   "%mul_ln864_72 = mul i14 %zext_ln864_150, i14 21"   --->   Operation 898 'mul' 'mul_ln864_72' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 899 [1/1] (0.00ns)   --->   "%mult_V_23 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln864_72, i32 5, i32 13"   --->   Operation 899 'partselect' 'mult_V_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 900 [1/1] (0.00ns)   --->   "%mult_V_24 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %p_read_76, i32 2, i32 8"   --->   Operation 900 'partselect' 'mult_V_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 901 [1/1] (0.00ns)   --->   "%zext_ln1319_162 = zext i7 %mult_V_24"   --->   Operation 901 'zext' 'zext_ln1319_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 902 [1/1] (0.76ns)   --->   "%r_V_165 = sub i15 %sext_ln1316_2, i15 %zext_ln1319_159"   --->   Operation 902 'sub' 'r_V_165' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 903 [1/1] (0.00ns)   --->   "%trunc_ln864_204 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_165, i32 5, i32 14"   --->   Operation 903 'partselect' 'trunc_ln864_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 904 [1/1] (0.00ns)   --->   "%sext_ln864_86 = sext i10 %trunc_ln864_204"   --->   Operation 904 'sext' 'sext_ln864_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 905 [1/1] (1.46ns)   --->   "%mul_ln864_73 = mul i13 %zext_ln1319_160, i13 11"   --->   Operation 905 'mul' 'mul_ln864_73' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 906 [1/1] (0.00ns)   --->   "%mult_V_25 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %mul_ln864_73, i32 5, i32 12"   --->   Operation 906 'partselect' 'mult_V_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 907 [1/1] (0.00ns)   --->   "%zext_ln1319_163 = zext i8 %mult_V_25"   --->   Operation 907 'zext' 'zext_ln1319_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 908 [1/1] (1.46ns)   --->   "%r_V_166 = mul i15 %zext_ln1319_159, i15 32741"   --->   Operation 908 'mul' 'r_V_166' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 909 [1/1] (0.00ns)   --->   "%trunc_ln864_205 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_166, i32 5, i32 14"   --->   Operation 909 'partselect' 'trunc_ln864_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 910 [1/1] (0.00ns)   --->   "%sext_ln864_87 = sext i10 %trunc_ln864_205"   --->   Operation 910 'sext' 'sext_ln864_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 911 [1/1] (1.46ns)   --->   "%mul_ln864_74 = mul i14 %zext_ln864_150, i14 23"   --->   Operation 911 'mul' 'mul_ln864_74' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 912 [1/1] (0.00ns)   --->   "%mult_V_20 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln864_74, i32 5, i32 13"   --->   Operation 912 'partselect' 'mult_V_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 913 [1/1] (0.00ns)   --->   "%zext_ln17_156 = zext i9 %mult_V_20" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 913 'zext' 'zext_ln17_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 914 [1/1] (1.46ns)   --->   "%r_V_167 = mul i15 %zext_ln1319_159, i15 32743"   --->   Operation 914 'mul' 'r_V_167' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 915 [1/1] (0.00ns)   --->   "%trunc_ln864_206 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_167, i32 5, i32 14"   --->   Operation 915 'partselect' 'trunc_ln864_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 916 [1/1] (0.00ns)   --->   "%sext_ln1319_74 = sext i10 %trunc_ln864_206"   --->   Operation 916 'sext' 'sext_ln1319_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 917 [1/1] (0.00ns)   --->   "%shl_ln1319_73 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read_76, i3 0"   --->   Operation 917 'bitconcatenate' 'shl_ln1319_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 918 [1/1] (0.00ns)   --->   "%zext_ln1319_164 = zext i12 %shl_ln1319_73"   --->   Operation 918 'zext' 'zext_ln1319_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 919 [1/1] (0.00ns)   --->   "%shl_ln1319_74 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_76, i1 0"   --->   Operation 919 'bitconcatenate' 'shl_ln1319_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 920 [1/1] (0.00ns)   --->   "%zext_ln1319_165 = zext i10 %shl_ln1319_74"   --->   Operation 920 'zext' 'zext_ln1319_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 921 [1/1] (0.74ns)   --->   "%r_V_168 = sub i13 %zext_ln1319_165, i13 %zext_ln1319_164"   --->   Operation 921 'sub' 'r_V_168' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 922 [1/1] (0.00ns)   --->   "%trunc_ln864_207 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %r_V_168, i32 5, i32 12"   --->   Operation 922 'partselect' 'trunc_ln864_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 923 [1/1] (0.00ns)   --->   "%sext_ln70_20 = sext i8 %trunc_ln864_207" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 923 'sext' 'sext_ln70_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 924 [1/1] (0.00ns)   --->   "%zext_ln1319_166 = zext i9 %p_read_75"   --->   Operation 924 'zext' 'zext_ln1319_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 925 [1/1] (0.00ns)   --->   "%zext_ln1319_167 = zext i9 %p_read_75"   --->   Operation 925 'zext' 'zext_ln1319_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 926 [1/1] (0.00ns)   --->   "%shl_ln1319_75 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read_75, i3 0"   --->   Operation 926 'bitconcatenate' 'shl_ln1319_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 927 [1/1] (0.00ns)   --->   "%zext_ln1319_168 = zext i12 %shl_ln1319_75"   --->   Operation 927 'zext' 'zext_ln1319_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 928 [1/1] (0.74ns)   --->   "%sub_ln1319_101 = sub i13 0, i13 %zext_ln1319_168"   --->   Operation 928 'sub' 'sub_ln1319_101' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 929 [1/1] (0.00ns)   --->   "%sext_ln1319_25 = sext i13 %sub_ln1319_101"   --->   Operation 929 'sext' 'sext_ln1319_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 930 [1/1] (0.00ns)   --->   "%shl_ln1319_76 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_75, i1 0"   --->   Operation 930 'bitconcatenate' 'shl_ln1319_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 931 [1/1] (0.00ns)   --->   "%zext_ln1319_169 = zext i10 %shl_ln1319_76"   --->   Operation 931 'zext' 'zext_ln1319_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 932 [1/1] (0.75ns)   --->   "%r_V_169 = sub i14 %sext_ln1319_25, i14 %zext_ln1319_169"   --->   Operation 932 'sub' 'r_V_169' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 933 [1/1] (0.00ns)   --->   "%trunc_ln864_208 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_169, i32 5, i32 13"   --->   Operation 933 'partselect' 'trunc_ln864_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 934 [1/1] (0.00ns)   --->   "%sext_ln864_88 = sext i9 %trunc_ln864_208"   --->   Operation 934 'sext' 'sext_ln864_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 935 [1/1] (0.00ns)   --->   "%zext_ln864_152 = zext i9 %p_read_75"   --->   Operation 935 'zext' 'zext_ln864_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 936 [1/1] (1.46ns)   --->   "%mul_ln864_75 = mul i14 %zext_ln864_152, i14 19"   --->   Operation 936 'mul' 'mul_ln864_75' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 937 [1/1] (0.00ns)   --->   "%trunc_ln17_105 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln864_75, i32 5, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 937 'partselect' 'trunc_ln17_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 938 [1/1] (0.00ns)   --->   "%zext_ln17_157 = zext i9 %trunc_ln17_105" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 938 'zext' 'zext_ln17_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 939 [1/1] (0.00ns)   --->   "%shl_ln864_79 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %p_read_75, i4 0"   --->   Operation 939 'bitconcatenate' 'shl_ln864_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 940 [1/1] (0.00ns)   --->   "%zext_ln864_153 = zext i13 %shl_ln864_79"   --->   Operation 940 'zext' 'zext_ln864_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 941 [1/1] (0.00ns)   --->   "%shl_ln864_80 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_75, i2 0"   --->   Operation 941 'bitconcatenate' 'shl_ln864_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 942 [1/1] (0.00ns)   --->   "%zext_ln864_154 = zext i11 %shl_ln864_80"   --->   Operation 942 'zext' 'zext_ln864_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 943 [1/1] (0.75ns)   --->   "%sub_ln864_41 = sub i14 %zext_ln864_153, i14 %zext_ln864_154"   --->   Operation 943 'sub' 'sub_ln864_41' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 944 [1/1] (0.00ns)   --->   "%trunc_ln864_209 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %sub_ln864_41, i32 5, i32 13"   --->   Operation 944 'partselect' 'trunc_ln864_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 945 [1/1] (1.46ns)   --->   "%mul_ln864_76 = mul i14 %zext_ln864_152, i14 26"   --->   Operation 945 'mul' 'mul_ln864_76' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 946 [1/1] (0.00ns)   --->   "%mult_V_26 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln864_76, i32 5, i32 13"   --->   Operation 946 'partselect' 'mult_V_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 947 [1/1] (0.00ns)   --->   "%zext_ln17_159 = zext i9 %mult_V_26" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 947 'zext' 'zext_ln17_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 948 [1/1] (0.75ns)   --->   "%add_ln864_43 = add i14 %zext_ln864_153, i14 %zext_ln1319_169"   --->   Operation 948 'add' 'add_ln864_43' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 949 [1/1] (0.00ns)   --->   "%mult_V_27 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %add_ln864_43, i32 5, i32 13"   --->   Operation 949 'partselect' 'mult_V_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 950 [1/1] (0.00ns)   --->   "%zext_ln17_160 = zext i9 %mult_V_27" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 950 'zext' 'zext_ln17_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 951 [1/1] (0.00ns)   --->   "%zext_ln1319_170 = zext i11 %shl_ln864_80"   --->   Operation 951 'zext' 'zext_ln1319_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 952 [1/1] (0.73ns)   --->   "%r_V_170 = sub i12 %zext_ln1319_167, i12 %zext_ln1319_170"   --->   Operation 952 'sub' 'r_V_170' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 953 [1/1] (0.00ns)   --->   "%trunc_ln864_210 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %r_V_170, i32 5, i32 11"   --->   Operation 953 'partselect' 'trunc_ln864_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 954 [1/1] (0.00ns)   --->   "%sext_ln1319_75 = sext i7 %trunc_ln864_210"   --->   Operation 954 'sext' 'sext_ln1319_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 955 [1/1] (0.75ns)   --->   "%r_V_172 = sub i14 0, i14 %zext_ln864_153"   --->   Operation 955 'sub' 'r_V_172' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 956 [1/1] (0.00ns)   --->   "%sext_ln1319_26 = sext i14 %r_V_172"   --->   Operation 956 'sext' 'sext_ln1319_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 957 [1/1] (0.76ns)   --->   "%r_V_171 = sub i15 %sext_ln1319_26, i15 %zext_ln1319_166"   --->   Operation 957 'sub' 'r_V_171' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 958 [1/1] (0.00ns)   --->   "%trunc_ln864_211 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_171, i32 5, i32 14"   --->   Operation 958 'partselect' 'trunc_ln864_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 959 [1/1] (0.00ns)   --->   "%trunc_ln864_212 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %r_V_172, i32 5, i32 13"   --->   Operation 959 'partselect' 'trunc_ln864_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 960 [1/1] (0.00ns)   --->   "%sext_ln70_21 = sext i9 %trunc_ln864_212" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 960 'sext' 'sext_ln70_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 961 [1/1] (0.00ns)   --->   "%zext_ln864_156 = zext i9 %p_read_74"   --->   Operation 961 'zext' 'zext_ln864_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 962 [1/1] (0.00ns)   --->   "%zext_ln864_157 = zext i9 %p_read_74"   --->   Operation 962 'zext' 'zext_ln864_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 963 [1/1] (0.00ns)   --->   "%shl_ln864_81 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %p_read_74, i5 0"   --->   Operation 963 'bitconcatenate' 'shl_ln864_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 964 [1/1] (0.00ns)   --->   "%zext_ln864_158 = zext i14 %shl_ln864_81"   --->   Operation 964 'zext' 'zext_ln864_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 965 [1/1] (0.00ns)   --->   "%shl_ln864_82 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %p_read_74, i3 0"   --->   Operation 965 'bitconcatenate' 'shl_ln864_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 966 [1/1] (0.00ns)   --->   "%zext_ln864_159 = zext i12 %shl_ln864_82"   --->   Operation 966 'zext' 'zext_ln864_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 967 [1/1] (0.76ns)   --->   "%sub_ln864_42 = sub i15 %zext_ln864_158, i15 %zext_ln864_159"   --->   Operation 967 'sub' 'sub_ln864_42' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 968 [1/1] (0.00ns)   --->   "%trunc_ln864_213 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %sub_ln864_42, i32 5, i32 14"   --->   Operation 968 'partselect' 'trunc_ln864_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 969 [1/1] (0.00ns)   --->   "%zext_ln1319_172 = zext i9 %p_read_74"   --->   Operation 969 'zext' 'zext_ln1319_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 970 [1/1] (0.76ns)   --->   "%r_V_173 = sub i15 %zext_ln864_159, i15 %zext_ln864_158"   --->   Operation 970 'sub' 'r_V_173' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 971 [1/1] (0.00ns)   --->   "%trunc_ln864_214 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_173, i32 5, i32 14"   --->   Operation 971 'partselect' 'trunc_ln864_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 972 [1/1] (0.00ns)   --->   "%shl_ln1319_77 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %p_read_74, i6 0"   --->   Operation 972 'bitconcatenate' 'shl_ln1319_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 973 [1/1] (0.00ns)   --->   "%zext_ln1319_173 = zext i15 %shl_ln1319_77"   --->   Operation 973 'zext' 'zext_ln1319_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 974 [1/1] (0.00ns)   --->   "%shl_ln1319_78 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_74, i1 0"   --->   Operation 974 'bitconcatenate' 'shl_ln1319_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 975 [1/1] (0.00ns)   --->   "%zext_ln1319_174 = zext i10 %shl_ln1319_78"   --->   Operation 975 'zext' 'zext_ln1319_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 976 [1/1] (0.77ns)   --->   "%r_V_174 = sub i16 %zext_ln1319_174, i16 %zext_ln1319_173"   --->   Operation 976 'sub' 'r_V_174' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 977 [1/1] (0.00ns)   --->   "%trunc_ln864_215 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_174, i32 5, i32 15"   --->   Operation 977 'partselect' 'trunc_ln864_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 978 [1/1] (0.00ns)   --->   "%sext_ln1319_78 = sext i11 %trunc_ln864_215"   --->   Operation 978 'sext' 'sext_ln1319_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 979 [1/1] (1.46ns)   --->   "%r_V_175 = mul i16 %zext_ln1319_172, i16 65495"   --->   Operation 979 'mul' 'r_V_175' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 980 [1/1] (0.00ns)   --->   "%trunc_ln864_216 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_175, i32 5, i32 15"   --->   Operation 980 'partselect' 'trunc_ln864_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 981 [1/1] (0.00ns)   --->   "%sext_ln17_42 = sext i11 %trunc_ln864_216" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 981 'sext' 'sext_ln17_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 982 [1/1] (0.76ns)   --->   "%add_ln864_44 = add i15 %zext_ln864_158, i15 %zext_ln864_157"   --->   Operation 982 'add' 'add_ln864_44' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 983 [1/1] (0.00ns)   --->   "%trunc_ln17_106 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %add_ln864_44, i32 5, i32 14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 983 'partselect' 'trunc_ln17_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 984 [1/1] (0.00ns)   --->   "%zext_ln864_160 = zext i10 %trunc_ln17_106"   --->   Operation 984 'zext' 'zext_ln864_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 985 [1/1] (0.00ns)   --->   "%zext_ln864_161 = zext i10 %shl_ln1319_78"   --->   Operation 985 'zext' 'zext_ln864_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 986 [1/1] (0.76ns)   --->   "%add_ln864_45 = add i15 %zext_ln864_158, i15 %zext_ln864_161"   --->   Operation 986 'add' 'add_ln864_45' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 987 [1/1] (0.00ns)   --->   "%mult_V_28 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %add_ln864_45, i32 5, i32 14"   --->   Operation 987 'partselect' 'mult_V_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 988 [1/1] (0.72ns)   --->   "%add_ln859 = add i10 %zext_ln17_75, i10 %trunc_ln17_56"   --->   Operation 988 'add' 'add_ln859' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 989 [1/1] (0.73ns)   --->   "%add_ln859_150 = add i12 %zext_ln17_98, i12 %zext_ln17_131"   --->   Operation 989 'add' 'add_ln859_150' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 990 [1/1] (0.73ns)   --->   "%add_ln859_153 = add i12 %sext_ln864_43, i12 %sext_ln1319_58"   --->   Operation 990 'add' 'add_ln859_153' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 991 [1/1] (0.71ns)   --->   "%add_ln859_155 = add i10 %sext_ln864_76, i10 80"   --->   Operation 991 'add' 'add_ln859_155' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 992 [1/1] (0.00ns)   --->   "%sext_ln859_89 = sext i10 %add_ln859_155"   --->   Operation 992 'sext' 'sext_ln859_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 993 [1/1] (0.73ns)   --->   "%add_ln859_156 = add i12 %sext_ln859_89, i12 %sext_ln1319_68"   --->   Operation 993 'add' 'add_ln859_156' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 994 [1/1] (0.71ns)   --->   "%add_ln859_159 = add i10 %zext_ln17_78, i10 %zext_ln17_101"   --->   Operation 994 'add' 'add_ln859_159' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 995 [1/1] (0.73ns)   --->   "%add_ln859_161 = add i12 %zext_ln17_129, i12 %zext_ln17_136"   --->   Operation 995 'add' 'add_ln859_161' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 996 [1/1] (0.71ns)   --->   "%add_ln859_164 = add i10 %sext_ln1319_48, i10 %sext_ln864_47"   --->   Operation 996 'add' 'add_ln859_164' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 997 [1/1] (0.71ns)   --->   "%add_ln859_166 = add i10 %sext_ln1319_63, i10 96"   --->   Operation 997 'add' 'add_ln859_166' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 998 [1/1] (0.00ns)   --->   "%sext_ln859_95 = sext i10 %add_ln859_166"   --->   Operation 998 'sext' 'sext_ln859_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 999 [1/1] (0.72ns)   --->   "%add_ln859_167 = add i11 %sext_ln859_95, i11 %sext_ln864_57"   --->   Operation 999 'add' 'add_ln859_167' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1000 [1/1] (0.70ns)   --->   "%add_ln859_171 = add i9 %zext_ln17_134, i9 %zext_ln864_139"   --->   Operation 1000 'add' 'add_ln859_171' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1001 [1/1] (0.72ns)   --->   "%add_ln859_174 = add i11 %sext_ln864_53, i11 %sext_ln1319_60"   --->   Operation 1001 'add' 'add_ln859_174' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1002 [1/1] (0.71ns)   --->   "%add_ln859_176 = add i10 %zext_ln864_68, i10 128"   --->   Operation 1002 'add' 'add_ln859_176' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1003 [1/1] (0.00ns)   --->   "%zext_ln859_54 = zext i10 %add_ln859_176"   --->   Operation 1003 'zext' 'zext_ln859_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1004 [1/1] (0.72ns)   --->   "%add_ln859_177 = add i12 %zext_ln859_54, i12 %sext_ln864_67"   --->   Operation 1004 'add' 'add_ln859_177' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1005 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_180 = add i13 %zext_ln1319_135, i13 %sext_ln864_35"   --->   Operation 1005 'add' 'add_ln859_180' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1006 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln859_181 = add i13 %add_ln859_180, i13 %zext_ln864_97"   --->   Operation 1006 'add' 'add_ln859_181' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1007 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_182 = add i11 %sext_ln864_79, i11 176"   --->   Operation 1007 'add' 'add_ln859_182' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1008 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln859_183 = add i11 %add_ln859_182, i11 %sext_ln1319_51"   --->   Operation 1008 'add' 'add_ln859_183' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1009 [1/1] (0.72ns)   --->   "%add_ln859_185 = add i10 %trunc_ln3, i10 %zext_ln17_83"   --->   Operation 1009 'add' 'add_ln859_185' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1010 [1/1] (0.73ns)   --->   "%add_ln859_186 = add i12 %zext_ln17_91, i12 %zext_ln17_102"   --->   Operation 1010 'add' 'add_ln859_186' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1011 [1/1] (0.73ns)   --->   "%add_ln859_189 = add i12 %zext_ln17_131, i12 %zext_ln17_138"   --->   Operation 1011 'add' 'add_ln859_189' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1012 [1/1] (0.00ns)   --->   "%zext_ln859_48 = zext i12 %add_ln859_189"   --->   Operation 1012 'zext' 'zext_ln859_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1013 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_190 = add i13 %zext_ln859_48, i13 %zext_ln17_106"   --->   Operation 1013 'add' 'add_ln859_190' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1014 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_191 = add i12 %zext_ln17_150, i12 48"   --->   Operation 1014 'add' 'add_ln859_191' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1015 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln859_192 = add i12 %add_ln859_191, i12 %zext_ln17_144"   --->   Operation 1015 'add' 'add_ln859_192' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1016 [1/1] (0.00ns)   --->   "%zext_ln859_49 = zext i12 %add_ln859_192"   --->   Operation 1016 'zext' 'zext_ln859_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1017 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln859_193 = add i13 %zext_ln859_49, i13 %add_ln859_190"   --->   Operation 1017 'add' 'add_ln859_193' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1018 [1/1] (0.71ns)   --->   "%add_ln859_195 = add i10 %zext_ln17_84, i10 %zext_ln17_92"   --->   Operation 1018 'add' 'add_ln859_195' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1019 [1/1] (0.73ns)   --->   "%add_ln859_196 = add i12 %zext_ln17_132, i12 %zext_ln17_151"   --->   Operation 1019 'add' 'add_ln859_196' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1020 [1/1] (0.73ns)   --->   "%add_ln859_199 = add i12 %sext_ln864_31, i12 %sext_ln864_61"   --->   Operation 1020 'add' 'add_ln859_199' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1021 [1/1] (0.71ns)   --->   "%add_ln859_200 = add i10 %zext_ln1319_112, i10 160"   --->   Operation 1021 'add' 'add_ln859_200' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1022 [1/1] (0.00ns)   --->   "%zext_ln859_56 = zext i10 %add_ln859_200"   --->   Operation 1022 'zext' 'zext_ln859_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1023 [1/1] (0.72ns)   --->   "%add_ln859_201 = add i11 %zext_ln859_56, i11 %sext_ln864_78"   --->   Operation 1023 'add' 'add_ln859_201' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1024 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_204 = add i12 %zext_ln17_90, i12 %zext_ln17_108"   --->   Operation 1024 'add' 'add_ln859_204' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1025 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln859_205 = add i12 %add_ln859_204, i12 %zext_ln17_79"   --->   Operation 1025 'add' 'add_ln859_205' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1026 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_206 = add i12 %zext_ln864_143, i12 %sext_ln1319_56"   --->   Operation 1026 'add' 'add_ln859_206' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1027 [1/1] (0.72ns)   --->   "%add_ln859_207 = add i11 %sext_ln864_84, i11 80"   --->   Operation 1027 'add' 'add_ln859_207' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1028 [1/1] (0.00ns)   --->   "%sext_ln859_110 = sext i11 %add_ln859_207"   --->   Operation 1028 'sext' 'sext_ln859_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1029 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln859_208 = add i12 %sext_ln859_110, i12 %add_ln859_206"   --->   Operation 1029 'add' 'add_ln859_208' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1030 [1/1] (0.71ns)   --->   "%add_ln859_210 = add i10 %zext_ln17_88, i10 %zext_ln17_101"   --->   Operation 1030 'add' 'add_ln859_210' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1031 [1/1] (0.73ns)   --->   "%add_ln859_211 = add i12 %zext_ln17_118, i12 %zext_ln17_143"   --->   Operation 1031 'add' 'add_ln859_211' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1032 [1/1] (0.72ns)   --->   "%add_ln859_214 = add i11 %sext_ln70_11, i11 %sext_ln1319_43"   --->   Operation 1032 'add' 'add_ln859_214' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1033 [1/1] (0.72ns)   --->   "%add_ln859_215 = add i11 %sext_ln70_15, i11 %sext_ln70_19"   --->   Operation 1033 'add' 'add_ln859_215' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1034 [1/1] (0.73ns)   --->   "%add_ln859_219 = add i12 %zext_ln17_96, i12 %zext_ln17_111"   --->   Operation 1034 'add' 'add_ln859_219' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1035 [1/1] (0.73ns)   --->   "%add_ln859_220 = add i12 %sext_ln864, i12 %sext_ln864_52"   --->   Operation 1035 'add' 'add_ln859_220' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1036 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_223 = add i12 %sext_ln864_72, i12 %sext_ln864_75"   --->   Operation 1036 'add' 'add_ln859_223' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1037 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln859_224 = add i12 %add_ln859_223, i12 %sext_ln864_55"   --->   Operation 1037 'add' 'add_ln859_224' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1038 [1/1] (0.71ns)   --->   "%add_ln859_225 = add i10 %sext_ln864_85, i10 1008"   --->   Operation 1038 'add' 'add_ln859_225' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1039 [1/1] (0.00ns)   --->   "%sext_ln859_121 = sext i10 %add_ln859_225"   --->   Operation 1039 'sext' 'sext_ln859_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1040 [1/1] (0.72ns)   --->   "%add_ln859_226 = add i11 %sext_ln859_121, i11 %sext_ln864_82"   --->   Operation 1040 'add' 'add_ln859_226' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1041 [1/1] (0.71ns)   --->   "%add_ln859_229 = add i9 %zext_ln17_86, i9 %trunc_ln17_64"   --->   Operation 1041 'add' 'add_ln859_229' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1042 [1/1] (0.73ns)   --->   "%add_ln859_230 = add i12 %zext_ln17_135, i12 %zext_ln17_147"   --->   Operation 1042 'add' 'add_ln859_230' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1043 [1/1] (0.71ns)   --->   "%add_ln859_233 = add i10 %zext_ln1319_162, i10 %sext_ln1319_55"   --->   Operation 1043 'add' 'add_ln859_233' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1044 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_238 = add i12 %zext_ln17_82, i12 %zext_ln17_90"   --->   Operation 1044 'add' 'add_ln859_238' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1045 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln859_239 = add i12 %add_ln859_238, i12 %zext_ln17_77"   --->   Operation 1045 'add' 'add_ln859_239' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1046 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_240 = add i11 %zext_ln17_120, i11 %trunc_ln17_86"   --->   Operation 1046 'add' 'add_ln859_240' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1047 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln859_241 = add i11 %add_ln859_240, i11 %zext_ln17_104"   --->   Operation 1047 'add' 'add_ln859_241' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1048 [1/1] (0.74ns)   --->   "%add_ln859_243 = add i13 %sext_ln864_36, i13 %sext_ln1319_52"   --->   Operation 1048 'add' 'add_ln859_243' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1049 [1/1] (0.72ns)   --->   "%add_ln859_245 = add i11 %sext_ln864_86, i11 16"   --->   Operation 1049 'add' 'add_ln859_245' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1050 [1/1] (0.73ns)   --->   "%add_ln859_249 = add i12 %zext_ln17_87, i12 %zext_ln17_123"   --->   Operation 1050 'add' 'add_ln859_249' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1051 [1/1] (0.73ns)   --->   "%add_ln859_251 = add i12 %zext_ln17_141, i12 %zext_ln17_148"   --->   Operation 1051 'add' 'add_ln859_251' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1052 [1/1] (0.72ns)   --->   "%add_ln859_252 = add i11 %zext_ln1319_163, i11 %sext_ln864_39"   --->   Operation 1052 'add' 'add_ln859_252' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1053 [1/1] (0.72ns)   --->   "%add_ln859_255 = add i11 %sext_ln1319_47, i11 %sext_ln864_46"   --->   Operation 1053 'add' 'add_ln859_255' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1054 [1/1] (0.72ns)   --->   "%add_ln859_256 = add i11 %sext_ln1319_53, i11 %sext_ln864_51"   --->   Operation 1054 'add' 'add_ln859_256' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1055 [1/1] (0.72ns)   --->   "%add_ln859_258 = add i11 %sext_ln864_64, i11 %sext_ln864_70"   --->   Operation 1055 'add' 'add_ln859_258' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1056 [1/1] (0.72ns)   --->   "%add_ln859_259 = add i11 %sext_ln864_71, i11 1984"   --->   Operation 1056 'add' 'add_ln859_259' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1057 [1/1] (0.71ns)   --->   "%add_ln859_263 = add i9 %trunc_ln17_65, i9 %zext_ln17_94"   --->   Operation 1057 'add' 'add_ln859_263' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1058 [1/1] (0.00ns)   --->   "%zext_ln859_68 = zext i9 %add_ln859_263"   --->   Operation 1058 'zext' 'zext_ln859_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1059 [1/1] (0.72ns)   --->   "%add_ln859_264 = add i11 %zext_ln859_68, i11 %zext_ln17_74"   --->   Operation 1059 'add' 'add_ln859_264' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1060 [1/1] (0.72ns)   --->   "%add_ln859_265 = add i10 %zext_ln17_125, i10 %trunc_ln17_89"   --->   Operation 1060 'add' 'add_ln859_265' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1061 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_268 = add i12 %sext_ln70, i12 %sext_ln1319_57"   --->   Operation 1061 'add' 'add_ln859_268' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1062 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln859_269 = add i12 %add_ln859_268, i12 %zext_ln17_133"   --->   Operation 1062 'add' 'add_ln859_269' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1063 [1/1] (0.72ns)   --->   "%add_ln859_270 = add i11 %sext_ln1319_74, i11 1920"   --->   Operation 1063 'add' 'add_ln859_270' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1064 [1/1] (0.71ns)   --->   "%add_ln859_274 = add i10 %zext_ln17_81, i10 %zext_ln17_95"   --->   Operation 1064 'add' 'add_ln859_274' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1065 [1/1] (0.72ns)   --->   "%add_ln859_275 = add i11 %zext_ln17_137, i11 %sext_ln70_12"   --->   Operation 1065 'add' 'add_ln859_275' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1066 [1/1] (0.72ns)   --->   "%add_ln859_278 = add i11 %sext_ln864_42, i11 %sext_ln70_13"   --->   Operation 1066 'add' 'add_ln859_278' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1067 [1/1] (0.71ns)   --->   "%add_ln859_279 = add i9 %sext_ln70_20, i9 144"   --->   Operation 1067 'add' 'add_ln859_279' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1068 [1/1] (0.00ns)   --->   "%zext_ln859_75 = zext i9 %add_ln859_279"   --->   Operation 1068 'zext' 'zext_ln859_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1069 [1/1] (0.72ns)   --->   "%add_ln859_280 = add i11 %zext_ln859_75, i11 %sext_ln17_23"   --->   Operation 1069 'add' 'add_ln859_280' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1070 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_283 = add i10 %zext_ln17_113, i10 %zext_ln17_116"   --->   Operation 1070 'add' 'add_ln859_283' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1071 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln859_284 = add i10 %add_ln859_283, i10 %zext_ln17_66"   --->   Operation 1071 'add' 'add_ln859_284' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1072 [1/1] (0.71ns)   --->   "%add_ln859_285 = add i10 %sext_ln1319_45, i10 %sext_ln1319_50"   --->   Operation 1072 'add' 'add_ln859_285' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1073 [1/1] (0.71ns)   --->   "%add_ln859_288 = add i10 %sext_ln1319_59, i10 %sext_ln1319_66"   --->   Operation 1073 'add' 'add_ln859_288' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1074 [1/1] (0.71ns)   --->   "%add_ln859_290 = add i10 %zext_ln17_127, i10 64"   --->   Operation 1074 'add' 'add_ln859_290' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1075 [1/1] (0.00ns)   --->   "%zext_ln859_80 = zext i10 %add_ln859_290"   --->   Operation 1075 'zext' 'zext_ln859_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1076 [1/1] (0.72ns)   --->   "%add_ln859_291 = add i11 %zext_ln859_80, i11 %sext_ln864_88"   --->   Operation 1076 'add' 'add_ln859_291' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1077 [1/1] (0.71ns)   --->   "%add_ln859_295 = add i10 %zext_ln17_85, i10 %zext_ln17_103"   --->   Operation 1077 'add' 'add_ln859_295' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1078 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_298 = add i10 %zext_ln17_152, i10 %zext_ln17_157"   --->   Operation 1078 'add' 'add_ln859_298' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1079 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln859_299 = add i10 %add_ln859_298, i10 %zext_ln17_146"   --->   Operation 1079 'add' 'add_ln859_299' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1080 [1/1] (0.71ns)   --->   "%add_ln859_300 = add i10 %sext_ln1319_54, i10 112"   --->   Operation 1080 'add' 'add_ln859_300' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1081 [1/1] (0.00ns)   --->   "%sext_ln859_162 = sext i10 %add_ln859_300"   --->   Operation 1081 'sext' 'sext_ln859_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1082 [1/1] (0.72ns)   --->   "%add_ln859_301 = add i11 %sext_ln859_162, i11 %sext_ln1319_46"   --->   Operation 1082 'add' 'add_ln859_301' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1083 [1/1] (0.72ns)   --->   "%add_ln859_304 = add i11 %zext_ln17_160, i11 %sext_ln1319_42"   --->   Operation 1083 'add' 'add_ln859_304' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1084 [1/1] (0.71ns)   --->   "%add_ln859_306 = add i10 %sext_ln864_38, i10 %sext_ln864_41"   --->   Operation 1084 'add' 'add_ln859_306' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1085 [1/1] (0.00ns)   --->   "%sext_ln859_167 = sext i10 %add_ln859_306"   --->   Operation 1085 'sext' 'sext_ln859_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1086 [1/1] (0.72ns)   --->   "%add_ln859_307 = add i11 %sext_ln859_167, i11 %sext_ln1319_44"   --->   Operation 1086 'add' 'add_ln859_307' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1087 [1/1] (0.72ns)   --->   "%add_ln859_309 = add i11 %sext_ln1316_4, i11 %sext_ln864_66"   --->   Operation 1087 'add' 'add_ln859_309' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1088 [1/1] (0.71ns)   --->   "%add_ln859_311 = add i10 %sext_ln17_38, i10 960"   --->   Operation 1088 'add' 'add_ln859_311' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1089 [1/1] (0.00ns)   --->   "%sext_ln859_172 = sext i10 %add_ln859_311"   --->   Operation 1089 'sext' 'sext_ln859_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1090 [1/1] (0.72ns)   --->   "%add_ln859_312 = add i11 %sext_ln859_172, i11 %sext_ln864_80"   --->   Operation 1090 'add' 'add_ln859_312' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1091 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_315 = add i10 %zext_ln17_80, i10 %zext_ln17_84"   --->   Operation 1091 'add' 'add_ln859_315' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1092 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln859_316 = add i10 %add_ln859_315, i10 %zext_ln17_70"   --->   Operation 1092 'add' 'add_ln859_316' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1093 [1/1] (0.73ns)   --->   "%add_ln859_317 = add i12 %zext_ln17_121, i12 %zext_ln17_143"   --->   Operation 1093 'add' 'add_ln859_317' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1094 [1/1] (0.72ns)   --->   "%add_ln859_318 = add i11 %zext_ln17_156, i11 %sext_ln864_51"   --->   Operation 1094 'add' 'add_ln859_318' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1095 [1/1] (0.71ns)   --->   "%add_ln859_321 = add i10 %sext_ln864_63, i10 %sext_ln1319_66"   --->   Operation 1095 'add' 'add_ln859_321' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1096 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_324 = add i13 %sext_ln864_74, i13 %sext_ln70_18"   --->   Operation 1096 'add' 'add_ln859_324' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1097 [1/1] (0.71ns)   --->   "%add_ln859_325 = add i10 %sext_ln70_21, i10 96"   --->   Operation 1097 'add' 'add_ln859_325' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1098 [1/1] (0.00ns)   --->   "%sext_ln859_181 = sext i10 %add_ln859_325"   --->   Operation 1098 'sext' 'sext_ln859_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1099 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln859_326 = add i13 %sext_ln859_181, i13 %add_ln859_324"   --->   Operation 1099 'add' 'add_ln859_326' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1100 [1/1] (0.73ns)   --->   "%add_ln859_329 = add i12 %zext_ln17_115, i12 %zext_ln17_145"   --->   Operation 1100 'add' 'add_ln859_329' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1101 [1/1] (0.00ns)   --->   "%zext_ln859_83 = zext i12 %add_ln859_329"   --->   Operation 1101 'zext' 'zext_ln859_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1102 [1/1] (0.74ns)   --->   "%add_ln859_330 = add i13 %zext_ln859_83, i13 %zext_ln17_97"   --->   Operation 1102 'add' 'add_ln859_330' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1103 [1/1] (0.74ns)   --->   "%add_ln859_331 = add i13 %sext_ln864_32, i13 %sext_ln864_34"   --->   Operation 1103 'add' 'add_ln859_331' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1104 [1/1] (0.72ns)   --->   "%add_ln859_334 = add i11 %sext_ln864_56, i11 %sext_ln864_59"   --->   Operation 1104 'add' 'add_ln859_334' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1105 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_336 = add i12 %sext_ln1319_71, i12 3984"   --->   Operation 1105 'add' 'add_ln859_336' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1106 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln859_337 = add i12 %add_ln859_336, i12 %sext_ln1319_67"   --->   Operation 1106 'add' 'add_ln859_337' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1107 [1/1] (0.72ns)   --->   "%add_ln859_340 = add i10 %trunc_ln17_47, i10 %zext_ln17_107"   --->   Operation 1107 'add' 'add_ln859_340' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1108 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_342 = add i10 %zext_ln17_130, i10 %zext_ln17_155"   --->   Operation 1108 'add' 'add_ln859_342' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1109 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln859_343 = add i10 %add_ln859_342, i10 %zext_ln17_112"   --->   Operation 1109 'add' 'add_ln859_343' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1110 [1/1] (0.73ns)   --->   "%add_ln859_345 = add i12 %sext_ln17_32, i12 %sext_ln1319_72"   --->   Operation 1110 'add' 'add_ln859_345' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1111 [1/1] (0.73ns)   --->   "%add_ln859_347 = add i12 %sext_ln1319_73, i12 %sext_ln864_83"   --->   Operation 1111 'add' 'add_ln859_347' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1112 [1/1] (0.72ns)   --->   "%add_ln859_352 = add i11 %zext_ln17_72, i11 %zext_ln17_93"   --->   Operation 1112 'add' 'add_ln859_352' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1113 [1/1] (0.73ns)   --->   "%add_ln859_355 = add i12 %sext_ln864_45, i12 %sext_ln864_50"   --->   Operation 1113 'add' 'add_ln859_355' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1114 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_356 = add i12 %sext_ln1319_78, i12 272"   --->   Operation 1114 'add' 'add_ln859_356' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1115 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln859_357 = add i12 %add_ln859_356, i12 %sext_ln1319_61"   --->   Operation 1115 'add' 'add_ln859_357' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1116 [1/1] (0.72ns)   --->   "%add_ln859_361 = add i11 %zext_ln17_100, i11 %zext_ln17_153"   --->   Operation 1116 'add' 'add_ln859_361' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1117 [1/1] (0.72ns)   --->   "%add_ln859_364 = add i11 %zext_ln17_159, i11 %sext_ln864_62"   --->   Operation 1117 'add' 'add_ln859_364' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1118 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_365 = add i12 %sext_ln17_42, i12 240"   --->   Operation 1118 'add' 'add_ln859_365' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1119 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln859_366 = add i12 %add_ln859_365, i12 %sext_ln864_65"   --->   Operation 1119 'add' 'add_ln859_366' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1120 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_369 = add i13 %sext_ln864_34, i13 %sext_ln1319_49"   --->   Operation 1120 'add' 'add_ln859_369' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1121 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln859_370 = add i13 %add_ln859_369, i13 %zext_ln17_124"   --->   Operation 1121 'add' 'add_ln859_370' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1122 [1/1] (0.72ns)   --->   "%add_ln859_371 = add i11 %sext_ln864_54, i11 %sext_ln17_23"   --->   Operation 1122 'add' 'add_ln859_371' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1123 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_374 = add i11 %sext_ln1319_62, i11 %sext_ln17_31"   --->   Operation 1123 'add' 'add_ln859_374' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1124 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln859_375 = add i11 %add_ln859_374, i11 %sext_ln864_60"   --->   Operation 1124 'add' 'add_ln859_375' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1125 [1/1] (0.00ns)   --->   "%sext_ln859_209 = sext i11 %add_ln859_375"   --->   Operation 1125 'sext' 'sext_ln859_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1126 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_376 = add i10 %zext_ln864_156, i10 160"   --->   Operation 1126 'add' 'add_ln859_376' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1127 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln859_377 = add i10 %add_ln859_376, i10 %sext_ln1319_75"   --->   Operation 1127 'add' 'add_ln859_377' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1128 [1/1] (0.00ns)   --->   "%zext_ln859_98 = zext i10 %add_ln859_377"   --->   Operation 1128 'zext' 'zext_ln859_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1129 [1/1] (0.73ns)   --->   "%add_ln859_378 = add i12 %zext_ln859_98, i12 %sext_ln859_209"   --->   Operation 1129 'add' 'add_ln859_378' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1130 [1/1] (0.71ns)   --->   "%add_ln859_380 = add i10 %zext_ln17_149, i10 %zext_ln17_154"   --->   Operation 1130 'add' 'add_ln859_380' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1131 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_382 = add i12 %zext_ln864_160, i12 %sext_ln864_58"   --->   Operation 1131 'add' 'add_ln859_382' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1132 [1/1] (0.71ns)   --->   "%add_ln859_383 = add i10 %sext_ln1319_64, i10 912"   --->   Operation 1132 'add' 'add_ln859_383' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1133 [1/1] (0.00ns)   --->   "%sext_ln859_212 = sext i10 %add_ln859_383"   --->   Operation 1133 'sext' 'sext_ln859_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1134 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln859_384 = add i12 %sext_ln859_212, i12 %add_ln859_382"   --->   Operation 1134 'add' 'add_ln859_384' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1135 [1/1] (0.71ns)   --->   "%add_ln859_386 = add i10 %zext_ln17_142, i10 %zext_ln17_154"   --->   Operation 1135 'add' 'add_ln859_386' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1136 [1/1] (0.73ns)   --->   "%add_ln859_388 = add i12 %sext_ln864_33, i12 %sext_ln864_44"   --->   Operation 1136 'add' 'add_ln859_388' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1137 [1/1] (0.72ns)   --->   "%add_ln859_391 = add i11 %sext_ln1319_65, i11 %sext_ln864_71"   --->   Operation 1137 'add' 'add_ln859_391' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1138 [1/1] (0.73ns)   --->   "%add_ln859_393 = add i12 %sext_ln70_17, i12 %sext_ln864_87"   --->   Operation 1138 'add' 'add_ln859_393' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.27>
ST_2 : Operation 1139 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 1139 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1140 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 250, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 1140 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1141 [1/1] (0.00ns)   --->   "%sext_ln864_30 = sext i11 %trunc_ln864_s"   --->   Operation 1141 'sext' 'sext_ln864_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1142 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i9 %trunc_ln17_s" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1142 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1143 [1/1] (0.00ns)   --->   "%zext_ln17_64 = zext i9 %trunc_ln17_s" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1143 'zext' 'zext_ln17_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1144 [1/1] (0.00ns)   --->   "%zext_ln17_65 = zext i9 %trunc_ln17_44" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1144 'zext' 'zext_ln17_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1145 [1/1] (0.00ns)   --->   "%zext_ln17_67 = zext i9 %trunc_ln17_46" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1145 'zext' 'zext_ln17_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1146 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i9 %trunc_ln864_89" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1146 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1147 [1/1] (0.00ns)   --->   "%zext_ln17_68 = zext i11 %sext_ln17" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1147 'zext' 'zext_ln17_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1148 [1/1] (0.00ns)   --->   "%zext_ln17_69 = zext i11 %sext_ln17" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1148 'zext' 'zext_ln17_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1149 [1/1] (0.00ns)   --->   "%zext_ln17_71 = zext i10 %trunc_ln17_48" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1149 'zext' 'zext_ln17_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1150 [1/1] (0.00ns)   --->   "%sext_ln17_14 = sext i10 %trunc_ln864_97" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1150 'sext' 'sext_ln17_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1151 [1/1] (0.00ns)   --->   "%zext_ln17_73 = zext i11 %sext_ln17_14" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1151 'zext' 'zext_ln17_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1152 [1/1] (0.00ns)   --->   "%sext_ln864_37 = sext i10 %trunc_ln864_98"   --->   Operation 1152 'sext' 'sext_ln864_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1153 [1/1] (0.00ns)   --->   "%sext_ln17_15 = sext i10 %trunc_ln864_99" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1153 'sext' 'sext_ln17_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1154 [1/1] (0.00ns)   --->   "%zext_ln17_76 = zext i11 %sext_ln17_15" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1154 'zext' 'zext_ln17_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1155 [1/1] (0.00ns)   --->   "%sext_ln864_40 = sext i10 %trunc_ln864_102"   --->   Operation 1155 'sext' 'sext_ln864_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1156 [1/1] (0.00ns)   --->   "%zext_ln864_84 = zext i7 %mult_V"   --->   Operation 1156 'zext' 'zext_ln864_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1157 [1/1] (0.00ns)   --->   "%zext_ln17_89 = zext i9 %trunc_ln17_63" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1157 'zext' 'zext_ln17_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1158 [1/1] (0.00ns)   --->   "%sext_ln864_48 = sext i10 %trunc_ln864_116"   --->   Operation 1158 'sext' 'sext_ln864_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1159 [1/1] (0.00ns)   --->   "%sext_ln864_49 = sext i10 %trunc_ln864_119"   --->   Operation 1159 'sext' 'sext_ln864_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1160 [1/1] (0.00ns)   --->   "%sext_ln17_18 = sext i9 %trunc_ln864_121" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1160 'sext' 'sext_ln17_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1161 [1/1] (0.00ns)   --->   "%zext_ln17_99 = zext i11 %sext_ln17_18" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1161 'zext' 'zext_ln17_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1162 [1/1] (0.00ns)   --->   "%sext_ln17_20 = sext i11 %trunc_ln864_132" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1162 'sext' 'sext_ln17_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1163 [1/1] (0.00ns)   --->   "%sext_ln17_21 = sext i9 %trunc_ln864_135" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1163 'sext' 'sext_ln17_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1164 [1/1] (0.00ns)   --->   "%zext_ln17_105 = zext i11 %sext_ln17_21" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1164 'zext' 'zext_ln17_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1165 [1/1] (0.00ns)   --->   "%sext_ln70_14 = sext i10 %trunc_ln864_136" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1165 'sext' 'sext_ln70_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1166 [1/1] (0.00ns)   --->   "%zext_ln17_109 = zext i9 %trunc_ln17_79" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1166 'zext' 'zext_ln17_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1167 [1/1] (0.00ns)   --->   "%sext_ln17_24 = sext i10 %trunc_ln864_144" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1167 'sext' 'sext_ln17_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1168 [1/1] (0.00ns)   --->   "%zext_ln17_110 = zext i11 %sext_ln17_24" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1168 'zext' 'zext_ln17_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1169 [1/1] (0.00ns)   --->   "%sext_ln1316_3 = sext i10 %trunc_ln864_148"   --->   Operation 1169 'sext' 'sext_ln1316_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1170 [1/1] (0.00ns)   --->   "%sext_ln17_26 = sext i9 %trunc_ln864_150" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1170 'sext' 'sext_ln17_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1171 [1/1] (0.00ns)   --->   "%zext_ln17_114 = zext i11 %sext_ln17_26" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1171 'zext' 'zext_ln17_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1172 [1/1] (0.00ns)   --->   "%zext_ln17_117 = zext i8 %mult_V_12" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1172 'zext' 'zext_ln17_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1173 [1/1] (0.00ns)   --->   "%sext_ln70_16 = sext i10 %trunc_ln864_161" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1173 'sext' 'sext_ln70_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1174 [1/1] (0.00ns)   --->   "%sext_ln17_28 = sext i10 %trunc_ln864_162" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1174 'sext' 'sext_ln17_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1175 [1/1] (0.00ns)   --->   "%zext_ln17_119 = zext i11 %sext_ln17_28" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1175 'zext' 'zext_ln17_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1176 [1/1] (0.00ns)   --->   "%zext_ln17_122 = zext i9 %trunc_ln17_85" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1176 'zext' 'zext_ln17_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1177 [1/1] (0.00ns)   --->   "%zext_ln17_126 = zext i10 %trunc_ln17_87" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1177 'zext' 'zext_ln17_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1178 [1/1] (0.00ns)   --->   "%zext_ln864_125 = zext i7 %mult_V_10"   --->   Operation 1178 'zext' 'zext_ln864_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1179 [1/1] (0.00ns)   --->   "%sext_ln864_68 = sext i11 %trunc_ln864_174"   --->   Operation 1179 'sext' 'sext_ln864_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1180 [1/1] (0.00ns)   --->   "%sext_ln864_69 = sext i10 %trunc_ln864_175"   --->   Operation 1180 'sext' 'sext_ln864_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1181 [1/1] (0.00ns)   --->   "%zext_ln864_137 = zext i11 %sext_ln864_69"   --->   Operation 1181 'zext' 'zext_ln864_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1182 [1/1] (0.00ns)   --->   "%sext_ln1319_70 = sext i11 %trunc_ln864_176"   --->   Operation 1182 'sext' 'sext_ln1319_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1183 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i10 %trunc_ln17_91" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1183 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1184 [1/1] (0.00ns)   --->   "%sext_ln864_73 = sext i9 %trunc_ln864_182"   --->   Operation 1184 'sext' 'sext_ln864_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1185 [1/1] (0.00ns)   --->   "%zext_ln17_139 = zext i10 %trunc_ln17_92" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1185 'zext' 'zext_ln17_139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1186 [1/1] (0.00ns)   --->   "%zext_ln17_140 = zext i9 %mult_V_19" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1186 'zext' 'zext_ln17_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1187 [1/1] (0.00ns)   --->   "%sext_ln864_77 = sext i10 %trunc_ln864_186"   --->   Operation 1187 'sext' 'sext_ln864_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1188 [1/1] (0.00ns)   --->   "%zext_ln1319_147 = zext i9 %mult_V_21"   --->   Operation 1188 'zext' 'zext_ln1319_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1189 [1/1] (0.00ns)   --->   "%zext_ln864_142 = zext i9 %mult_V_22"   --->   Operation 1189 'zext' 'zext_ln864_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1190 [1/1] (0.00ns)   --->   "%sext_ln864_81 = sext i9 %trunc_ln864_195"   --->   Operation 1190 'sext' 'sext_ln864_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1191 [1/1] (0.00ns)   --->   "%zext_ln864_151 = zext i11 %sext_ln864_81"   --->   Operation 1191 'zext' 'zext_ln864_151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1192 [1/1] (0.00ns)   --->   "%zext_ln864_155 = zext i9 %mult_V_23"   --->   Operation 1192 'zext' 'zext_ln864_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1193 [1/1] (0.00ns)   --->   "%sext_ln17_41 = sext i9 %trunc_ln864_209" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1193 'sext' 'sext_ln17_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1194 [1/1] (0.00ns)   --->   "%zext_ln17_158 = zext i11 %sext_ln17_41" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1194 'zext' 'zext_ln17_158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1195 [1/1] (0.00ns)   --->   "%sext_ln1316_5 = sext i10 %trunc_ln864_211"   --->   Operation 1195 'sext' 'sext_ln1316_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1196 [1/1] (0.00ns)   --->   "%sext_ln1319_76 = sext i10 %trunc_ln864_213"   --->   Operation 1196 'sext' 'sext_ln1319_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1197 [1/1] (0.00ns)   --->   "%zext_ln1319_171 = zext i11 %sext_ln1319_76"   --->   Operation 1197 'zext' 'zext_ln1319_171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1198 [1/1] (0.00ns)   --->   "%sext_ln1319_77 = sext i10 %trunc_ln864_214"   --->   Operation 1198 'sext' 'sext_ln1319_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1199 [1/1] (0.00ns)   --->   "%zext_ln17_161 = zext i10 %mult_V_28" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1199 'zext' 'zext_ln17_161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1200 [1/1] (0.00ns)   --->   "%zext_ln859 = zext i10 %add_ln859"   --->   Operation 1200 'zext' 'zext_ln859' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1201 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_151 = add i12 %add_ln859_150, i12 %zext_ln17_89"   --->   Operation 1201 'add' 'add_ln859_151' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1202 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln859_152 = add i12 %add_ln859_151, i12 %zext_ln859"   --->   Operation 1202 'add' 'add_ln859_152' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1203 [1/1] (0.00ns)   --->   "%zext_ln859_41 = zext i12 %add_ln859_152"   --->   Operation 1203 'zext' 'zext_ln859_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1204 [1/1] (0.00ns)   --->   "%sext_ln859 = sext i12 %add_ln859_153"   --->   Operation 1204 'sext' 'sext_ln859' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1205 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_154 = add i13 %sext_ln859, i13 %sext_ln864_30"   --->   Operation 1205 'add' 'add_ln859_154' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1206 [1/1] (0.00ns)   --->   "%sext_ln859_90 = sext i12 %add_ln859_156"   --->   Operation 1206 'sext' 'sext_ln859_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1207 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln859_157 = add i13 %sext_ln859_90, i13 %add_ln859_154"   --->   Operation 1207 'add' 'add_ln859_157' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1208 [1/1] (0.00ns)   --->   "%sext_ln859_91 = sext i13 %add_ln859_157"   --->   Operation 1208 'sext' 'sext_ln859_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1209 [1/1] (0.75ns)   --->   "%add_ln859_158 = add i14 %sext_ln859_91, i14 %zext_ln859_41"   --->   Operation 1209 'add' 'add_ln859_158' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1210 [1/1] (0.00ns)   --->   "%sext_ln859_92 = sext i14 %add_ln859_158"   --->   Operation 1210 'sext' 'sext_ln859_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1211 [1/1] (0.00ns)   --->   "%zext_ln859_38 = zext i10 %add_ln859_159"   --->   Operation 1211 'zext' 'zext_ln859_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1212 [1/1] (0.73ns)   --->   "%add_ln859_160 = add i12 %zext_ln859_38, i12 %zext_ln17_73"   --->   Operation 1212 'add' 'add_ln859_160' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1213 [1/1] (0.00ns)   --->   "%zext_ln859_39 = zext i12 %add_ln859_160"   --->   Operation 1213 'zext' 'zext_ln859_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1214 [1/1] (0.00ns)   --->   "%zext_ln859_40 = zext i12 %add_ln859_161"   --->   Operation 1214 'zext' 'zext_ln859_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1215 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_162 = add i13 %zext_ln859_40, i13 %zext_ln17_114"   --->   Operation 1215 'add' 'add_ln859_162' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1216 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln859_163 = add i13 %add_ln859_162, i13 %zext_ln859_39"   --->   Operation 1216 'add' 'add_ln859_163' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1217 [1/1] (0.00ns)   --->   "%zext_ln859_44 = zext i13 %add_ln859_163"   --->   Operation 1217 'zext' 'zext_ln859_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1218 [1/1] (0.00ns)   --->   "%sext_ln859_93 = sext i10 %add_ln859_164"   --->   Operation 1218 'sext' 'sext_ln859_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1219 [1/1] (0.72ns)   --->   "%add_ln859_165 = add i11 %sext_ln859_93, i11 %zext_ln1319_147"   --->   Operation 1219 'add' 'add_ln859_165' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1220 [1/1] (0.00ns)   --->   "%sext_ln859_94 = sext i11 %add_ln859_165"   --->   Operation 1220 'sext' 'sext_ln859_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1221 [1/1] (0.00ns)   --->   "%sext_ln859_96 = sext i11 %add_ln859_167"   --->   Operation 1221 'sext' 'sext_ln859_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1222 [1/1] (0.73ns)   --->   "%add_ln859_168 = add i12 %sext_ln859_96, i12 %sext_ln859_94"   --->   Operation 1222 'add' 'add_ln859_168' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1223 [1/1] (0.00ns)   --->   "%sext_ln859_97 = sext i12 %add_ln859_168"   --->   Operation 1223 'sext' 'sext_ln859_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1224 [1/1] (0.75ns)   --->   "%add_ln859_169 = add i15 %sext_ln859_97, i15 %zext_ln859_44"   --->   Operation 1224 'add' 'add_ln859_169' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1225 [1/1] (0.00ns)   --->   "%sext_ln859_98 = sext i15 %add_ln859_169"   --->   Operation 1225 'sext' 'sext_ln859_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1226 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_170 = add i12 %zext_ln17_117, i12 %zext_ln17_119"   --->   Operation 1226 'add' 'add_ln859_170' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1227 [1/1] (0.00ns)   --->   "%zext_ln859_42 = zext i9 %add_ln859_171"   --->   Operation 1227 'zext' 'zext_ln859_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1228 [1/1] (0.71ns)   --->   "%add_ln859_172 = add i10 %zext_ln859_42, i10 %zext_ln17_122"   --->   Operation 1228 'add' 'add_ln859_172' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1229 [1/1] (0.00ns)   --->   "%zext_ln859_43 = zext i10 %add_ln859_172"   --->   Operation 1229 'zext' 'zext_ln859_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1230 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln859_173 = add i12 %zext_ln859_43, i12 %add_ln859_170"   --->   Operation 1230 'add' 'add_ln859_173' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1231 [1/1] (0.00ns)   --->   "%zext_ln859_45 = zext i12 %add_ln859_173"   --->   Operation 1231 'zext' 'zext_ln859_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1232 [1/1] (0.00ns)   --->   "%sext_ln859_99 = sext i11 %add_ln859_174"   --->   Operation 1232 'sext' 'sext_ln859_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1233 [1/1] (0.73ns)   --->   "%add_ln859_175 = add i12 %sext_ln859_99, i12 %zext_ln864_142"   --->   Operation 1233 'add' 'add_ln859_175' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1234 [1/1] (0.00ns)   --->   "%sext_ln859_100 = sext i12 %add_ln859_175"   --->   Operation 1234 'sext' 'sext_ln859_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1235 [1/1] (0.00ns)   --->   "%sext_ln859_101 = sext i12 %add_ln859_177"   --->   Operation 1235 'sext' 'sext_ln859_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1236 [1/1] (0.74ns)   --->   "%add_ln859_178 = add i13 %sext_ln859_101, i13 %sext_ln859_100"   --->   Operation 1236 'add' 'add_ln859_178' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1237 [1/1] (0.00ns)   --->   "%sext_ln859_102 = sext i13 %add_ln859_178"   --->   Operation 1237 'sext' 'sext_ln859_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1238 [1/1] (0.75ns)   --->   "%add_ln859_179 = add i14 %sext_ln859_102, i14 %zext_ln859_45"   --->   Operation 1238 'add' 'add_ln859_179' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1239 [1/1] (0.00ns)   --->   "%sext_ln859_103 = sext i14 %add_ln859_179"   --->   Operation 1239 'sext' 'sext_ln859_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1240 [1/1] (0.00ns)   --->   "%sext_ln859_104 = sext i13 %add_ln859_181"   --->   Operation 1240 'sext' 'sext_ln859_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1241 [1/1] (0.00ns)   --->   "%sext_ln859_105 = sext i11 %add_ln859_183"   --->   Operation 1241 'sext' 'sext_ln859_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1242 [1/1] (0.75ns)   --->   "%add_ln859_184 = add i14 %sext_ln859_105, i14 %sext_ln859_104"   --->   Operation 1242 'add' 'add_ln859_184' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1243 [1/1] (0.00ns)   --->   "%sext_ln859_54 = sext i14 %add_ln859_184"   --->   Operation 1243 'sext' 'sext_ln859_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1244 [1/1] (0.00ns)   --->   "%zext_ln859_46 = zext i10 %add_ln859_185"   --->   Operation 1244 'zext' 'zext_ln859_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1245 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_187 = add i12 %add_ln859_186, i12 %zext_ln864_84"   --->   Operation 1245 'add' 'add_ln859_187' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1246 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln859_188 = add i12 %add_ln859_187, i12 %zext_ln859_46"   --->   Operation 1246 'add' 'add_ln859_188' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1247 [1/1] (0.00ns)   --->   "%zext_ln859_47 = zext i12 %add_ln859_188"   --->   Operation 1247 'zext' 'zext_ln859_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1248 [1/1] (0.00ns)   --->   "%zext_ln859_50 = zext i13 %add_ln859_193"   --->   Operation 1248 'zext' 'zext_ln859_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1249 [1/1] (0.75ns)   --->   "%add_ln859_194 = add i14 %zext_ln859_50, i14 %zext_ln859_47"   --->   Operation 1249 'add' 'add_ln859_194' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1250 [1/1] (0.00ns)   --->   "%zext_ln859_51 = zext i14 %add_ln859_194"   --->   Operation 1250 'zext' 'zext_ln859_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1251 [1/1] (0.00ns)   --->   "%zext_ln859_52 = zext i10 %add_ln859_195"   --->   Operation 1251 'zext' 'zext_ln859_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1252 [1/1] (0.00ns)   --->   "%zext_ln859_53 = zext i12 %add_ln859_196"   --->   Operation 1252 'zext' 'zext_ln859_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1253 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_197 = add i13 %zext_ln859_53, i13 %zext_ln17_99"   --->   Operation 1253 'add' 'add_ln859_197' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1254 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln859_198 = add i13 %add_ln859_197, i13 %zext_ln859_52"   --->   Operation 1254 'add' 'add_ln859_198' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1255 [1/1] (0.00ns)   --->   "%zext_ln859_55 = zext i13 %add_ln859_198"   --->   Operation 1255 'zext' 'zext_ln859_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1256 [1/1] (0.00ns)   --->   "%sext_ln859_106 = sext i12 %add_ln859_199"   --->   Operation 1256 'sext' 'sext_ln859_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1257 [1/1] (0.00ns)   --->   "%sext_ln859_107 = sext i11 %add_ln859_201"   --->   Operation 1257 'sext' 'sext_ln859_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1258 [1/1] (0.74ns)   --->   "%add_ln859_202 = add i13 %sext_ln859_107, i13 %sext_ln859_106"   --->   Operation 1258 'add' 'add_ln859_202' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1259 [1/1] (0.00ns)   --->   "%sext_ln859_108 = sext i13 %add_ln859_202"   --->   Operation 1259 'sext' 'sext_ln859_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1260 [1/1] (0.75ns)   --->   "%add_ln859_203 = add i15 %sext_ln859_108, i15 %zext_ln859_55"   --->   Operation 1260 'add' 'add_ln859_203' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1261 [1/1] (0.00ns)   --->   "%sext_ln859_109 = sext i15 %add_ln859_203"   --->   Operation 1261 'sext' 'sext_ln859_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1262 [1/1] (0.00ns)   --->   "%zext_ln859_58 = zext i12 %add_ln859_205"   --->   Operation 1262 'zext' 'zext_ln859_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1263 [1/1] (0.00ns)   --->   "%sext_ln859_111 = sext i12 %add_ln859_208"   --->   Operation 1263 'sext' 'sext_ln859_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1264 [1/1] (0.74ns)   --->   "%add_ln859_209 = add i14 %sext_ln859_111, i14 %zext_ln859_58"   --->   Operation 1264 'add' 'add_ln859_209' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1265 [1/1] (0.00ns)   --->   "%sext_ln859_57 = sext i14 %add_ln859_209"   --->   Operation 1265 'sext' 'sext_ln859_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1266 [1/1] (0.00ns)   --->   "%zext_ln859_57 = zext i10 %add_ln859_210"   --->   Operation 1266 'zext' 'zext_ln859_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1267 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_212 = add i12 %add_ln859_211, i12 %zext_ln17_109"   --->   Operation 1267 'add' 'add_ln859_212' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1268 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln859_213 = add i12 %add_ln859_212, i12 %zext_ln859_57"   --->   Operation 1268 'add' 'add_ln859_213' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1269 [1/1] (0.00ns)   --->   "%zext_ln859_59 = zext i12 %add_ln859_213"   --->   Operation 1269 'zext' 'zext_ln859_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1270 [1/1] (0.00ns)   --->   "%sext_ln859_112 = sext i11 %add_ln859_214"   --->   Operation 1270 'sext' 'sext_ln859_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1271 [1/1] (0.00ns)   --->   "%sext_ln859_113 = sext i11 %add_ln859_215"   --->   Operation 1271 'sext' 'sext_ln859_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1272 [1/1] (0.73ns)   --->   "%add_ln859_216 = add i12 %sext_ln859_113, i12 %sext_ln864_37"   --->   Operation 1272 'add' 'add_ln859_216' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1273 [1/1] (0.00ns)   --->   "%sext_ln859_114 = sext i12 %add_ln859_216"   --->   Operation 1273 'sext' 'sext_ln859_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1274 [1/1] (0.74ns)   --->   "%add_ln859_217 = add i13 %sext_ln859_114, i13 %sext_ln859_112"   --->   Operation 1274 'add' 'add_ln859_217' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1275 [1/1] (0.00ns)   --->   "%sext_ln859_115 = sext i13 %add_ln859_217"   --->   Operation 1275 'sext' 'sext_ln859_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1276 [1/1] (0.75ns)   --->   "%add_ln859_218 = add i14 %sext_ln859_115, i14 %zext_ln859_59"   --->   Operation 1276 'add' 'add_ln859_218' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1277 [1/1] (0.00ns)   --->   "%sext_ln859_117 = sext i14 %add_ln859_218"   --->   Operation 1277 'sext' 'sext_ln859_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1278 [1/1] (0.00ns)   --->   "%zext_ln859_61 = zext i12 %add_ln859_219"   --->   Operation 1278 'zext' 'zext_ln859_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1279 [1/1] (0.00ns)   --->   "%sext_ln859_118 = sext i12 %add_ln859_220"   --->   Operation 1279 'sext' 'sext_ln859_118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1280 [1/1] (0.74ns)   --->   "%add_ln859_221 = add i13 %sext_ln859_118, i13 %zext_ln864_137"   --->   Operation 1280 'add' 'add_ln859_221' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1281 [1/1] (0.00ns)   --->   "%sext_ln859_119 = sext i13 %add_ln859_221"   --->   Operation 1281 'sext' 'sext_ln859_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1282 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_222 = add i14 %sext_ln859_119, i14 %zext_ln859_61"   --->   Operation 1282 'add' 'add_ln859_222' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1283 [1/1] (0.00ns)   --->   "%sext_ln859_120 = sext i12 %add_ln859_224"   --->   Operation 1283 'sext' 'sext_ln859_120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1284 [1/1] (0.00ns)   --->   "%sext_ln859_122 = sext i11 %add_ln859_226"   --->   Operation 1284 'sext' 'sext_ln859_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1285 [1/1] (0.74ns)   --->   "%add_ln859_227 = add i13 %sext_ln859_122, i13 %sext_ln859_120"   --->   Operation 1285 'add' 'add_ln859_227' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1286 [1/1] (0.00ns)   --->   "%sext_ln859_123 = sext i13 %add_ln859_227"   --->   Operation 1286 'sext' 'sext_ln859_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1287 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln859_228 = add i14 %sext_ln859_123, i14 %add_ln859_222"   --->   Operation 1287 'add' 'add_ln859_228' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1288 [1/1] (0.00ns)   --->   "%sext_ln859_64 = sext i14 %add_ln859_228"   --->   Operation 1288 'sext' 'sext_ln859_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1289 [1/1] (0.00ns)   --->   "%zext_ln859_60 = zext i9 %add_ln859_229"   --->   Operation 1289 'zext' 'zext_ln859_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1290 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_231 = add i12 %add_ln859_230, i12 %zext_ln864_125"   --->   Operation 1290 'add' 'add_ln859_231' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1291 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln859_232 = add i12 %add_ln859_231, i12 %zext_ln859_60"   --->   Operation 1291 'add' 'add_ln859_232' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1292 [1/1] (0.00ns)   --->   "%zext_ln859_64 = zext i12 %add_ln859_232"   --->   Operation 1292 'zext' 'zext_ln859_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1293 [1/1] (0.00ns)   --->   "%sext_ln859_124 = sext i10 %add_ln859_233"   --->   Operation 1293 'sext' 'sext_ln859_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1294 [1/1] (0.73ns)   --->   "%add_ln859_234 = add i12 %sext_ln1319_70, i12 4048"   --->   Operation 1294 'add' 'add_ln859_234' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1295 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_235 = add i12 %add_ln859_234, i12 %sext_ln1316_3"   --->   Operation 1295 'add' 'add_ln859_235' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1296 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln859_236 = add i12 %add_ln859_235, i12 %sext_ln859_124"   --->   Operation 1296 'add' 'add_ln859_236' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1297 [1/1] (0.00ns)   --->   "%sext_ln859_125 = sext i12 %add_ln859_236"   --->   Operation 1297 'sext' 'sext_ln859_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1298 [1/1] (0.74ns)   --->   "%add_ln859_237 = add i14 %sext_ln859_125, i14 %zext_ln859_64"   --->   Operation 1298 'add' 'add_ln859_237' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1299 [1/1] (0.00ns)   --->   "%sext_ln859_67 = sext i14 %add_ln859_237"   --->   Operation 1299 'sext' 'sext_ln859_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1300 [1/1] (0.00ns)   --->   "%zext_ln859_62 = zext i12 %add_ln859_239"   --->   Operation 1300 'zext' 'zext_ln859_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1301 [1/1] (0.00ns)   --->   "%zext_ln859_63 = zext i11 %add_ln859_241"   --->   Operation 1301 'zext' 'zext_ln859_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1302 [1/1] (0.74ns)   --->   "%add_ln859_242 = add i13 %zext_ln859_63, i13 %zext_ln859_62"   --->   Operation 1302 'add' 'add_ln859_242' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1303 [1/1] (0.00ns)   --->   "%zext_ln859_66 = zext i13 %add_ln859_242"   --->   Operation 1303 'zext' 'zext_ln859_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1304 [1/1] (0.00ns)   --->   "%sext_ln859_126 = sext i13 %add_ln859_243"   --->   Operation 1304 'sext' 'sext_ln859_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1305 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_244 = add i14 %sext_ln859_126, i14 %zext_ln864_151"   --->   Operation 1305 'add' 'add_ln859_244' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1306 [1/1] (0.00ns)   --->   "%sext_ln859_127 = sext i11 %add_ln859_245"   --->   Operation 1306 'sext' 'sext_ln859_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1307 [1/1] (0.73ns)   --->   "%add_ln859_246 = add i12 %sext_ln859_127, i12 %sext_ln864_77"   --->   Operation 1307 'add' 'add_ln859_246' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1308 [1/1] (0.00ns)   --->   "%sext_ln859_128 = sext i12 %add_ln859_246"   --->   Operation 1308 'sext' 'sext_ln859_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1309 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln859_247 = add i14 %sext_ln859_128, i14 %add_ln859_244"   --->   Operation 1309 'add' 'add_ln859_247' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1310 [1/1] (0.00ns)   --->   "%sext_ln859_129 = sext i14 %add_ln859_247"   --->   Operation 1310 'sext' 'sext_ln859_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1311 [1/1] (0.76ns)   --->   "%add_ln859_248 = add i15 %sext_ln859_129, i15 %zext_ln859_66"   --->   Operation 1311 'add' 'add_ln859_248' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1312 [1/1] (0.00ns)   --->   "%sext_ln859_130 = sext i15 %add_ln859_248"   --->   Operation 1312 'sext' 'sext_ln859_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1313 [1/1] (0.00ns)   --->   "%zext_ln859_65 = zext i12 %add_ln859_249"   --->   Operation 1313 'zext' 'zext_ln859_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1314 [1/1] (0.74ns)   --->   "%add_ln859_250 = add i13 %zext_ln859_65, i13 %zext_ln17_69"   --->   Operation 1314 'add' 'add_ln859_250' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1315 [1/1] (0.00ns)   --->   "%zext_ln859_67 = zext i13 %add_ln859_250"   --->   Operation 1315 'zext' 'zext_ln859_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1316 [1/1] (0.00ns)   --->   "%zext_ln859_72 = zext i12 %add_ln859_251"   --->   Operation 1316 'zext' 'zext_ln859_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1317 [1/1] (0.00ns)   --->   "%sext_ln859_131 = sext i11 %add_ln859_252"   --->   Operation 1317 'sext' 'sext_ln859_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1318 [1/1] (0.74ns)   --->   "%add_ln859_253 = add i13 %sext_ln859_131, i13 %zext_ln859_72"   --->   Operation 1318 'add' 'add_ln859_253' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1319 [1/1] (0.00ns)   --->   "%sext_ln859_132 = sext i13 %add_ln859_253"   --->   Operation 1319 'sext' 'sext_ln859_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1320 [1/1] (0.75ns)   --->   "%add_ln859_254 = add i14 %sext_ln859_132, i14 %zext_ln859_67"   --->   Operation 1320 'add' 'add_ln859_254' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1321 [1/1] (0.00ns)   --->   "%sext_ln859_133 = sext i14 %add_ln859_254"   --->   Operation 1321 'sext' 'sext_ln859_133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1322 [1/1] (0.00ns)   --->   "%sext_ln859_134 = sext i11 %add_ln859_255"   --->   Operation 1322 'sext' 'sext_ln859_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1323 [1/1] (0.00ns)   --->   "%sext_ln859_135 = sext i11 %add_ln859_256"   --->   Operation 1323 'sext' 'sext_ln859_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1324 [1/1] (0.73ns)   --->   "%add_ln859_257 = add i12 %sext_ln859_135, i12 %sext_ln859_134"   --->   Operation 1324 'add' 'add_ln859_257' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1325 [1/1] (0.00ns)   --->   "%sext_ln859_136 = sext i12 %add_ln859_257"   --->   Operation 1325 'sext' 'sext_ln859_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1326 [1/1] (0.00ns)   --->   "%sext_ln859_137 = sext i11 %add_ln859_258"   --->   Operation 1326 'sext' 'sext_ln859_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1327 [1/1] (0.00ns)   --->   "%sext_ln859_138 = sext i11 %add_ln859_259"   --->   Operation 1327 'sext' 'sext_ln859_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1328 [1/1] (0.73ns)   --->   "%add_ln859_260 = add i12 %sext_ln859_138, i12 %sext_ln859_137"   --->   Operation 1328 'add' 'add_ln859_260' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1329 [1/1] (0.00ns)   --->   "%sext_ln859_139 = sext i12 %add_ln859_260"   --->   Operation 1329 'sext' 'sext_ln859_139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1330 [1/1] (0.74ns)   --->   "%add_ln859_261 = add i13 %sext_ln859_139, i13 %sext_ln859_136"   --->   Operation 1330 'add' 'add_ln859_261' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1331 [1/1] (0.00ns)   --->   "%sext_ln859_140 = sext i13 %add_ln859_261"   --->   Operation 1331 'sext' 'sext_ln859_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1332 [1/1] (0.76ns)   --->   "%add_ln859_262 = add i15 %sext_ln859_140, i15 %sext_ln859_133"   --->   Operation 1332 'add' 'add_ln859_262' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1333 [1/1] (0.00ns)   --->   "%sext_ln859_141 = sext i15 %add_ln859_262"   --->   Operation 1333 'sext' 'sext_ln859_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1334 [1/1] (0.00ns)   --->   "%zext_ln859_69 = zext i11 %add_ln859_264"   --->   Operation 1334 'zext' 'zext_ln859_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1335 [1/1] (0.00ns)   --->   "%zext_ln859_70 = zext i10 %add_ln859_265"   --->   Operation 1335 'zext' 'zext_ln859_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1336 [1/1] (0.73ns)   --->   "%add_ln859_266 = add i12 %zext_ln859_70, i12 %zext_ln17_110"   --->   Operation 1336 'add' 'add_ln859_266' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1337 [1/1] (0.00ns)   --->   "%zext_ln859_71 = zext i12 %add_ln859_266"   --->   Operation 1337 'zext' 'zext_ln859_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1338 [1/1] (0.74ns)   --->   "%add_ln859_267 = add i13 %zext_ln859_71, i13 %zext_ln859_69"   --->   Operation 1338 'add' 'add_ln859_267' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1339 [1/1] (0.00ns)   --->   "%zext_ln859_73 = zext i13 %add_ln859_267"   --->   Operation 1339 'zext' 'zext_ln859_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1340 [1/1] (0.00ns)   --->   "%sext_ln859_142 = sext i12 %add_ln859_269"   --->   Operation 1340 'sext' 'sext_ln859_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1341 [1/1] (0.00ns)   --->   "%sext_ln859_143 = sext i11 %add_ln859_270"   --->   Operation 1341 'sext' 'sext_ln859_143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1342 [1/1] (0.73ns)   --->   "%add_ln859_271 = add i12 %sext_ln859_143, i12 %sext_ln70_16"   --->   Operation 1342 'add' 'add_ln859_271' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1343 [1/1] (0.00ns)   --->   "%sext_ln859_144 = sext i12 %add_ln859_271"   --->   Operation 1343 'sext' 'sext_ln859_144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1344 [1/1] (0.74ns)   --->   "%add_ln859_272 = add i13 %sext_ln859_144, i13 %sext_ln859_142"   --->   Operation 1344 'add' 'add_ln859_272' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1345 [1/1] (0.00ns)   --->   "%sext_ln859_145 = sext i13 %add_ln859_272"   --->   Operation 1345 'sext' 'sext_ln859_145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1346 [1/1] (0.75ns)   --->   "%add_ln859_273 = add i14 %sext_ln859_145, i14 %zext_ln859_73"   --->   Operation 1346 'add' 'add_ln859_273' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1347 [1/1] (0.00ns)   --->   "%sext_ln859_146 = sext i14 %add_ln859_273"   --->   Operation 1347 'sext' 'sext_ln859_146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1348 [1/1] (0.00ns)   --->   "%zext_ln859_74 = zext i10 %add_ln859_274"   --->   Operation 1348 'zext' 'zext_ln859_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1349 [1/1] (0.00ns)   --->   "%sext_ln859_147 = sext i11 %add_ln859_275"   --->   Operation 1349 'sext' 'sext_ln859_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1350 [1/1] (0.73ns)   --->   "%add_ln859_276 = add i12 %sext_ln859_147, i12 %zext_ln70"   --->   Operation 1350 'add' 'add_ln859_276' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1351 [1/1] (0.00ns)   --->   "%sext_ln859_148 = sext i12 %add_ln859_276"   --->   Operation 1351 'sext' 'sext_ln859_148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1352 [1/1] (0.74ns)   --->   "%add_ln859_277 = add i13 %sext_ln859_148, i13 %zext_ln859_74"   --->   Operation 1352 'add' 'add_ln859_277' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1353 [1/1] (0.00ns)   --->   "%sext_ln859_149 = sext i13 %add_ln859_277"   --->   Operation 1353 'sext' 'sext_ln859_149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1354 [1/1] (0.00ns)   --->   "%sext_ln859_150 = sext i11 %add_ln859_278"   --->   Operation 1354 'sext' 'sext_ln859_150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1355 [1/1] (0.00ns)   --->   "%sext_ln859_151 = sext i11 %add_ln859_280"   --->   Operation 1355 'sext' 'sext_ln859_151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1356 [1/1] (0.73ns)   --->   "%add_ln859_281 = add i12 %sext_ln859_151, i12 %sext_ln859_150"   --->   Operation 1356 'add' 'add_ln859_281' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1357 [1/1] (0.00ns)   --->   "%sext_ln859_152 = sext i12 %add_ln859_281"   --->   Operation 1357 'sext' 'sext_ln859_152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1358 [1/1] (0.75ns)   --->   "%add_ln859_282 = add i14 %sext_ln859_152, i14 %sext_ln859_149"   --->   Operation 1358 'add' 'add_ln859_282' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1359 [1/1] (0.00ns)   --->   "%sext_ln859_153 = sext i14 %add_ln859_282"   --->   Operation 1359 'sext' 'sext_ln859_153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1360 [1/1] (0.00ns)   --->   "%zext_ln859_79 = zext i10 %add_ln859_284"   --->   Operation 1360 'zext' 'zext_ln859_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1361 [1/1] (0.00ns)   --->   "%sext_ln859_154 = sext i10 %add_ln859_285"   --->   Operation 1361 'sext' 'sext_ln859_154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1362 [1/1] (0.72ns)   --->   "%add_ln859_286 = add i11 %sext_ln859_154, i11 %zext_ln864_155"   --->   Operation 1362 'add' 'add_ln859_286' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1363 [1/1] (0.00ns)   --->   "%sext_ln859_155 = sext i11 %add_ln859_286"   --->   Operation 1363 'sext' 'sext_ln859_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1364 [1/1] (0.73ns)   --->   "%add_ln859_287 = add i12 %sext_ln859_155, i12 %zext_ln859_79"   --->   Operation 1364 'add' 'add_ln859_287' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1365 [1/1] (0.00ns)   --->   "%sext_ln859_156 = sext i12 %add_ln859_287"   --->   Operation 1365 'sext' 'sext_ln859_156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1366 [1/1] (0.00ns)   --->   "%sext_ln859_157 = sext i10 %add_ln859_288"   --->   Operation 1366 'sext' 'sext_ln859_157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1367 [1/1] (0.72ns)   --->   "%add_ln859_289 = add i11 %sext_ln859_157, i11 %sext_ln864_48"   --->   Operation 1367 'add' 'add_ln859_289' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1368 [1/1] (0.00ns)   --->   "%sext_ln859_158 = sext i11 %add_ln859_289"   --->   Operation 1368 'sext' 'sext_ln859_158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1369 [1/1] (0.00ns)   --->   "%sext_ln859_159 = sext i11 %add_ln859_291"   --->   Operation 1369 'sext' 'sext_ln859_159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1370 [1/1] (0.73ns)   --->   "%add_ln859_292 = add i12 %sext_ln859_159, i12 %sext_ln859_158"   --->   Operation 1370 'add' 'add_ln859_292' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1371 [1/1] (0.00ns)   --->   "%sext_ln859_160 = sext i12 %add_ln859_292"   --->   Operation 1371 'sext' 'sext_ln859_160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1372 [1/1] (0.74ns)   --->   "%add_ln859_293 = add i13 %sext_ln859_160, i13 %sext_ln859_156"   --->   Operation 1372 'add' 'add_ln859_293' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1373 [1/1] (0.00ns)   --->   "%sext_ln859_161 = sext i13 %add_ln859_293"   --->   Operation 1373 'sext' 'sext_ln859_161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1374 [1/1] (0.71ns)   --->   "%add_ln859_294 = add i10 %zext_ln17_64, i10 %zext_ln17_67"   --->   Operation 1374 'add' 'add_ln859_294' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1375 [1/1] (0.00ns)   --->   "%zext_ln859_76 = zext i10 %add_ln859_294"   --->   Operation 1375 'zext' 'zext_ln859_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1376 [1/1] (0.00ns)   --->   "%zext_ln859_77 = zext i10 %add_ln859_295"   --->   Operation 1376 'zext' 'zext_ln859_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1377 [1/1] (0.72ns)   --->   "%add_ln859_296 = add i11 %zext_ln859_77, i11 %zext_ln17_71"   --->   Operation 1377 'add' 'add_ln859_296' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1378 [1/1] (0.00ns)   --->   "%zext_ln859_78 = zext i11 %add_ln859_296"   --->   Operation 1378 'zext' 'zext_ln859_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1379 [1/1] (0.73ns)   --->   "%add_ln859_297 = add i12 %zext_ln859_78, i12 %zext_ln859_76"   --->   Operation 1379 'add' 'add_ln859_297' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1380 [1/1] (0.00ns)   --->   "%zext_ln859_82 = zext i12 %add_ln859_297"   --->   Operation 1380 'zext' 'zext_ln859_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1381 [1/1] (0.00ns)   --->   "%zext_ln859_87 = zext i10 %add_ln859_299"   --->   Operation 1381 'zext' 'zext_ln859_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1382 [1/1] (0.00ns)   --->   "%sext_ln859_163 = sext i11 %add_ln859_301"   --->   Operation 1382 'sext' 'sext_ln859_163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1383 [1/1] (0.73ns)   --->   "%add_ln859_302 = add i12 %sext_ln859_163, i12 %zext_ln859_87"   --->   Operation 1383 'add' 'add_ln859_302' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1384 [1/1] (0.00ns)   --->   "%sext_ln859_164 = sext i12 %add_ln859_302"   --->   Operation 1384 'sext' 'sext_ln859_164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1385 [1/1] (0.74ns)   --->   "%add_ln859_303 = add i14 %sext_ln859_164, i14 %zext_ln859_82"   --->   Operation 1385 'add' 'add_ln859_303' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1386 [1/1] (0.00ns)   --->   "%sext_ln859_86 = sext i14 %add_ln859_303"   --->   Operation 1386 'sext' 'sext_ln859_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1387 [1/1] (0.00ns)   --->   "%sext_ln859_165 = sext i11 %add_ln859_304"   --->   Operation 1387 'sext' 'sext_ln859_165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1388 [1/1] (0.73ns)   --->   "%add_ln859_305 = add i12 %sext_ln859_165, i12 %zext_ln17_140"   --->   Operation 1388 'add' 'add_ln859_305' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1389 [1/1] (0.00ns)   --->   "%sext_ln859_166 = sext i12 %add_ln859_305"   --->   Operation 1389 'sext' 'sext_ln859_166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1390 [1/1] (0.00ns)   --->   "%sext_ln859_168 = sext i11 %add_ln859_307"   --->   Operation 1390 'sext' 'sext_ln859_168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1391 [1/1] (0.74ns)   --->   "%add_ln859_308 = add i13 %sext_ln859_168, i13 %sext_ln859_166"   --->   Operation 1391 'add' 'add_ln859_308' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1392 [1/1] (0.00ns)   --->   "%sext_ln859_169 = sext i13 %add_ln859_308"   --->   Operation 1392 'sext' 'sext_ln859_169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1393 [1/1] (0.00ns)   --->   "%sext_ln859_170 = sext i11 %add_ln859_309"   --->   Operation 1393 'sext' 'sext_ln859_170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1394 [1/1] (0.73ns)   --->   "%add_ln859_310 = add i12 %sext_ln859_170, i12 %sext_ln1316_3"   --->   Operation 1394 'add' 'add_ln859_310' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1395 [1/1] (0.00ns)   --->   "%sext_ln859_171 = sext i12 %add_ln859_310"   --->   Operation 1395 'sext' 'sext_ln859_171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1396 [1/1] (0.00ns)   --->   "%sext_ln859_173 = sext i11 %add_ln859_312"   --->   Operation 1396 'sext' 'sext_ln859_173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1397 [1/1] (0.74ns)   --->   "%add_ln859_313 = add i13 %sext_ln859_173, i13 %sext_ln859_171"   --->   Operation 1397 'add' 'add_ln859_313' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1398 [1/1] (0.00ns)   --->   "%sext_ln859_174 = sext i13 %add_ln859_313"   --->   Operation 1398 'sext' 'sext_ln859_174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1399 [1/1] (0.75ns)   --->   "%add_ln859_314 = add i14 %sext_ln859_174, i14 %sext_ln859_169"   --->   Operation 1399 'add' 'add_ln859_314' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1400 [1/1] (0.00ns)   --->   "%sext_ln859_175 = sext i14 %add_ln859_314"   --->   Operation 1400 'sext' 'sext_ln859_175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1401 [1/1] (0.00ns)   --->   "%zext_ln859_81 = zext i10 %add_ln859_316"   --->   Operation 1401 'zext' 'zext_ln859_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1402 [1/1] (0.00ns)   --->   "%zext_ln859_89 = zext i12 %add_ln859_317"   --->   Operation 1402 'zext' 'zext_ln859_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1403 [1/1] (0.00ns)   --->   "%sext_ln859_176 = sext i11 %add_ln859_318"   --->   Operation 1403 'sext' 'sext_ln859_176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1404 [1/1] (0.74ns)   --->   "%add_ln859_319 = add i13 %sext_ln859_176, i13 %zext_ln859_89"   --->   Operation 1404 'add' 'add_ln859_319' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1405 [1/1] (0.00ns)   --->   "%sext_ln859_177 = sext i13 %add_ln859_319"   --->   Operation 1405 'sext' 'sext_ln859_177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1406 [1/1] (0.75ns)   --->   "%add_ln859_320 = add i14 %sext_ln859_177, i14 %zext_ln859_81"   --->   Operation 1406 'add' 'add_ln859_320' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1407 [1/1] (0.00ns)   --->   "%sext_ln859_178 = sext i14 %add_ln859_320"   --->   Operation 1407 'sext' 'sext_ln859_178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1408 [1/1] (0.00ns)   --->   "%sext_ln859_179 = sext i10 %add_ln859_321"   --->   Operation 1408 'sext' 'sext_ln859_179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1409 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_322 = add i12 %sext_ln864_68, i12 %sext_ln864_73"   --->   Operation 1409 'add' 'add_ln859_322' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1410 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln859_323 = add i12 %add_ln859_322, i12 %sext_ln859_179"   --->   Operation 1410 'add' 'add_ln859_323' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1411 [1/1] (0.00ns)   --->   "%sext_ln859_180 = sext i12 %add_ln859_323"   --->   Operation 1411 'sext' 'sext_ln859_180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1412 [1/1] (0.00ns)   --->   "%sext_ln859_182 = sext i13 %add_ln859_326"   --->   Operation 1412 'sext' 'sext_ln859_182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1413 [1/1] (0.75ns)   --->   "%add_ln859_327 = add i14 %sext_ln859_182, i14 %sext_ln859_180"   --->   Operation 1413 'add' 'add_ln859_327' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1414 [1/1] (0.00ns)   --->   "%sext_ln859_183 = sext i14 %add_ln859_327"   --->   Operation 1414 'sext' 'sext_ln859_183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1415 [1/1] (0.76ns)   --->   "%add_ln859_328 = add i15 %sext_ln859_183, i15 %sext_ln859_178"   --->   Operation 1415 'add' 'add_ln859_328' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1416 [1/1] (0.00ns)   --->   "%sext_ln859_184 = sext i15 %add_ln859_328"   --->   Operation 1416 'sext' 'sext_ln859_184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1417 [1/1] (0.00ns)   --->   "%zext_ln859_84 = zext i13 %add_ln859_330"   --->   Operation 1417 'zext' 'zext_ln859_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1418 [1/1] (0.00ns)   --->   "%sext_ln859_185 = sext i13 %add_ln859_331"   --->   Operation 1418 'sext' 'sext_ln859_185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1419 [1/1] (0.75ns)   --->   "%add_ln859_332 = add i14 %sext_ln859_185, i14 %zext_ln1319_171"   --->   Operation 1419 'add' 'add_ln859_332' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1420 [1/1] (0.00ns)   --->   "%sext_ln859_186 = sext i14 %add_ln859_332"   --->   Operation 1420 'sext' 'sext_ln859_186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1421 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_333 = add i15 %sext_ln859_186, i15 %zext_ln859_84"   --->   Operation 1421 'add' 'add_ln859_333' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1422 [1/1] (0.00ns)   --->   "%sext_ln859_187 = sext i11 %add_ln859_334"   --->   Operation 1422 'sext' 'sext_ln859_187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1423 [1/1] (0.73ns)   --->   "%add_ln859_335 = add i12 %sext_ln859_187, i12 %sext_ln864_40"   --->   Operation 1423 'add' 'add_ln859_335' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1424 [1/1] (0.00ns)   --->   "%sext_ln859_188 = sext i12 %add_ln859_335"   --->   Operation 1424 'sext' 'sext_ln859_188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1425 [1/1] (0.00ns)   --->   "%sext_ln859_189 = sext i12 %add_ln859_337"   --->   Operation 1425 'sext' 'sext_ln859_189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1426 [1/1] (0.74ns)   --->   "%add_ln859_338 = add i13 %sext_ln859_189, i13 %sext_ln859_188"   --->   Operation 1426 'add' 'add_ln859_338' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1427 [1/1] (0.00ns)   --->   "%sext_ln859_190 = sext i13 %add_ln859_338"   --->   Operation 1427 'sext' 'sext_ln859_190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1428 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln859_339 = add i15 %sext_ln859_190, i15 %add_ln859_333"   --->   Operation 1428 'add' 'add_ln859_339' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1429 [1/1] (0.00ns)   --->   "%sext_ln859_191 = sext i15 %add_ln859_339"   --->   Operation 1429 'sext' 'sext_ln859_191' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1430 [1/1] (0.00ns)   --->   "%zext_ln859_85 = zext i10 %add_ln859_340"   --->   Operation 1430 'zext' 'zext_ln859_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1431 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_341 = add i11 %zext_ln859_85, i11 %zext_ln17"   --->   Operation 1431 'add' 'add_ln859_341' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1432 [1/1] (0.00ns)   --->   "%zext_ln859_86 = zext i10 %add_ln859_343"   --->   Operation 1432 'zext' 'zext_ln859_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1433 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln859_344 = add i11 %zext_ln859_86, i11 %add_ln859_341"   --->   Operation 1433 'add' 'add_ln859_344' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1434 [1/1] (0.00ns)   --->   "%zext_ln859_93 = zext i11 %add_ln859_344"   --->   Operation 1434 'zext' 'zext_ln859_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1435 [1/1] (0.00ns)   --->   "%sext_ln859_192 = sext i12 %add_ln859_345"   --->   Operation 1435 'sext' 'sext_ln859_192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1436 [1/1] (0.74ns)   --->   "%add_ln859_346 = add i13 %sext_ln859_192, i13 %sext_ln17_20"   --->   Operation 1436 'add' 'add_ln859_346' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1437 [1/1] (0.00ns)   --->   "%sext_ln859_193 = sext i13 %add_ln859_346"   --->   Operation 1437 'sext' 'sext_ln859_193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1438 [1/1] (0.00ns)   --->   "%sext_ln859_194 = sext i12 %add_ln859_347"   --->   Operation 1438 'sext' 'sext_ln859_194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1439 [1/1] (0.72ns)   --->   "%add_ln859_348 = add i11 %sext_ln1319_77, i11 176"   --->   Operation 1439 'add' 'add_ln859_348' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1440 [1/1] (0.00ns)   --->   "%sext_ln859_195 = sext i11 %add_ln859_348"   --->   Operation 1440 'sext' 'sext_ln859_195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1441 [1/1] (0.74ns)   --->   "%add_ln859_349 = add i13 %sext_ln859_195, i13 %sext_ln859_194"   --->   Operation 1441 'add' 'add_ln859_349' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1442 [1/1] (0.00ns)   --->   "%sext_ln859_196 = sext i13 %add_ln859_349"   --->   Operation 1442 'sext' 'sext_ln859_196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1443 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_350 = add i14 %sext_ln859_196, i14 %sext_ln859_193"   --->   Operation 1443 'add' 'add_ln859_350' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1444 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln859_351 = add i14 %add_ln859_350, i14 %zext_ln859_93"   --->   Operation 1444 'add' 'add_ln859_351' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1445 [1/1] (0.00ns)   --->   "%sext_ln859_197 = sext i14 %add_ln859_351"   --->   Operation 1445 'sext' 'sext_ln859_197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1446 [1/1] (0.00ns)   --->   "%zext_ln859_88 = zext i11 %add_ln859_352"   --->   Operation 1446 'zext' 'zext_ln859_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1447 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_353 = add i12 %zext_ln17_139, i12 %zext_ln17_158"   --->   Operation 1447 'add' 'add_ln859_353' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1448 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln859_354 = add i12 %add_ln859_353, i12 %zext_ln859_88"   --->   Operation 1448 'add' 'add_ln859_354' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1449 [1/1] (0.00ns)   --->   "%zext_ln859_94 = zext i12 %add_ln859_354"   --->   Operation 1449 'zext' 'zext_ln859_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1450 [1/1] (0.00ns)   --->   "%sext_ln859_198 = sext i12 %add_ln859_355"   --->   Operation 1450 'sext' 'sext_ln859_198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1451 [1/1] (0.00ns)   --->   "%sext_ln859_199 = sext i12 %add_ln859_357"   --->   Operation 1451 'sext' 'sext_ln859_199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1452 [1/1] (0.74ns)   --->   "%add_ln859_358 = add i13 %sext_ln859_199, i13 %sext_ln859_198"   --->   Operation 1452 'add' 'add_ln859_358' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1453 [1/1] (0.00ns)   --->   "%sext_ln859_200 = sext i13 %add_ln859_358"   --->   Operation 1453 'sext' 'sext_ln859_200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1454 [1/1] (0.75ns)   --->   "%add_ln859_359 = add i14 %sext_ln859_200, i14 %zext_ln859_94"   --->   Operation 1454 'add' 'add_ln859_359' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1455 [1/1] (0.00ns)   --->   "%sext_ln859_201 = sext i14 %add_ln859_359"   --->   Operation 1455 'sext' 'sext_ln859_201' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1456 [1/1] (0.73ns)   --->   "%add_ln859_360 = add i12 %zext_ln17_65, i12 %zext_ln17_68"   --->   Operation 1456 'add' 'add_ln859_360' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1457 [1/1] (0.00ns)   --->   "%zext_ln859_90 = zext i12 %add_ln859_360"   --->   Operation 1457 'zext' 'zext_ln859_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1458 [1/1] (0.00ns)   --->   "%zext_ln859_91 = zext i11 %add_ln859_361"   --->   Operation 1458 'zext' 'zext_ln859_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1459 [1/1] (0.73ns)   --->   "%add_ln859_362 = add i12 %zext_ln859_91, i12 %zext_ln17_76"   --->   Operation 1459 'add' 'add_ln859_362' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1460 [1/1] (0.00ns)   --->   "%zext_ln859_92 = zext i12 %add_ln859_362"   --->   Operation 1460 'zext' 'zext_ln859_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1461 [1/1] (0.74ns)   --->   "%add_ln859_363 = add i13 %zext_ln859_92, i13 %zext_ln859_90"   --->   Operation 1461 'add' 'add_ln859_363' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1462 [1/1] (0.00ns)   --->   "%zext_ln859_96 = zext i13 %add_ln859_363"   --->   Operation 1462 'zext' 'zext_ln859_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1463 [1/1] (0.00ns)   --->   "%sext_ln859_202 = sext i11 %add_ln859_364"   --->   Operation 1463 'sext' 'sext_ln859_202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1464 [1/1] (0.00ns)   --->   "%sext_ln859_203 = sext i12 %add_ln859_366"   --->   Operation 1464 'sext' 'sext_ln859_203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1465 [1/1] (0.74ns)   --->   "%add_ln859_367 = add i13 %sext_ln859_203, i13 %sext_ln859_202"   --->   Operation 1465 'add' 'add_ln859_367' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1466 [1/1] (0.00ns)   --->   "%sext_ln859_204 = sext i13 %add_ln859_367"   --->   Operation 1466 'sext' 'sext_ln859_204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1467 [1/1] (0.75ns)   --->   "%add_ln859_368 = add i15 %sext_ln859_204, i15 %zext_ln859_96"   --->   Operation 1467 'add' 'add_ln859_368' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1468 [1/1] (0.00ns)   --->   "%sext_ln859_205 = sext i15 %add_ln859_368"   --->   Operation 1468 'sext' 'sext_ln859_205' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1469 [1/1] (0.00ns)   --->   "%sext_ln859_206 = sext i13 %add_ln859_370"   --->   Operation 1469 'sext' 'sext_ln859_206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1470 [1/1] (0.00ns)   --->   "%sext_ln859_207 = sext i11 %add_ln859_371"   --->   Operation 1470 'sext' 'sext_ln859_207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1471 [1/1] (0.73ns)   --->   "%add_ln859_372 = add i12 %sext_ln859_207, i12 %sext_ln864_49"   --->   Operation 1471 'add' 'add_ln859_372' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1472 [1/1] (0.00ns)   --->   "%sext_ln859_208 = sext i12 %add_ln859_372"   --->   Operation 1472 'sext' 'sext_ln859_208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1473 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_373 = add i14 %sext_ln859_208, i14 %sext_ln859_206"   --->   Operation 1473 'add' 'add_ln859_373' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1474 [1/1] (0.00ns)   --->   "%sext_ln859_210 = sext i12 %add_ln859_378"   --->   Operation 1474 'sext' 'sext_ln859_210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1475 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln859_379 = add i14 %sext_ln859_210, i14 %add_ln859_373"   --->   Operation 1475 'add' 'add_ln859_379' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1476 [1/1] (0.00ns)   --->   "%sext_ln859_211 = sext i14 %add_ln859_379"   --->   Operation 1476 'sext' 'sext_ln859_211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1477 [1/1] (0.00ns)   --->   "%zext_ln859_95 = zext i10 %add_ln859_380"   --->   Operation 1477 'zext' 'zext_ln859_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1478 [1/1] (0.73ns)   --->   "%add_ln859_381 = add i12 %zext_ln859_95, i12 %zext_ln17_105"   --->   Operation 1478 'add' 'add_ln859_381' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1479 [1/1] (0.00ns)   --->   "%zext_ln859_99 = zext i12 %add_ln859_381"   --->   Operation 1479 'zext' 'zext_ln859_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1480 [1/1] (0.00ns)   --->   "%sext_ln859_213 = sext i12 %add_ln859_384"   --->   Operation 1480 'sext' 'sext_ln859_213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1481 [1/1] (0.74ns)   --->   "%add_ln859_385 = add i14 %sext_ln859_213, i14 %zext_ln859_99"   --->   Operation 1481 'add' 'add_ln859_385' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1482 [1/1] (0.00ns)   --->   "%sext_ln859_116 = sext i14 %add_ln859_385"   --->   Operation 1482 'sext' 'sext_ln859_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1483 [1/1] (0.00ns)   --->   "%zext_ln859_97 = zext i10 %add_ln859_386"   --->   Operation 1483 'zext' 'zext_ln859_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1484 [1/1] (0.72ns)   --->   "%add_ln859_387 = add i11 %zext_ln859_97, i11 %zext_ln17_126"   --->   Operation 1484 'add' 'add_ln859_387' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1485 [1/1] (0.00ns)   --->   "%zext_ln859_100 = zext i11 %add_ln859_387"   --->   Operation 1485 'zext' 'zext_ln859_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1486 [1/1] (0.00ns)   --->   "%sext_ln859_214 = sext i12 %add_ln859_388"   --->   Operation 1486 'sext' 'sext_ln859_214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1487 [1/1] (0.74ns)   --->   "%add_ln859_389 = add i13 %sext_ln859_214, i13 %zext_ln17_161"   --->   Operation 1487 'add' 'add_ln859_389' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1488 [1/1] (0.00ns)   --->   "%sext_ln859_215 = sext i13 %add_ln859_389"   --->   Operation 1488 'sext' 'sext_ln859_215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1489 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_390 = add i14 %sext_ln859_215, i14 %zext_ln859_100"   --->   Operation 1489 'add' 'add_ln859_390' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1490 [1/1] (0.00ns)   --->   "%sext_ln859_216 = sext i11 %add_ln859_391"   --->   Operation 1490 'sext' 'sext_ln859_216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1491 [1/1] (0.73ns)   --->   "%add_ln859_392 = add i12 %sext_ln859_216, i12 %sext_ln70_14"   --->   Operation 1491 'add' 'add_ln859_392' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1492 [1/1] (0.00ns)   --->   "%sext_ln859_217 = sext i12 %add_ln859_392"   --->   Operation 1492 'sext' 'sext_ln859_217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1493 [1/1] (0.00ns)   --->   "%sext_ln859_218 = sext i12 %add_ln859_393"   --->   Operation 1493 'sext' 'sext_ln859_218' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1494 [1/1] (0.72ns)   --->   "%add_ln859_394 = add i11 %sext_ln1316_5, i11 112"   --->   Operation 1494 'add' 'add_ln859_394' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1495 [1/1] (0.00ns)   --->   "%sext_ln859_219 = sext i11 %add_ln859_394"   --->   Operation 1495 'sext' 'sext_ln859_219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1496 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_395 = add i13 %sext_ln859_219, i13 %sext_ln859_218"   --->   Operation 1496 'add' 'add_ln859_395' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1497 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln859_396 = add i13 %add_ln859_395, i13 %sext_ln859_217"   --->   Operation 1497 'add' 'add_ln859_396' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1498 [1/1] (0.00ns)   --->   "%sext_ln859_220 = sext i13 %add_ln859_396"   --->   Operation 1498 'sext' 'sext_ln859_220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1499 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln859_397 = add i14 %sext_ln859_220, i14 %add_ln859_390"   --->   Operation 1499 'add' 'add_ln859_397' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1500 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i14 %add_ln859_397" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1500 'sext' 'sext_ln68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1501 [1/1] (0.00ns)   --->   "%mrv = insertvalue i400 <undef>, i16 %sext_ln859_64" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1501 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1502 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i400 %mrv, i16 %zext_ln859_51" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1502 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1503 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i400 %mrv_1, i16 %sext_ln859_191" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1503 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1504 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i400 %mrv_2, i16 %sext_ln859_92" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1504 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1505 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i400 %mrv_3, i16 %sext_ln859_197" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1505 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1506 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i400 %mrv_4, i16 %sext_ln859_109" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1506 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1507 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i400 %mrv_5, i16 %sext_ln859_161" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1507 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1508 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i400 %mrv_6, i16 %sext_ln859_54" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1508 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1509 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i400 %mrv_7, i16 %sext_ln859_86" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1509 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1510 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i400 %mrv_8, i16 %sext_ln859_201" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1510 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1511 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i400 %mrv_9, i16 %sext_ln859_205" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1511 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1512 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i400 %mrv_10, i16 %sext_ln859_103" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1512 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1513 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i400 %mrv_11, i16 %sext_ln859_67" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1513 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1514 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i400 %mrv_12, i16 %sext_ln859_175" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1514 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1515 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i400 %mrv_13, i16 %sext_ln859_130" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1515 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1516 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue i400 %mrv_14, i16 %sext_ln859_141" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1516 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1517 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue i400 %mrv_15, i16 %sext_ln859_211" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1517 'insertvalue' 'mrv_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1518 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue i400 %mrv_16, i16 %sext_ln859_98" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1518 'insertvalue' 'mrv_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1519 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue i400 %mrv_17, i16 %sext_ln859_57" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1519 'insertvalue' 'mrv_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1520 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue i400 %mrv_18, i16 %sext_ln859_116" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1520 'insertvalue' 'mrv_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1521 [1/1] (0.00ns)   --->   "%mrv_20 = insertvalue i400 %mrv_19, i16 %sext_ln68" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1521 'insertvalue' 'mrv_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1522 [1/1] (0.00ns)   --->   "%mrv_21 = insertvalue i400 %mrv_20, i16 %sext_ln859_184" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1522 'insertvalue' 'mrv_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1523 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue i400 %mrv_21, i16 %sext_ln859_117" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1523 'insertvalue' 'mrv_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1524 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue i400 %mrv_22, i16 %sext_ln859_146" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1524 'insertvalue' 'mrv_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1525 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i400 %mrv_23, i16 %sext_ln859_153" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1525 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1526 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i400 %mrv_s" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1526 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2.8ns, clock uncertainty: 0.35ns.

 <State 1>: 2.31ns
The critical path consists of the following:
	wire read operation ('p_read_96', firmware/nnet_utils/nnet_mult.h:70) on port 'p_read2' (firmware/nnet_utils/nnet_mult.h:70) [50]  (0 ns)
	'sub' operation ('sub_ln1319_46') [142]  (0.775 ns)
	'sub' operation ('r.V') [146]  (0.785 ns)
	'add' operation ('add_ln859_331') [1405]  (0.745 ns)

 <State 2>: 2.28ns
The critical path consists of the following:
	'add' operation ('add_ln859_322') [1389]  (0 ns)
	'add' operation ('add_ln859_323') [1390]  (0.756 ns)
	'add' operation ('add_ln859_327') [1397]  (0.755 ns)
	'add' operation ('add_ln859_328') [1399]  (0.765 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
