---
id: IEEE1076-4.1995
title:
- type: main
  content: IEEE Standard VITAL Application-Specific Integrated Circuit (ASIC) Modeling
    Specification
  format: text/plain
link:
- content: https://ieeexplore.ieee.org/document/499105
  type: src
type: standard
docid:
- id: IEEE 1076-4.1995
  type: IEEE
  primary: true
- id: 978-0-7381-3063-7
  type: ISBN
- id: 10.1109/IEEESTD.1996.80811
  type: DOI
docnumber: IEEE 1076-4.1995
date:
- type: created
  value: '1996-05-17'
- type: published
  value: '2019-04-05'
- type: issued
  value: '1995-12-12'
contributor:
- organization:
    name:
    - Institute of Electrical and Electronics Engineers
    abbreviation: IEEE
    url: http://www.ieee.org
    contact:
    - city: New York
      country: USA
  role:
  - publisher
revdate: '2019-04-05'
language:
- en
script:
- Latn
abstract:
- content: Superseded by 1076.4-2000. The VITAL (VHDL Initiative Towards ASIC Libraries)
    ASIC Modeling Specification is defined. It creates a methodology that promotes
    the development of highly accurate, efficient simulation models for ASIC (Application-Specific
    Integrated Circuit) components in VHDL.
  language:
  - en
  script:
  - Latn
  format: text/plain
copyright:
- owner:
  - name:
    - Institute of Electrical and Electronics Engineers
    abbreviation: IEEE
    url: http://www.ieee.org
  from: '1996'
relation:
- type: obsoletedBy
  bibitem:
    formattedref:
      content: IEEE 1076-4.2000
      format: text/plain
fetched: '2022-03-10'
keyword:
- IEEE standards
- Application specific integrated circuits
- Hardware design languages
- Integrated circuit modeling
- Circuit simulation
- Simulation software
- ASIC
- computer languages
- constraints
- delay calculation
- HDL
- modeling
- SDF
- timing
- verilog
- VHDL
ics:
- code: '35.060'
  text: Languages used in information technology
