============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.19-s055_1
  Generated on:           Dec 31 2024  05:52:39 am
  Module:                 BRISC_top_no_io
  Operating conditions:   PVT_1P8V_25C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (315591 ps) Setup Check with Pin U4/alu_result_reg[7]/CK->D
          Group: CLK
     Startpoint: (R) U4/execution_enable_buffer_reg[0]/CK
          Clock: (F) CLK
       Endpoint: (F) U4/alu_result_reg[7]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+  667000       333500     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=  667200       333700     
                                              
             Setup:-     888                  
       Uncertainty:-     300                  
     Required Time:=  666012                  
      Launch Clock:-  333700                  
         Data Path:-   16721                  
             Slack:=  315591                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  U4/execution_enable_buffer_reg[0]/CK -       -     R     (arrival)      7     -     0     0  333700    (-,-) 
  U4/execution_enable_buffer_reg[0]/Q  -       CK->Q F     DFFX1          3 121.4  1204  3741  337441    (-,-) 
  U4/drc_bufs382871/Y                  -       A->Y  R     INVX2          2 112.4   349  1044  338485    (-,-) 
  U4/g378506/Y                         -       B->Y  F     NOR2X2         2 111.1   210   418  338903    (-,-) 
  U4/g378053/Y                         -       B->Y  R     NAND2X2        3 154.2   473   593  339496    (-,-) 
  U4/g383417/Y                         -       C->Y  R     OR3X1          3 166.8   622  1302  340798    (-,-) 
  U4/drc_bufs382229/Y                  -       A->Y  F     INVX3          5 273.7   312   584  341382    (-,-) 
  U4/g374785/Y                         -       B->Y  R     NAND2X2       12 430.6   851  1188  342570    (-,-) 
  U4/g369179/Y                         -       C->Y  F     AOI21X1        3 120.8   641   920  343490    (-,-) 
  U4/g369094/Y                         -       A->Y  R     INVX2          2  66.0   203   625  344115    (-,-) 
  U4/g368987/Y                         -       C->Y  F     AOI21X1        2  64.8   400   482  344596    (-,-) 
  U4/g383690/Y                         -       C->Y  R     AOI21X1        1  33.4   459   916  345513    (-,-) 
  U4/g383689/Y                         -       C->Y  R     OA21X1         2  89.3   376  1250  346762    (-,-) 
  U4/g368628/Y                         -       A->Y  F     OAI21X1        1  32.4   302   504  347266    (-,-) 
  U4/g368592/Y                         -       C->Y  R     AOI21X1        1  36.7   476   897  348162    (-,-) 
  U4/g368539/Y                         -       C->Y  F     NAND3X1        1  32.4   378   600  348763    (-,-) 
  U4/g368507/Y                         -       C->Y  R     AOI21X1        1  36.3   511   929  349692    (-,-) 
  U4/g368406/Y                         -       D->Y  F     NAND4X1        1  30.6   508   730  350421    (-,-) 
  U4/alu_result_reg[7]/D               <<<     -     F     DFFX1          1     -     -     0  350421    (-,-) 
#--------------------------------------------------------------------------------------------------------------

