Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon May 31 11:02:04 2021
| Host         : STAS-W10 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file IP_AXI_OpticalBus_v1_0_control_sets_placed.rpt
| Design       : IP_AXI_OpticalBus_v1_0
| Device       : xc7z020
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    80 |
|    Minimum number of control sets                        |    80 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   190 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    80 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |    45 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |    24 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               6 |            2 |
| Yes          | No                    | No                     |             416 |           97 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             295 |           89 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+------------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+
|       Clock Signal      |                           Enable Signal                          |                        Set/Reset Signal                       | Slice Load Count | Bel Load Count |
+-------------------------+------------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/RegisterDataBuf3[12]         |                                                               |                1 |              4 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/RegisterDataBuf3[10]         |                                                               |                1 |              4 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/axi_arready0                 | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/axi_wready_i_1_n_0        |                1 |              4 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/axi_awready0                 | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/axi_wready_i_1_n_0        |                1 |              4 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/RegisterDataBuf3[13]         |                                                               |                1 |              4 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/RegisterDataBuf3[18]         |                                                               |                2 |              4 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/RegisterDataBuf3[0]          |                                                               |                1 |              4 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/RegisterDataBuf3[19]         |                                                               |                1 |              4 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/RegisterDataBuf3[24]         |                                                               |                1 |              4 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/RegisterDataBuf3[26]         |                                                               |                1 |              4 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/RegisterDataBuf3[8]          |                                                               |                1 |              4 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/RegisterDataBuf3[27]         |                                                               |                1 |              4 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/RegisterDataBuf3[21]         |                                                               |                1 |              4 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/RegisterDataBuf3[28]         |                                                               |                1 |              4 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/RegisterDataBuf3[20]         |                                                               |                1 |              4 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/RegisterDataBuf3[29]         |                                                               |                1 |              4 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/RegisterDataBuf3[30]         |                                                               |                2 |              4 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/RegisterDataBuf3[14]         |                                                               |                1 |              4 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/RegisterDataBuf3[15]         |                                                               |                1 |              4 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/RegisterDataBuf3[1]          |                                                               |                1 |              4 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/RegisterDataBuf3[17]         |                                                               |                1 |              4 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/RegisterDataBuf3[7]          |                                                               |                1 |              4 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/RegisterDataBuf3[2]          |                                                               |                1 |              4 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/RegisterDataBuf3[6]          |                                                               |                1 |              4 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/RegisterDataBuf3[22]         |                                                               |                1 |              4 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/RegisterDataBuf3[3]          |                                                               |                1 |              4 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/ControlCRCtoCPU[3]           |                                                               |                3 |              4 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/RegisterDataBuf3[16]         |                                                               |                1 |              4 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/RegisterDataBuf3[23]         |                                                               |                1 |              4 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/RegisterDataTempBuf30_in[0]  | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/DataReceived_reg_n_0      |                1 |              4 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/RegisterCRCBuf3[0]           |                                                               |                1 |              4 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/RegisterCRCBuf3[1]           |                                                               |                1 |              4 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/RegisterCRCBuf3[2]           |                                                               |                1 |              4 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/RegisterCRCBuf3[3]           |                                                               |                1 |              4 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/RegisterCRCBuf3[4]           |                                                               |                1 |              4 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/RegisterCRCBuf3[5]           |                                                               |                1 |              4 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/RegisterCRCBuf3[6]           |                                                               |                1 |              4 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/RegisterCRCBuf3[7]           |                                                               |                1 |              4 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/RegisterDataBuf3[25]         |                                                               |                1 |              4 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/RegisterDataBuf3[5]          |                                                               |                1 |              4 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/RegisterDataBuf3[31]         |                                                               |                1 |              4 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/RegisterDataBuf3[4]          |                                                               |                1 |              4 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/RegisterDataBuf3[9]          |                                                               |                1 |              4 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/RegisterDataBuf3[11]         |                                                               |                1 |              4 |
|  s00_axi_aclk_IBUF_BUFG |                                                                  |                                                               |                3 |              5 |
|  s00_axi_aclk_IBUF_BUFG |                                                                  | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/axi_wready_i_1_n_0        |                2 |              6 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/CntCRCKey                    | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/CntCRCKey[5]_i_1_n_0      |                2 |              6 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/ReceiveBitCnt                | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/ReceiveBitCnt0            |                3 |              6 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0         | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/axi_wready_i_1_n_0        |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0        | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/axi_wready_i_1_n_0        |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0        | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/axi_wready_i_1_n_0        |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/slv_reg12[15]_i_1_n_0        | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/axi_wready_i_1_n_0        |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/slv_reg12[31]_i_1_n_0        | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/axi_wready_i_1_n_0        |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/slv_reg12[7]_i_1_n_0         | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/axi_wready_i_1_n_0        |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/slv_reg13[15]_i_1_n_0        | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/axi_wready_i_1_n_0        |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/slv_reg13[23]_i_1_n_0        | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/axi_wready_i_1_n_0        |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/slv_reg13[31]_i_1_n_0        | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/axi_wready_i_1_n_0        |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/slv_reg13[7]_i_1_n_0         | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/axi_wready_i_1_n_0        |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/slv_reg14[15]_i_1_n_0        | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/axi_wready_i_1_n_0        |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0        | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/axi_wready_i_1_n_0        |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0        | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/axi_wready_i_1_n_0        |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0         | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/axi_wready_i_1_n_0        |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/slv_reg15[15]_i_1_n_0        | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/axi_wready_i_1_n_0        |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/slv_reg14[7]_i_1_n_0         | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/axi_wready_i_1_n_0        |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/slv_reg15[23]_i_1_n_0        | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/axi_wready_i_1_n_0        |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/slv_reg15[7]_i_1_n_0         | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/axi_wready_i_1_n_0        |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/slv_reg15[31]_i_1_n_0        | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/axi_wready_i_1_n_0        |                4 |              8 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/slv_reg14[23]_i_1_n_0        | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/axi_wready_i_1_n_0        |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/slv_reg14[31]_i_1_n_0        | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/axi_wready_i_1_n_0        |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/slv_reg12[23]_i_1_n_0        | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/axi_wready_i_1_n_0        |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/slv_reg10[31]_i_1_n_0        | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/axi_wready_i_1_n_0        |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/slv_reg10[15]_i_1_n_0        | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/axi_wready_i_1_n_0        |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/ReceiveResetCnt[0]_i_2_n_0   | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/clear                     |                4 |             15 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/CntCRCKey                    | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/ReceiveCRCKey0[7]_i_1_n_0 |                9 |             32 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/slv_reg_rden                 | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/axi_wready_i_1_n_0        |               22 |             32 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/RegisterData0                |                                                               |                7 |             32 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/RegisterData1                |                                                               |               10 |             32 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/RegisterData2                |                                                               |               10 |             32 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/RegisterData3                |                                                               |                7 |             32 |
|  s00_axi_aclk_IBUF_BUFG | IP_AXI_OpticalBus_v1_0_S00_AXI_inst/RegisterDataTempBuf30_in[31] |                                                               |               18 |            124 |
+-------------------------+------------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+


