-- Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
-- Date        : Fri Jul 31 11:00:15 2020
-- Host        : DESKTOP-HKSH0O8 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_cdma_0_funcsim.vhdl
-- Design      : axi_cdma_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_cdma_0_axi_cdma_lite_if is
  port (
    s_axi_lite_wready : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    sig_axi2ip_wrce : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O15 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in1_in : out STD_LOGIC;
    O16 : out STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    sig_rst2lite_bside_reset : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    O17 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O18 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    I23 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    I25 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    I27 : in STD_LOGIC;
    I28 : in STD_LOGIC;
    I29 : in STD_LOGIC;
    I30 : in STD_LOGIC;
    I31 : in STD_LOGIC;
    I32 : in STD_LOGIC;
    I33 : in STD_LOGIC;
    I34 : in STD_LOGIC;
    I35 : in STD_LOGIC;
    I36 : in STD_LOGIC;
    I37 : in STD_LOGIC;
    I38 : in STD_LOGIC;
    I39 : in STD_LOGIC;
    I40 : in STD_LOGIC;
    I41 : in STD_LOGIC;
    I42 : in STD_LOGIC;
    I43 : in STD_LOGIC;
    I44 : in STD_LOGIC;
    I45 : in STD_LOGIC;
    I46 : in STD_LOGIC;
    I47 : in STD_LOGIC;
    I48 : in STD_LOGIC;
    I49 : in STD_LOGIC;
    I50 : in STD_LOGIC;
    I51 : in STD_LOGIC;
    I52 : in STD_LOGIC;
    I53 : in STD_LOGIC;
    I54 : in STD_LOGIC;
    I55 : in STD_LOGIC;
    I56 : in STD_LOGIC;
    I57 : in STD_LOGIC;
    I58 : in STD_LOGIC;
    I59 : in STD_LOGIC;
    I60 : in STD_LOGIC;
    I61 : in STD_LOGIC;
    I62 : in STD_LOGIC;
    I63 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_rst2reg_reset : in STD_LOGIC;
    I64 : in STD_LOGIC;
    I65 : in STD_LOGIC;
    I66 : in STD_LOGIC;
    I67 : in STD_LOGIC;
    I68 : in STD_LOGIC;
    I69 : in STD_LOGIC;
    I70 : in STD_LOGIC;
    I71 : in STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I72 : in STD_LOGIC;
    I73 : in STD_LOGIC;
    I74 : in STD_LOGIC;
    I75 : in STD_LOGIC;
    I76 : in STD_LOGIC;
    I77 : in STD_LOGIC;
    I78 : in STD_LOGIC;
    I79 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0_axi_cdma_lite_if : entity is "axi_cdma_lite_if";
end axi_cdma_0_axi_cdma_lite_if;

architecture STRUCTURE of axi_cdma_0_axi_cdma_lite_if is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal araddr : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal arvalid : STD_LOGIC;
  signal arvalid_d1 : STD_LOGIC;
  signal arvalid_d10 : STD_LOGIC;
  signal arvalid_re : STD_LOGIC;
  signal awvalid : STD_LOGIC;
  signal awvalid_d1 : STD_LOGIC;
  signal axi2ip_rdce : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \n_0_GEN_SYNC_READ.axi2ip_rdce[0]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.axi2ip_rdce[10]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.axi2ip_rdce[11]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.axi2ip_rdce[11]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.axi2ip_rdce[12]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.axi2ip_rdce[12]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.axi2ip_rdce[13]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.axi2ip_rdce[13]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.axi2ip_rdce[14]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.axi2ip_rdce[14]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.axi2ip_rdce[15]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.axi2ip_rdce[15]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.axi2ip_rdce[1]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.axi2ip_rdce[2]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.axi2ip_rdce[3]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.axi2ip_rdce[3]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.axi2ip_rdce[4]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.axi2ip_rdce[5]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.axi2ip_rdce[6]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.axi2ip_rdce[7]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.axi2ip_rdce[7]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.axi2ip_rdce[8]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.axi2ip_rdce[9]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[0]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[11]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[15]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_10\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_11\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_12\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_13\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_9\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[7]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_WRITE.awvalid_d1_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_WRITE.bvalid_i_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_WRITE.rdy_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_WRITE.wr_addr_cap_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_WRITE.wr_data_cap_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_WRITE.wr_in_progress_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_WRITE.wvalid_d1_i_1\ : STD_LOGIC;
  signal n_0_arvalid_d1_i_1 : STD_LOGIC;
  signal \n_0_dmacr_i[23]_i_2\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdy : STD_LOGIC;
  signal rvalid : STD_LOGIC;
  signal \^s_axi_lite_wready\ : STD_LOGIC;
  signal \^sig_axi2ip_wrce\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_ip2axi_rddata1_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal wr_addr_cap : STD_LOGIC;
  signal wr_data_cap : STD_LOGIC;
  signal wr_in_progress : STD_LOGIC;
  signal wvalid : STD_LOGIC;
  signal wvalid_d1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.axi2ip_rdce[11]_i_2\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.axi2ip_rdce[12]_i_2\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.axi2ip_rdce[13]_i_2\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.axi2ip_rdce[14]_i_2\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.axi2ip_rdce[15]_i_2\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.axi2ip_rdce[15]_i_3\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.axi2ip_rdce[7]_i_2\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \GEN_SYNC_WRITE.awvalid_d1_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \GEN_SYNC_WRITE.bvalid_i_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \GEN_SYNC_WRITE.rdy_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \GEN_SYNC_WRITE.wr_in_progress_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \GEN_SYNC_WRITE.wvalid_d1_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of arvalid_d1_i_1 : label is "soft_lutpair115";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  O4 <= \^o4\;
  O5 <= \^o5\;
  s_axi_lite_wready <= \^s_axi_lite_wready\;
  sig_axi2ip_wrce(2 downto 0) <= \^sig_axi2ip_wrce\(2 downto 0);
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(2),
      Q => p_0_in(0),
      R => sig_rst2lite_bside_reset
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(3),
      Q => p_0_in(1),
      R => sig_rst2lite_bside_reset
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(4),
      Q => p_0_in(2),
      R => sig_rst2lite_bside_reset
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(5),
      Q => p_0_in(3),
      R => sig_rst2lite_bside_reset
    );
\GEN_SYNC_READ.axi2ip_rdce[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002222222E"
    )
    port map (
      I0 => axi2ip_rdce(0),
      I1 => \^o1\,
      I2 => \n_0_GEN_SYNC_READ.axi2ip_rdce[3]_i_2\,
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => arvalid_d10,
      O => \n_0_GEN_SYNC_READ.axi2ip_rdce[0]_i_1\
    );
\GEN_SYNC_READ.axi2ip_rdce[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
    port map (
      I0 => axi2ip_rdce(10),
      I1 => \^o1\,
      I2 => \n_0_GEN_SYNC_READ.axi2ip_rdce[11]_i_2\,
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => arvalid_d10,
      O => \n_0_GEN_SYNC_READ.axi2ip_rdce[10]_i_1\
    );
\GEN_SYNC_READ.axi2ip_rdce[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E222222"
    )
    port map (
      I0 => axi2ip_rdce(11),
      I1 => \^o1\,
      I2 => \n_0_GEN_SYNC_READ.axi2ip_rdce[11]_i_2\,
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => arvalid_d10,
      O => \n_0_GEN_SYNC_READ.axi2ip_rdce[11]_i_1\
    );
\GEN_SYNC_READ.axi2ip_rdce[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => p_0_in(2),
      I1 => p_0_in(3),
      O => \n_0_GEN_SYNC_READ.axi2ip_rdce[11]_i_2\
    );
\GEN_SYNC_READ.axi2ip_rdce[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2222222"
    )
    port map (
      I0 => axi2ip_rdce(12),
      I1 => \^o1\,
      I2 => \n_0_GEN_SYNC_READ.axi2ip_rdce[12]_i_2\,
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      I5 => arvalid_d10,
      O => \n_0_GEN_SYNC_READ.axi2ip_rdce[12]_i_1\
    );
\GEN_SYNC_READ.axi2ip_rdce[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      O => \n_0_GEN_SYNC_READ.axi2ip_rdce[12]_i_2\
    );
\GEN_SYNC_READ.axi2ip_rdce[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2222222"
    )
    port map (
      I0 => axi2ip_rdce(13),
      I1 => \^o1\,
      I2 => \n_0_GEN_SYNC_READ.axi2ip_rdce[13]_i_2\,
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      I5 => arvalid_d10,
      O => \n_0_GEN_SYNC_READ.axi2ip_rdce[13]_i_1\
    );
\GEN_SYNC_READ.axi2ip_rdce[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_0_in(0),
      I1 => p_0_in(1),
      O => \n_0_GEN_SYNC_READ.axi2ip_rdce[13]_i_2\
    );
\GEN_SYNC_READ.axi2ip_rdce[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2222222"
    )
    port map (
      I0 => axi2ip_rdce(14),
      I1 => \^o1\,
      I2 => \n_0_GEN_SYNC_READ.axi2ip_rdce[14]_i_2\,
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      I5 => arvalid_d10,
      O => \n_0_GEN_SYNC_READ.axi2ip_rdce[14]_i_1\
    );
\GEN_SYNC_READ.axi2ip_rdce[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      O => \n_0_GEN_SYNC_READ.axi2ip_rdce[14]_i_2\
    );
\GEN_SYNC_READ.axi2ip_rdce[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2222222"
    )
    port map (
      I0 => axi2ip_rdce(15),
      I1 => \^o1\,
      I2 => \n_0_GEN_SYNC_READ.axi2ip_rdce[15]_i_2\,
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      I5 => arvalid_d10,
      O => \n_0_GEN_SYNC_READ.axi2ip_rdce[15]_i_1\
    );
\GEN_SYNC_READ.axi2ip_rdce[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      O => \n_0_GEN_SYNC_READ.axi2ip_rdce[15]_i_2\
    );
\GEN_SYNC_READ.axi2ip_rdce[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o2\,
      I1 => sig_rst2lite_bside_reset,
      O => arvalid_d10
    );
\GEN_SYNC_READ.axi2ip_rdce[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
    port map (
      I0 => axi2ip_rdce(1),
      I1 => \^o1\,
      I2 => \n_0_GEN_SYNC_READ.axi2ip_rdce[3]_i_2\,
      I3 => p_0_in(0),
      I4 => p_0_in(1),
      I5 => arvalid_d10,
      O => \n_0_GEN_SYNC_READ.axi2ip_rdce[1]_i_1\
    );
\GEN_SYNC_READ.axi2ip_rdce[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
    port map (
      I0 => axi2ip_rdce(2),
      I1 => \^o1\,
      I2 => \n_0_GEN_SYNC_READ.axi2ip_rdce[3]_i_2\,
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => arvalid_d10,
      O => \n_0_GEN_SYNC_READ.axi2ip_rdce[2]_i_1\
    );
\GEN_SYNC_READ.axi2ip_rdce[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E222222"
    )
    port map (
      I0 => axi2ip_rdce(3),
      I1 => \^o1\,
      I2 => \n_0_GEN_SYNC_READ.axi2ip_rdce[3]_i_2\,
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => arvalid_d10,
      O => \n_0_GEN_SYNC_READ.axi2ip_rdce[3]_i_1\
    );
\GEN_SYNC_READ.axi2ip_rdce[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => p_0_in(2),
      I1 => p_0_in(3),
      O => \n_0_GEN_SYNC_READ.axi2ip_rdce[3]_i_2\
    );
\GEN_SYNC_READ.axi2ip_rdce[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002222222E"
    )
    port map (
      I0 => axi2ip_rdce(4),
      I1 => \^o1\,
      I2 => \n_0_GEN_SYNC_READ.axi2ip_rdce[7]_i_2\,
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => arvalid_d10,
      O => \n_0_GEN_SYNC_READ.axi2ip_rdce[4]_i_1\
    );
\GEN_SYNC_READ.axi2ip_rdce[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
    port map (
      I0 => axi2ip_rdce(5),
      I1 => \^o1\,
      I2 => \n_0_GEN_SYNC_READ.axi2ip_rdce[7]_i_2\,
      I3 => p_0_in(0),
      I4 => p_0_in(1),
      I5 => arvalid_d10,
      O => \n_0_GEN_SYNC_READ.axi2ip_rdce[5]_i_1\
    );
\GEN_SYNC_READ.axi2ip_rdce[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
    port map (
      I0 => axi2ip_rdce(6),
      I1 => \^o1\,
      I2 => \n_0_GEN_SYNC_READ.axi2ip_rdce[7]_i_2\,
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => arvalid_d10,
      O => \n_0_GEN_SYNC_READ.axi2ip_rdce[6]_i_1\
    );
\GEN_SYNC_READ.axi2ip_rdce[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E222222"
    )
    port map (
      I0 => axi2ip_rdce(7),
      I1 => \^o1\,
      I2 => \n_0_GEN_SYNC_READ.axi2ip_rdce[7]_i_2\,
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => arvalid_d10,
      O => \n_0_GEN_SYNC_READ.axi2ip_rdce[7]_i_1\
    );
\GEN_SYNC_READ.axi2ip_rdce[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => p_0_in(3),
      I1 => p_0_in(2),
      O => \n_0_GEN_SYNC_READ.axi2ip_rdce[7]_i_2\
    );
\GEN_SYNC_READ.axi2ip_rdce[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002222222E"
    )
    port map (
      I0 => axi2ip_rdce(8),
      I1 => \^o1\,
      I2 => \n_0_GEN_SYNC_READ.axi2ip_rdce[11]_i_2\,
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => arvalid_d10,
      O => \n_0_GEN_SYNC_READ.axi2ip_rdce[8]_i_1\
    );
\GEN_SYNC_READ.axi2ip_rdce[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
    port map (
      I0 => axi2ip_rdce(9),
      I1 => \^o1\,
      I2 => \n_0_GEN_SYNC_READ.axi2ip_rdce[11]_i_2\,
      I3 => p_0_in(0),
      I4 => p_0_in(1),
      I5 => arvalid_d10,
      O => \n_0_GEN_SYNC_READ.axi2ip_rdce[9]_i_1\
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \n_0_GEN_SYNC_READ.axi2ip_rdce[0]_i_1\,
      Q => axi2ip_rdce(0),
      R => '0'
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \n_0_GEN_SYNC_READ.axi2ip_rdce[10]_i_1\,
      Q => axi2ip_rdce(10),
      R => '0'
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \n_0_GEN_SYNC_READ.axi2ip_rdce[11]_i_1\,
      Q => axi2ip_rdce(11),
      R => '0'
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \n_0_GEN_SYNC_READ.axi2ip_rdce[12]_i_1\,
      Q => axi2ip_rdce(12),
      R => '0'
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \n_0_GEN_SYNC_READ.axi2ip_rdce[13]_i_1\,
      Q => axi2ip_rdce(13),
      R => '0'
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \n_0_GEN_SYNC_READ.axi2ip_rdce[14]_i_1\,
      Q => axi2ip_rdce(14),
      R => '0'
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \n_0_GEN_SYNC_READ.axi2ip_rdce[15]_i_1\,
      Q => axi2ip_rdce(15),
      R => '0'
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \n_0_GEN_SYNC_READ.axi2ip_rdce[1]_i_1\,
      Q => axi2ip_rdce(1),
      R => '0'
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \n_0_GEN_SYNC_READ.axi2ip_rdce[2]_i_1\,
      Q => axi2ip_rdce(2),
      R => '0'
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \n_0_GEN_SYNC_READ.axi2ip_rdce[3]_i_1\,
      Q => axi2ip_rdce(3),
      R => '0'
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \n_0_GEN_SYNC_READ.axi2ip_rdce[4]_i_1\,
      Q => axi2ip_rdce(4),
      R => '0'
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \n_0_GEN_SYNC_READ.axi2ip_rdce[5]_i_1\,
      Q => axi2ip_rdce(5),
      R => '0'
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \n_0_GEN_SYNC_READ.axi2ip_rdce[6]_i_1\,
      Q => axi2ip_rdce(6),
      R => '0'
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \n_0_GEN_SYNC_READ.axi2ip_rdce[7]_i_1\,
      Q => axi2ip_rdce(7),
      R => '0'
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \n_0_GEN_SYNC_READ.axi2ip_rdce[8]_i_1\,
      Q => axi2ip_rdce(8),
      R => '0'
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \n_0_GEN_SYNC_READ.axi2ip_rdce[9]_i_1\,
      Q => axi2ip_rdce(9),
      R => '0'
    );
\GEN_SYNC_READ.rvalid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \^o1\,
      Q => rvalid,
      R => sig_rst2lite_bside_reset
    );
\GEN_SYNC_READ.s_axi_lite_rdata[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3\,
      I1 => I2,
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5\,
      I3 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[0]_i_3\,
      O => sig_ip2axi_rddata1_out(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BABF"
    )
    port map (
      I0 => \^o4\,
      I1 => O17(0),
      I2 => \^o5\,
      I3 => O18(0),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[0]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3\,
      I1 => I44,
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5\,
      I3 => I45,
      O => sig_ip2axi_rddata1_out(10)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3\,
      I1 => I4,
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5\,
      I3 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[11]_i_3\,
      O => sig_ip2axi_rddata1_out(11)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BABF"
    )
    port map (
      I0 => \^o4\,
      I1 => O17(2),
      I2 => \^o5\,
      I3 => O18(2),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[11]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3\,
      I1 => I42,
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5\,
      I3 => I43,
      O => sig_ip2axi_rddata1_out(12)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3\,
      I1 => I40,
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5\,
      I3 => I41,
      O => sig_ip2axi_rddata1_out(13)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3\,
      I1 => I38,
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5\,
      I3 => I39,
      O => sig_ip2axi_rddata1_out(14)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3\,
      I1 => I5,
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5\,
      I3 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[15]_i_3\,
      O => sig_ip2axi_rddata1_out(15)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BABF"
    )
    port map (
      I0 => \^o4\,
      I1 => O17(3),
      I2 => \^o5\,
      I3 => Q(0),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[15]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3\,
      I1 => I36,
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5\,
      I3 => I37,
      O => sig_ip2axi_rddata1_out(16)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3\,
      I1 => I34,
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5\,
      I3 => I35,
      O => sig_ip2axi_rddata1_out(17)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3\,
      I1 => I32,
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5\,
      I3 => I33,
      O => sig_ip2axi_rddata1_out(18)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3\,
      I1 => I30,
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5\,
      I3 => I31,
      O => sig_ip2axi_rddata1_out(19)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3\,
      I1 => I60,
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5\,
      I3 => I61,
      O => sig_ip2axi_rddata1_out(1)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3\,
      I1 => I28,
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5\,
      I3 => I29,
      O => sig_ip2axi_rddata1_out(20)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3\,
      I1 => I26,
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5\,
      I3 => I27,
      O => sig_ip2axi_rddata1_out(21)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3\,
      I1 => I24,
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5\,
      I3 => I25,
      O => sig_ip2axi_rddata1_out(22)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3\,
      I1 => I6,
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5\,
      I3 => I7,
      O => sig_ip2axi_rddata1_out(23)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3\,
      I1 => I22,
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5\,
      I3 => I23,
      O => sig_ip2axi_rddata1_out(24)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3\,
      I1 => I8,
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5\,
      I3 => I9,
      O => sig_ip2axi_rddata1_out(25)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3\,
      I1 => I10,
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5\,
      I3 => I11,
      O => sig_ip2axi_rddata1_out(26)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3\,
      I1 => I20,
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5\,
      I3 => I21,
      O => sig_ip2axi_rddata1_out(27)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3\,
      I1 => I18,
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5\,
      I3 => I19,
      O => sig_ip2axi_rddata1_out(28)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3\,
      I1 => I16,
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5\,
      I3 => I17,
      O => sig_ip2axi_rddata1_out(29)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3\,
      I1 => I58,
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5\,
      I3 => I59,
      O => sig_ip2axi_rddata1_out(2)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3\,
      I1 => I12,
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5\,
      I3 => I13,
      O => sig_ip2axi_rddata1_out(30)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFEFEFEEF"
    )
    port map (
      I0 => axi2ip_rdce(1),
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_13\,
      I2 => axi2ip_rdce(0),
      I3 => axi2ip_rdce(10),
      I4 => axi2ip_rdce(6),
      I5 => axi2ip_rdce(2),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_10\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_13\,
      I1 => axi2ip_rdce(10),
      I2 => axi2ip_rdce(9),
      I3 => axi2ip_rdce(2),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_11\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
    port map (
      I0 => axi2ip_rdce(2),
      I1 => axi2ip_rdce(4),
      I2 => axi2ip_rdce(7),
      I3 => axi2ip_rdce(1),
      I4 => axi2ip_rdce(3),
      I5 => axi2ip_rdce(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_12\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => axi2ip_rdce(5),
      I1 => axi2ip_rdce(3),
      I2 => axi2ip_rdce(7),
      I3 => axi2ip_rdce(4),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_13\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3\,
      I1 => I14,
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5\,
      I3 => I15,
      O => sig_ip2axi_rddata1_out(31)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => axi2ip_rdce(13),
      I1 => axi2ip_rdce(12),
      I2 => axi2ip_rdce(14),
      I3 => axi2ip_rdce(15),
      I4 => axi2ip_rdce(11),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00015554"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_9\,
      I1 => axi2ip_rdce(2),
      I2 => axi2ip_rdce(1),
      I3 => axi2ip_rdce(4),
      I4 => axi2ip_rdce(0),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000107"
    )
    port map (
      I0 => axi2ip_rdce(6),
      I1 => axi2ip_rdce(10),
      I2 => axi2ip_rdce(9),
      I3 => axi2ip_rdce(2),
      I4 => axi2ip_rdce(8),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_10\,
      O => \^o5\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010114"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_11\,
      I1 => axi2ip_rdce(1),
      I2 => axi2ip_rdce(0),
      I3 => axi2ip_rdce(8),
      I4 => axi2ip_rdce(6),
      O => \^o4\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFAAA8"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_11\,
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_12\,
      I2 => axi2ip_rdce(9),
      I3 => axi2ip_rdce(10),
      I4 => axi2ip_rdce(8),
      I5 => axi2ip_rdce(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_9\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3\,
      I1 => I56,
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5\,
      I3 => I57,
      O => sig_ip2axi_rddata1_out(3)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3\,
      I1 => I54,
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5\,
      I3 => I55,
      O => sig_ip2axi_rddata1_out(4)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3\,
      I1 => I52,
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5\,
      I3 => I53,
      O => sig_ip2axi_rddata1_out(5)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3\,
      I1 => I50,
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5\,
      I3 => I51,
      O => sig_ip2axi_rddata1_out(6)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3\,
      I1 => I3,
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5\,
      I3 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[7]_i_3\,
      O => sig_ip2axi_rddata1_out(7)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BABF"
    )
    port map (
      I0 => \^o4\,
      I1 => O17(1),
      I2 => \^o5\,
      I3 => O18(1),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[7]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3\,
      I1 => I48,
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5\,
      I3 => I49,
      O => sig_ip2axi_rddata1_out(8)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3\,
      I1 => I46,
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5\,
      I3 => I47,
      O => sig_ip2axi_rddata1_out(9)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(0),
      Q => s_axi_lite_rdata(0),
      R => I79(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(10),
      Q => s_axi_lite_rdata(10),
      R => I79(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(11),
      Q => s_axi_lite_rdata(11),
      R => I79(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(12),
      Q => s_axi_lite_rdata(12),
      R => I79(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(13),
      Q => s_axi_lite_rdata(13),
      R => I79(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(14),
      Q => s_axi_lite_rdata(14),
      R => I79(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(15),
      Q => s_axi_lite_rdata(15),
      R => I79(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(16),
      Q => s_axi_lite_rdata(16),
      R => I79(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(17),
      Q => s_axi_lite_rdata(17),
      R => I79(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(18),
      Q => s_axi_lite_rdata(18),
      R => I79(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(19),
      Q => s_axi_lite_rdata(19),
      R => I79(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(1),
      Q => s_axi_lite_rdata(1),
      R => I79(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(20),
      Q => s_axi_lite_rdata(20),
      R => I79(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(21),
      Q => s_axi_lite_rdata(21),
      R => I79(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(22),
      Q => s_axi_lite_rdata(22),
      R => I79(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(23),
      Q => s_axi_lite_rdata(23),
      R => I79(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(24),
      Q => s_axi_lite_rdata(24),
      R => I79(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(25),
      Q => s_axi_lite_rdata(25),
      R => I79(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(26),
      Q => s_axi_lite_rdata(26),
      R => I79(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(27),
      Q => s_axi_lite_rdata(27),
      R => I79(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(28),
      Q => s_axi_lite_rdata(28),
      R => I79(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(29),
      Q => s_axi_lite_rdata(29),
      R => I79(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(2),
      Q => s_axi_lite_rdata(2),
      R => I79(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(30),
      Q => s_axi_lite_rdata(30),
      R => I79(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(31),
      Q => s_axi_lite_rdata(31),
      R => I79(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(3),
      Q => s_axi_lite_rdata(3),
      R => I79(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(4),
      Q => s_axi_lite_rdata(4),
      R => I79(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(5),
      Q => s_axi_lite_rdata(5),
      R => I79(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(6),
      Q => s_axi_lite_rdata(6),
      R => I79(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(7),
      Q => s_axi_lite_rdata(7),
      R => I79(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(8),
      Q => s_axi_lite_rdata(8),
      R => I79(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(9),
      Q => s_axi_lite_rdata(9),
      R => I79(0)
    );
\GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"003A"
    )
    port map (
      I0 => rvalid,
      I1 => s_axi_lite_rready,
      I2 => \^o2\,
      I3 => sig_rst2lite_bside_reset,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rvalid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \n_0_GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1\,
      Q => \^o2\,
      R => '0'
    );
\GEN_SYNC_WRITE.awvalid_d1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => awvalid,
      I1 => sig_rst2lite_bside_reset,
      I2 => \^o3\,
      O => \n_0_GEN_SYNC_WRITE.awvalid_d1_i_1\
    );
\GEN_SYNC_WRITE.awvalid_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \n_0_GEN_SYNC_WRITE.awvalid_d1_i_1\,
      Q => awvalid_d1,
      R => '0'
    );
\GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => rdy,
      O => \n_0_GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1\
    );
\GEN_SYNC_WRITE.axi2ip_wrce_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => I78,
      Q => \^sig_axi2ip_wrce\(0),
      R => \n_0_GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1\
    );
\GEN_SYNC_WRITE.axi2ip_wrce_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => I72,
      Q => \^sig_axi2ip_wrce\(2),
      R => \n_0_GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1\
    );
\GEN_SYNC_WRITE.axi2ip_wrce_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => I77,
      Q => O16,
      R => \n_0_GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1\
    );
\GEN_SYNC_WRITE.axi2ip_wrce_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => I76,
      Q => \^sig_axi2ip_wrce\(1),
      R => \n_0_GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1\
    );
\GEN_SYNC_WRITE.axi2ip_wrce_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => I75,
      Q => p_0_in1_in,
      R => \n_0_GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1\
    );
\GEN_SYNC_WRITE.axi2ip_wrce_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => I74,
      Q => O15(0),
      R => \n_0_GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1\
    );
\GEN_SYNC_WRITE.axi2ip_wrce_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => I73,
      Q => E(0),
      R => \n_0_GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1\
    );
\GEN_SYNC_WRITE.bvalid_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"003A"
    )
    port map (
      I0 => \^s_axi_lite_wready\,
      I1 => s_axi_lite_bready,
      I2 => \^o3\,
      I3 => sig_rst2lite_bside_reset,
      O => \n_0_GEN_SYNC_WRITE.bvalid_i_i_1\
    );
\GEN_SYNC_WRITE.bvalid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \n_0_GEN_SYNC_WRITE.bvalid_i_i_1\,
      Q => \^o3\,
      R => '0'
    );
\GEN_SYNC_WRITE.rdy_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => wr_addr_cap,
      I1 => wr_data_cap,
      I2 => sig_rst2lite_bside_reset,
      I3 => rdy,
      O => \n_0_GEN_SYNC_WRITE.rdy_i_1\
    );
\GEN_SYNC_WRITE.rdy_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \n_0_GEN_SYNC_WRITE.rdy_i_1\,
      Q => rdy,
      R => '0'
    );
\GEN_SYNC_WRITE.wr_addr_cap_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000ABAA"
    )
    port map (
      I0 => wr_addr_cap,
      I1 => wr_in_progress,
      I2 => awvalid_d1,
      I3 => awvalid,
      I4 => sig_rst2lite_bside_reset,
      I5 => rdy,
      O => \n_0_GEN_SYNC_WRITE.wr_addr_cap_i_1\
    );
\GEN_SYNC_WRITE.wr_addr_cap_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \n_0_GEN_SYNC_WRITE.wr_addr_cap_i_1\,
      Q => wr_addr_cap,
      R => '0'
    );
\GEN_SYNC_WRITE.wr_data_cap_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000BA"
    )
    port map (
      I0 => wr_data_cap,
      I1 => wvalid_d1,
      I2 => wvalid,
      I3 => sig_rst2lite_bside_reset,
      I4 => rdy,
      O => \n_0_GEN_SYNC_WRITE.wr_data_cap_i_1\
    );
\GEN_SYNC_WRITE.wr_data_cap_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \n_0_GEN_SYNC_WRITE.wr_data_cap_i_1\,
      Q => wr_data_cap,
      R => '0'
    );
\GEN_SYNC_WRITE.wr_in_progress_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000BA"
    )
    port map (
      I0 => wr_in_progress,
      I1 => awvalid_d1,
      I2 => awvalid,
      I3 => sig_rst2lite_bside_reset,
      I4 => \^o3\,
      O => \n_0_GEN_SYNC_WRITE.wr_in_progress_i_1\
    );
\GEN_SYNC_WRITE.wr_in_progress_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \n_0_GEN_SYNC_WRITE.wr_in_progress_i_1\,
      Q => wr_in_progress,
      R => '0'
    );
\GEN_SYNC_WRITE.wready_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => rdy,
      Q => \^s_axi_lite_wready\,
      R => '0'
    );
\GEN_SYNC_WRITE.wvalid_d1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => wvalid,
      I1 => sig_rst2lite_bside_reset,
      I2 => \^o3\,
      O => \n_0_GEN_SYNC_WRITE.wvalid_d1_i_1\
    );
\GEN_SYNC_WRITE.wvalid_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \n_0_GEN_SYNC_WRITE.wvalid_d1_i_1\,
      Q => wvalid_d1,
      R => '0'
    );
\araddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(0),
      Q => araddr(2),
      R => sig_rst2lite_bside_reset
    );
\araddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(1),
      Q => araddr(3),
      R => sig_rst2lite_bside_reset
    );
\araddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(2),
      Q => araddr(4),
      R => sig_rst2lite_bside_reset
    );
\araddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(3),
      Q => araddr(5),
      R => sig_rst2lite_bside_reset
    );
arready_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => arvalid,
      I1 => arvalid_d1,
      I2 => \^o2\,
      O => arvalid_re
    );
arready_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => arvalid_re,
      Q => \^o1\,
      R => sig_rst2lite_bside_reset
    );
arvalid_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => arvalid,
      I1 => sig_rst2lite_bside_reset,
      I2 => \^o2\,
      O => n_0_arvalid_d1_i_1
    );
arvalid_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => n_0_arvalid_d1_i_1,
      Q => arvalid_d1,
      R => '0'
    );
arvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_arvalid,
      Q => arvalid,
      R => sig_rst2lite_bside_reset
    );
awvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awvalid,
      Q => awvalid,
      R => sig_rst2lite_bside_reset
    );
\dmacr_i[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE2"
    )
    port map (
      I0 => I71,
      I1 => \^sig_axi2ip_wrce\(0),
      I2 => s_axi_lite_wdata(1),
      I3 => \n_0_dmacr_i[23]_i_2\,
      I4 => sig_rst2reg_reset,
      O => O14
    );
\dmacr_i[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
    port map (
      I0 => I70,
      I1 => \^sig_axi2ip_wrce\(0),
      I2 => s_axi_lite_wdata(2),
      I3 => \n_0_dmacr_i[23]_i_2\,
      I4 => sig_rst2reg_reset,
      O => O13
    );
\dmacr_i[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
    port map (
      I0 => I69,
      I1 => \^sig_axi2ip_wrce\(0),
      I2 => s_axi_lite_wdata(3),
      I3 => \n_0_dmacr_i[23]_i_2\,
      I4 => sig_rst2reg_reset,
      O => O12
    );
\dmacr_i[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
    port map (
      I0 => I68,
      I1 => \^sig_axi2ip_wrce\(0),
      I2 => s_axi_lite_wdata(4),
      I3 => \n_0_dmacr_i[23]_i_2\,
      I4 => sig_rst2reg_reset,
      O => O11
    );
\dmacr_i[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
    port map (
      I0 => I67,
      I1 => \^sig_axi2ip_wrce\(0),
      I2 => s_axi_lite_wdata(5),
      I3 => \n_0_dmacr_i[23]_i_2\,
      I4 => sig_rst2reg_reset,
      O => O10
    );
\dmacr_i[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
    port map (
      I0 => I66,
      I1 => \^sig_axi2ip_wrce\(0),
      I2 => s_axi_lite_wdata(6),
      I3 => \n_0_dmacr_i[23]_i_2\,
      I4 => sig_rst2reg_reset,
      O => O9
    );
\dmacr_i[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
    port map (
      I0 => I65,
      I1 => \^sig_axi2ip_wrce\(0),
      I2 => s_axi_lite_wdata(7),
      I3 => \n_0_dmacr_i[23]_i_2\,
      I4 => sig_rst2reg_reset,
      O => O8
    );
\dmacr_i[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
    port map (
      I0 => I64,
      I1 => \^sig_axi2ip_wrce\(0),
      I2 => s_axi_lite_wdata(8),
      I3 => \n_0_dmacr_i[23]_i_2\,
      I4 => sig_rst2reg_reset,
      O => O7
    );
\dmacr_i[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => s_axi_lite_wdata(4),
      I1 => s_axi_lite_wdata(5),
      I2 => \^sig_axi2ip_wrce\(0),
      I3 => I1,
      O => \n_0_dmacr_i[23]_i_2\
    );
\dmacr_i[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000F8"
    )
    port map (
      I0 => \^sig_axi2ip_wrce\(0),
      I1 => s_axi_lite_wdata(0),
      I2 => I62,
      I3 => I63(0),
      I4 => sig_rst2reg_reset,
      O => O6
    );
wvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wvalid,
      Q => wvalid,
      R => sig_rst2lite_bside_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_cdma_0_axi_cdma_pulse_gen is
  port (
    O1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    sig_halt_request0 : out STD_LOGIC;
    sig_local_hw_reset_reg : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_halt_cmplt : in STD_LOGIC;
    s_axi_lite_aresetn : in STD_LOGIC;
    sig_axi_por2rst_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0_axi_cdma_pulse_gen : entity is "axi_cdma_pulse_gen";
end axi_cdma_0_axi_cdma_pulse_gen;

architecture STRUCTURE of axi_cdma_0_axi_cdma_pulse_gen is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1\ : STD_LOGIC;
  signal \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2]\ : STD_LOGIC;
  signal \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg_reg[3]\ : STD_LOGIC;
  signal \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg_reg[4]\ : STD_LOGIC;
  signal \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg[5]_i_1\ : STD_LOGIC;
  signal \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg_reg[5]\ : STD_LOGIC;
  signal \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg[6]_i_1\ : STD_LOGIC;
  signal \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg_reg[6]\ : STD_LOGIC;
  signal \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_1\ : STD_LOGIC;
  signal \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg_reg[7]\ : STD_LOGIC;
  signal \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_1\ : STD_LOGIC;
  signal sig_to_edge_detect_reg : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1__0\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg[3]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg[4]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg[5]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg[6]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \GEN_AXI_LITE_SYNC2AXI.sig_dm_soft_reset_n_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of sig_halt_cmplt_i_2 : label is "soft_lutpair195";
begin
  Q(0) <= \^q\(0);
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => sig_to_edge_detect_reg,
      I1 => sig_halt_cmplt,
      I2 => sig_local_hw_reset_reg,
      O => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1__0\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1__0\,
      Q => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]\,
      R => sig_local_hw_reset_reg
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
    port map (
      I0 => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]\,
      I1 => sig_local_hw_reset_reg,
      I2 => sig_halt_cmplt,
      I3 => sig_to_edge_detect_reg,
      O => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1\,
      Q => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2]\,
      R => sig_local_hw_reset_reg
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
    port map (
      I0 => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2]\,
      I1 => sig_local_hw_reset_reg,
      I2 => sig_halt_cmplt,
      I3 => sig_to_edge_detect_reg,
      O => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg[3]_i_1\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg[3]_i_1\,
      Q => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg_reg[3]\,
      R => sig_local_hw_reset_reg
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
    port map (
      I0 => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg_reg[3]\,
      I1 => sig_local_hw_reset_reg,
      I2 => sig_halt_cmplt,
      I3 => sig_to_edge_detect_reg,
      O => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg[4]_i_1\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg[4]_i_1\,
      Q => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg_reg[4]\,
      R => sig_local_hw_reset_reg
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
    port map (
      I0 => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg_reg[4]\,
      I1 => sig_local_hw_reset_reg,
      I2 => sig_halt_cmplt,
      I3 => sig_to_edge_detect_reg,
      O => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg[5]_i_1\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg[5]_i_1\,
      Q => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg_reg[5]\,
      R => sig_local_hw_reset_reg
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
    port map (
      I0 => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg_reg[5]\,
      I1 => sig_local_hw_reset_reg,
      I2 => sig_halt_cmplt,
      I3 => sig_to_edge_detect_reg,
      O => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg[6]_i_1\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg[6]_i_1\,
      Q => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg_reg[6]\,
      R => sig_local_hw_reset_reg
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
    port map (
      I0 => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg_reg[6]\,
      I1 => sig_local_hw_reset_reg,
      I2 => sig_halt_cmplt,
      I3 => sig_to_edge_detect_reg,
      O => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_1\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_1\,
      Q => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg_reg[7]\,
      R => sig_local_hw_reset_reg
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg_reg[7]\,
      I1 => sig_to_edge_detect_reg,
      I2 => sig_halt_cmplt,
      O => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_1\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_1\,
      Q => \^q\(0),
      R => sig_local_hw_reset_reg
    );
\GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => \^q\(0),
      I1 => s_axi_lite_aresetn,
      I2 => sig_axi_por2rst_out,
      O => O3
    );
\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => \^q\(0),
      I1 => s_axi_lite_aresetn,
      I2 => sig_axi_por2rst_out,
      O => O1
    );
\GEN_AXI_LITE_SYNC2AXI.sig_dm_soft_reset_n_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^q\(0),
      I1 => sig_axi_por2rst_out,
      O => O2
    );
sig_halt_cmplt_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^q\(0),
      I1 => sig_local_hw_reset_reg,
      O => sig_halt_request0
    );
sig_to_edge_detect_reg_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_halt_cmplt,
      Q => sig_to_edge_detect_reg,
      R => sig_local_hw_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_cdma_0_axi_cdma_pulse_gen__parameterized0\ is
  port (
    O1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_local_hw_reset_reg : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0_axi_cdma_pulse_gen__parameterized0\ : entity is "axi_cdma_pulse_gen";
end \axi_cdma_0_axi_cdma_pulse_gen__parameterized0\;

architecture STRUCTURE of \axi_cdma_0_axi_cdma_pulse_gen__parameterized0\ is
  signal \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1\ : STD_LOGIC;
  signal \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1__0\ : STD_LOGIC;
  signal sig_to_edge_detect_reg : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1__0\ : label is "soft_lutpair189";
begin
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => sig_to_edge_detect_reg,
      I1 => sig_local_hw_reset_reg,
      I2 => Q(0),
      O => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1\,
      Q => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]\,
      R => sig_local_hw_reset_reg
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]\,
      I1 => Q(0),
      I2 => sig_to_edge_detect_reg,
      O => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1__0\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1__0\,
      Q => O1(0),
      R => sig_local_hw_reset_reg
    );
sig_to_edge_detect_reg_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => Q(0),
      Q => sig_to_edge_detect_reg,
      R => sig_local_hw_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_cdma_0_axi_cdma_pulse_gen__parameterized1\ is
  port (
    sig_to_edge_detect_reg_0 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    cdma_tvect_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    O11 : out STD_LOGIC;
    sig_rst2sgcntlr_reset : in STD_LOGIC;
    sig_reg2sg_tailpntr_updated : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_pulse_trigger_1 : in STD_LOGIC;
    sig_reg2cntlr_sg_mode : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_shtdwn_sm_set_cmplt : in STD_LOGIC;
    ch1_delay_cnt_en : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I6 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0_axi_cdma_pulse_gen__parameterized1\ : entity is "axi_cdma_pulse_gen";
end \axi_cdma_0_axi_cdma_pulse_gen__parameterized1\;

architecture STRUCTURE of \axi_cdma_0_axi_cdma_pulse_gen__parameterized1\ is
  signal \^o1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \cdma_tvect_out[9]_INST_0\ : label is "soft_lutpair197";
begin
  O1 <= \^o1\;
\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_pulse_trigger_1,
      Q => \^o1\,
      R => sig_rst2sgcntlr_reset
    );
\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF10"
    )
    port map (
      I0 => sig_shtdwn_sm_set_cmplt,
      I1 => \^o1\,
      I2 => ch1_delay_cnt_en,
      I3 => I1(0),
      I4 => I6,
      O => O11
    );
\cdma_tvect_out[9]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o1\,
      I1 => sig_shtdwn_sm_set_cmplt,
      O => cdma_tvect_out(0)
    );
sig_dma_go_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \^o1\,
      I1 => sig_reg2cntlr_sg_mode,
      I2 => I3(0),
      O => O5
    );
sig_to_edge_detect_reg_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_reg2sg_tailpntr_updated,
      Q => sig_to_edge_detect_reg_0,
      R => sig_rst2sgcntlr_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_cdma_0_axi_cdma_pulse_gen__parameterized1_5\ is
  port (
    in00 : out STD_LOGIC;
    sig_rst2sgcntlr_reset : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_do_shutdown : in STD_LOGIC;
    sig_update_idle_rising : in STD_LOGIC;
    sig_sg2sgcntlr_ftch_idle : in STD_LOGIC;
    I1 : in STD_LOGIC;
    \p_2_in__0\ : in STD_LOGIC;
    I2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0_axi_cdma_pulse_gen__parameterized1_5\ : entity is "axi_cdma_pulse_gen";
end \axi_cdma_0_axi_cdma_pulse_gen__parameterized1_5\;

architecture STRUCTURE of \axi_cdma_0_axi_cdma_pulse_gen__parameterized1_5\ is
  signal sig_pulse_trigger : STD_LOGIC;
  signal sig_shutdown_idle : STD_LOGIC;
  signal sig_shutdown_idle_rising : STD_LOGIC;
  signal sig_to_edge_detect_reg : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DO_SINGLE_CLK_PULSE.sig_pulse_out_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of sig_to_edge_detect_reg_i_1 : label is "soft_lutpair198";
begin
\DO_SINGLE_CLK_PULSE.sig_pulse_out_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => sig_do_shutdown,
      I1 => I2,
      I2 => sig_to_edge_detect_reg,
      O => sig_pulse_trigger
    );
\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_pulse_trigger,
      Q => sig_shutdown_idle_rising,
      R => sig_rst2sgcntlr_reset
    );
sig_idle_set_inferred_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABAAAAAAA"
    )
    port map (
      I0 => sig_shutdown_idle_rising,
      I1 => sig_do_shutdown,
      I2 => sig_update_idle_rising,
      I3 => sig_sg2sgcntlr_ftch_idle,
      I4 => I1,
      I5 => \p_2_in__0\,
      O => in00
    );
sig_to_edge_detect_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => I2,
      I1 => sig_do_shutdown,
      O => sig_shutdown_idle
    );
sig_to_edge_detect_reg_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_shutdown_idle,
      Q => sig_to_edge_detect_reg,
      R => sig_rst2sgcntlr_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_cdma_0_axi_cdma_pulse_gen__parameterized1_6\ is
  port (
    sig_to_edge_detect_reg : out STD_LOGIC;
    sig_update_idle_rising : out STD_LOGIC;
    sig_rst2sgcntlr_reset : in STD_LOGIC;
    sig_sg2sgcntlr_updt_idle : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_pulse_trigger : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0_axi_cdma_pulse_gen__parameterized1_6\ : entity is "axi_cdma_pulse_gen";
end \axi_cdma_0_axi_cdma_pulse_gen__parameterized1_6\;

architecture STRUCTURE of \axi_cdma_0_axi_cdma_pulse_gen__parameterized1_6\ is
begin
\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_pulse_trigger,
      Q => sig_update_idle_rising,
      R => sig_rst2sgcntlr_reset
    );
sig_to_edge_detect_reg_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sg2sgcntlr_updt_idle,
      Q => sig_to_edge_detect_reg,
      R => sig_rst2sgcntlr_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_cdma_0_axi_cdma_pulse_gen__parameterized1_7\ is
  port (
    sig_to_edge_detect_reg : out STD_LOGIC;
    O1 : out STD_LOGIC;
    sig_local_hw_reset_reg : in STD_LOGIC;
    sig_reg2rst_soft_reset : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_pulse_trigger : in STD_LOGIC;
    sig_rst2s2mm_halt : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0_axi_cdma_pulse_gen__parameterized1_7\ : entity is "axi_cdma_pulse_gen";
end \axi_cdma_0_axi_cdma_pulse_gen__parameterized1_7\;

architecture STRUCTURE of \axi_cdma_0_axi_cdma_pulse_gen__parameterized1_7\ is
  signal sig_pulse_out : STD_LOGIC;
begin
\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_pulse_trigger,
      Q => sig_pulse_out,
      R => sig_local_hw_reset_reg
    );
sig_halt_request_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
    port map (
      I0 => sig_rst2s2mm_halt,
      I1 => sig_pulse_out,
      I2 => sig_local_hw_reset_reg,
      I3 => Q(0),
      O => O1
    );
sig_to_edge_detect_reg_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_reg2rst_soft_reset,
      Q => sig_to_edge_detect_reg,
      R => sig_local_hw_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_cdma_0_axi_cdma_register is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    cdma_introut : out STD_LOGIC;
    sig_reg2sg_irqthresh_wren : out STD_LOGIC;
    sig_reg2sg_tailpntr_updated : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    p_11_out : out STD_LOGIC;
    cyclic_enable : out STD_LOGIC;
    O27 : out STD_LOGIC_VECTOR ( 59 downto 0 );
    O28 : out STD_LOGIC_VECTOR ( 59 downto 0 );
    O29 : out STD_LOGIC;
    O30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_4_out : out STD_LOGIC;
    O31 : out STD_LOGIC;
    O32 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O33 : out STD_LOGIC;
    O34 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    O35 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O36 : out STD_LOGIC;
    O37 : out STD_LOGIC;
    O38 : out STD_LOGIC;
    O39 : out STD_LOGIC;
    O40 : out STD_LOGIC;
    O41 : out STD_LOGIC;
    O42 : out STD_LOGIC;
    O43 : out STD_LOGIC;
    O44 : out STD_LOGIC;
    O45 : out STD_LOGIC;
    O46 : out STD_LOGIC;
    O47 : out STD_LOGIC;
    O48 : out STD_LOGIC;
    O49 : out STD_LOGIC;
    O50 : out STD_LOGIC;
    O51 : out STD_LOGIC;
    O52 : out STD_LOGIC;
    O53 : out STD_LOGIC;
    O54 : out STD_LOGIC;
    O55 : out STD_LOGIC;
    O56 : out STD_LOGIC;
    O57 : out STD_LOGIC;
    O58 : out STD_LOGIC;
    O59 : out STD_LOGIC;
    O60 : out STD_LOGIC;
    O61 : out STD_LOGIC;
    O62 : out STD_LOGIC;
    O63 : out STD_LOGIC;
    O64 : out STD_LOGIC;
    O65 : out STD_LOGIC;
    O66 : out STD_LOGIC;
    O67 : out STD_LOGIC;
    O68 : out STD_LOGIC;
    O69 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O70 : out STD_LOGIC;
    O71 : out STD_LOGIC;
    O72 : out STD_LOGIC;
    O73 : out STD_LOGIC;
    O74 : out STD_LOGIC;
    O75 : out STD_LOGIC;
    O76 : out STD_LOGIC;
    O77 : out STD_LOGIC;
    O78 : out STD_LOGIC;
    O79 : out STD_LOGIC;
    O80 : out STD_LOGIC;
    O81 : out STD_LOGIC;
    O82 : out STD_LOGIC;
    O83 : out STD_LOGIC;
    O84 : out STD_LOGIC;
    O85 : out STD_LOGIC;
    O86 : out STD_LOGIC;
    O87 : out STD_LOGIC;
    in0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O88 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O89 : out STD_LOGIC;
    data_concat : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_pulse_trigger : out STD_LOGIC;
    sig_pulse_trigger_0 : out STD_LOGIC;
    O90 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_rst2reg_reset : in STD_LOGIC;
    sig_axi2ip_wrce : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    p_0_in1_in : in STD_LOGIC;
    sg_ftch_error0 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sgcntlr2reg_new_curdesc_wren : in STD_LOGIC;
    m_axis_ftch1_tdata_new : in STD_LOGIC_VECTOR ( 5 downto 0 );
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_shtdwn_sm_set_cmplt : in STD_LOGIC;
    sig_sgcntl2reg_idle_clr : in STD_LOGIC;
    ch1_ftch_active : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 59 downto 0 );
    I19 : in STD_LOGIC_VECTOR ( 59 downto 0 );
    I20 : in STD_LOGIC;
    sig_rst2sgcntlr_reset : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    I21 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    I23 : in STD_LOGIC;
    I24 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch1_delay_cnt_en : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_rst2sg_resetn : in STD_LOGIC;
    I25 : in STD_LOGIC;
    I26 : in STD_LOGIC_VECTOR ( 22 downto 0 );
    sig_to_edge_detect_reg : in STD_LOGIC;
    sig_to_edge_detect_reg_1 : in STD_LOGIC;
    I27 : in STD_LOGIC;
    cdma_tvect_out : in STD_LOGIC_VECTOR ( 4 downto 0 );
    I28 : in STD_LOGIC;
    I29 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 25 downto 0 );
    I30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I31 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0_axi_cdma_register : entity is "axi_cdma_register";
end axi_cdma_0_axi_cdma_register;

architecture STRUCTURE of axi_cdma_0_axi_cdma_register is
  signal \^o1\ : STD_LOGIC;
  signal \^o10\ : STD_LOGIC;
  signal \^o11\ : STD_LOGIC;
  signal \^o12\ : STD_LOGIC;
  signal \^o13\ : STD_LOGIC;
  signal \^o14\ : STD_LOGIC;
  signal \^o15\ : STD_LOGIC;
  signal \^o16\ : STD_LOGIC;
  signal \^o17\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o34\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^o35\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^o4\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal \^o69\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^o7\ : STD_LOGIC;
  signal \^o8\ : STD_LOGIC;
  signal \^o87\ : STD_LOGIC;
  signal \^o9\ : STD_LOGIC;
  signal \^o90\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dma_cyclic : STD_LOGIC;
  signal dma_keyhole_read : STD_LOGIC;
  signal dma_keyhole_write : STD_LOGIC;
  signal error_d1 : STD_LOGIC;
  signal error_pointer_set : STD_LOGIC;
  signal introut0 : STD_LOGIC;
  signal irqdelay_wren0 : STD_LOGIC;
  signal irqthresh_wren0 : STD_LOGIC;
  signal \n_0_GEN_DMACR_SG.sig_dly_irqen_reg_reg\ : STD_LOGIC;
  signal \n_0_GEN_DMACR_SG.sig_err_irqen_reg_reg\ : STD_LOGIC;
  signal \n_0_GEN_DMACR_SG.sig_ioc_irqen_reg_reg\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_8\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_9\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_10\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_11\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_12\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_5\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_6\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_7\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_9\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4\ : STD_LOGIC;
  signal \n_0_curdesc_lsb_i[0]_i_1\ : STD_LOGIC;
  signal \n_0_curdesc_lsb_i[1]_i_1\ : STD_LOGIC;
  signal \n_0_curdesc_lsb_i[2]_i_1\ : STD_LOGIC;
  signal \n_0_curdesc_lsb_i[31]_i_2\ : STD_LOGIC;
  signal \n_0_curdesc_lsb_i[3]_i_1\ : STD_LOGIC;
  signal \n_0_curdesc_lsb_i[4]_i_1\ : STD_LOGIC;
  signal \n_0_curdesc_lsb_i[5]_i_1\ : STD_LOGIC;
  signal n_0_currdesc_updated_i_1 : STD_LOGIC;
  signal n_0_currdesc_updated_i_2 : STD_LOGIC;
  signal n_0_dly_irq_i_1 : STD_LOGIC;
  signal n_0_dly_irq_reg : STD_LOGIC;
  signal n_0_dma_interr_i_1 : STD_LOGIC;
  signal n_0_dma_interr_reg : STD_LOGIC;
  signal \n_0_dmacr_i_reg[24]\ : STD_LOGIC;
  signal \n_0_dmacr_i_reg[26]\ : STD_LOGIC;
  signal \n_0_dmacr_i_reg[27]\ : STD_LOGIC;
  signal \n_0_dmacr_i_reg[28]\ : STD_LOGIC;
  signal \n_0_dmacr_i_reg[30]\ : STD_LOGIC;
  signal n_0_err_irq_i_1 : STD_LOGIC;
  signal n_0_err_irq_i_2 : STD_LOGIC;
  signal n_0_err_irq_reg : STD_LOGIC;
  signal n_0_error_d1_i_1 : STD_LOGIC;
  signal n_0_error_pointer_set_i_1 : STD_LOGIC;
  signal n_0_idle_i_1 : STD_LOGIC;
  signal n_0_idle_reg : STD_LOGIC;
  signal n_0_ioc_irq_i_1 : STD_LOGIC;
  signal n_0_ioc_irq_reg : STD_LOGIC;
  signal n_0_irqdelay_wren_i_2 : STD_LOGIC;
  signal n_0_irqdelay_wren_i_3 : STD_LOGIC;
  signal n_0_irqdelay_wren_i_4 : STD_LOGIC;
  signal n_0_irqthresh_wren_i_2 : STD_LOGIC;
  signal n_0_irqthresh_wren_i_3 : STD_LOGIC;
  signal n_0_irqthresh_wren_i_4 : STD_LOGIC;
  signal \n_0_sig_btt_register_reg[0]\ : STD_LOGIC;
  signal \n_0_sig_btt_register_reg[10]\ : STD_LOGIC;
  signal \n_0_sig_btt_register_reg[11]\ : STD_LOGIC;
  signal \n_0_sig_btt_register_reg[12]\ : STD_LOGIC;
  signal \n_0_sig_btt_register_reg[13]\ : STD_LOGIC;
  signal \n_0_sig_btt_register_reg[14]\ : STD_LOGIC;
  signal \n_0_sig_btt_register_reg[15]\ : STD_LOGIC;
  signal \n_0_sig_btt_register_reg[16]\ : STD_LOGIC;
  signal \n_0_sig_btt_register_reg[17]\ : STD_LOGIC;
  signal \n_0_sig_btt_register_reg[18]\ : STD_LOGIC;
  signal \n_0_sig_btt_register_reg[19]\ : STD_LOGIC;
  signal \n_0_sig_btt_register_reg[1]\ : STD_LOGIC;
  signal \n_0_sig_btt_register_reg[20]\ : STD_LOGIC;
  signal \n_0_sig_btt_register_reg[21]\ : STD_LOGIC;
  signal \n_0_sig_btt_register_reg[22]\ : STD_LOGIC;
  signal \n_0_sig_btt_register_reg[2]\ : STD_LOGIC;
  signal \n_0_sig_btt_register_reg[3]\ : STD_LOGIC;
  signal \n_0_sig_btt_register_reg[4]\ : STD_LOGIC;
  signal \n_0_sig_btt_register_reg[5]\ : STD_LOGIC;
  signal \n_0_sig_btt_register_reg[6]\ : STD_LOGIC;
  signal \n_0_sig_btt_register_reg[7]\ : STD_LOGIC;
  signal \n_0_sig_btt_register_reg[8]\ : STD_LOGIC;
  signal \n_0_sig_btt_register_reg[9]\ : STD_LOGIC;
  signal n_0_sig_dma_go_i_1 : STD_LOGIC;
  signal \n_0_taildesc_lsb_i[0]_i_1\ : STD_LOGIC;
  signal \n_0_taildesc_lsb_i[1]_i_1\ : STD_LOGIC;
  signal \n_0_taildesc_lsb_i[2]_i_1\ : STD_LOGIC;
  signal \n_0_taildesc_lsb_i[3]_i_1\ : STD_LOGIC;
  signal \n_0_taildesc_lsb_i[4]_i_1\ : STD_LOGIC;
  signal \n_0_taildesc_lsb_i[5]_i_1\ : STD_LOGIC;
  signal \n_1_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4\ : STD_LOGIC;
  signal \n_2_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_2\ : STD_LOGIC;
  signal \n_2_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4\ : STD_LOGIC;
  signal \n_3_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_2\ : STD_LOGIC;
  signal \n_3_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4\ : STD_LOGIC;
  signal \^p_4_out\ : STD_LOGIC;
  signal sg_updt_error0 : STD_LOGIC;
  signal sig_btt_register_del : STD_LOGIC;
  signal sig_reg2cntlr_dest_addr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_reg2cntlr_src_addr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_reg2sg_irqdelay_wren : STD_LOGIC;
  signal sig_reg2sg_taildesc : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal \^sig_reg2sg_tailpntr_updated\ : STD_LOGIC;
  signal sig_reg2sgcntlr_currdesc_updated : STD_LOGIC;
  signal \NLW_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \GEN_QUEUE.FTCH_QUEUE_I_i_30\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_3\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[0]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[0]_i_1__0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[10]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[10]_i_1__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[11]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[11]_i_1__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[12]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[12]_i_1__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[13]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[13]_i_1__0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[14]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[14]_i_1__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[15]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[15]_i_1__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[16]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[16]_i_1__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[17]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[17]_i_1__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[18]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[18]_i_1__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[19]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[19]_i_1__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[1]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[1]_i_1__0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[20]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[20]_i_1__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[21]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[21]_i_1__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[22]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[23]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[23]_i_1__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[2]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[2]_i_1__0\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[32]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[32]_i_1__0\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[33]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[33]_i_1__0\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[34]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[34]_i_1__0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[35]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[35]_i_1__0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[36]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[36]_i_1__0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[37]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[37]_i_1__0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[38]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[38]_i_1__0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[39]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[39]_i_1__0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[3]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[3]_i_1__0\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[40]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[40]_i_1__0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[41]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[41]_i_1__0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[42]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[42]_i_1__0\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[43]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[43]_i_1__0\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[44]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[44]_i_1__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[45]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[45]_i_1__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[46]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[46]_i_1__0\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[47]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[47]_i_1__0\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[48]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[48]_i_1__0\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[49]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[49]_i_1__0\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[4]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[4]_i_1__0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[50]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[50]_i_1__0\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[51]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[51]_i_1__0\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[52]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[52]_i_1__0\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[53]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[53]_i_1__0\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[54]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[54]_i_1__0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[55]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[55]_i_1__0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[56]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[56]_i_1__0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[57]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[57]_i_1__0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[58]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[58]_i_1__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[59]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[59]_i_1__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1__0\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[60]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[60]_i_1__0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[61]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[61]_i_1__0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[62]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[62]_i_1__0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1__1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1__2\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[64]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[64]_i_1__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[65]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[65]_i_1__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[66]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[66]_i_1__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[67]_i_2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[67]_i_2__0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1__1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1__2\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1__1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1__2\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[8]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[8]_i_1__0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[9]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[9]_i_1__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \curdesc_lsb_i[0]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \curdesc_lsb_i[1]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \curdesc_lsb_i[2]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \curdesc_lsb_i[3]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \curdesc_lsb_i[4]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \curdesc_lsb_i[5]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of currdesc_updated_i_2 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of dma_interr_i_1 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of error_pointer_set_i_1 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \sig_cmd_tag_cntr[3]_i_2\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of sig_sg_run_i_1 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \taildesc_lsb_i[0]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \taildesc_lsb_i[1]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \taildesc_lsb_i[2]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \taildesc_lsb_i[3]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \taildesc_lsb_i[4]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \taildesc_lsb_i[5]_i_1\ : label is "soft_lutpair121";
begin
  O1 <= \^o1\;
  O10 <= \^o10\;
  O11 <= \^o11\;
  O12 <= \^o12\;
  O13 <= \^o13\;
  O14 <= \^o14\;
  O15 <= \^o15\;
  O16 <= \^o16\;
  O17 <= \^o17\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  O34(6 downto 0) <= \^o34\(6 downto 0);
  O35(31 downto 0) <= \^o35\(31 downto 0);
  O4 <= \^o4\;
  O5 <= \^o5\;
  O6 <= \^o6\;
  O69(2 downto 0) <= \^o69\(2 downto 0);
  O7 <= \^o7\;
  O8 <= \^o8\;
  O87 <= \^o87\;
  O9 <= \^o9\;
  O90(0) <= \^o90\(0);
  Q(2 downto 0) <= \^q\(2 downto 0);
  p_4_out <= \^p_4_out\;
  sig_reg2sg_tailpntr_updated <= \^sig_reg2sg_tailpntr_updated\;
\DO_SINGLE_CLK_PULSE.sig_pulse_out_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o2\,
      I1 => sig_to_edge_detect_reg,
      O => sig_pulse_trigger
    );
\DO_SINGLE_CLK_PULSE.sig_pulse_out_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^sig_reg2sg_tailpntr_updated\,
      I1 => sig_to_edge_detect_reg_1,
      O => sig_pulse_trigger_0
    );
\GEN_DMACR_SG.sig_dly_irqen_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(0),
      D => s_axi_lite_wdata(13),
      Q => \n_0_GEN_DMACR_SG.sig_dly_irqen_reg_reg\,
      R => sig_rst2reg_reset
    );
\GEN_DMACR_SG.sig_err_irqen_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(0),
      D => s_axi_lite_wdata(14),
      Q => \n_0_GEN_DMACR_SG.sig_err_irqen_reg_reg\,
      R => sig_rst2reg_reset
    );
\GEN_DMACR_SG.sig_ioc_irqen_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(0),
      D => s_axi_lite_wdata(12),
      Q => \n_0_GEN_DMACR_SG.sig_ioc_irqen_reg_reg\,
      R => sig_rst2reg_reset
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0080"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4\,
      I1 => I17,
      I2 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6\,
      I3 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7\,
      I4 => \^p_4_out\,
      O => O30(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
    port map (
      I0 => \^o87\,
      I1 => sig_reg2sg_irqdelay_wren,
      I2 => ch1_delay_cnt_en,
      I3 => sig_sgcntl2reg_idle_clr,
      I4 => sig_shtdwn_sm_set_cmplt,
      O => \^p_4_out\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4\,
      I1 => I17,
      I2 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6\,
      I3 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7\,
      O => p_11_out
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF02FF"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_8\,
      I1 => \n_0_dmacr_i_reg[24]\,
      I2 => \^q\(0),
      I3 => sig_rst2sg_resetn,
      I4 => I25,
      I5 => n_0_dly_irq_reg,
      O => \^o87\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000A200"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_9\,
      I1 => \n_0_dmacr_i_reg[26]\,
      I2 => I18(2),
      I3 => E(0),
      I4 => sig_shtdwn_sm_set_cmplt,
      I5 => sig_sgcntl2reg_idle_clr,
      O => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9909000099099909"
    )
    port map (
      I0 => \n_0_dmacr_i_reg[28]\,
      I1 => I18(4),
      I2 => I18(3),
      I3 => \n_0_dmacr_i_reg[27]\,
      I4 => \n_0_dmacr_i_reg[26]\,
      I5 => I18(2),
      O => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_dmacr_i_reg[24]\,
      I2 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_8\,
      O => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_dmacr_i_reg[27]\,
      I1 => \n_0_dmacr_i_reg[26]\,
      I2 => \n_0_dmacr_i_reg[30]\,
      I3 => \^q\(2),
      I4 => \n_0_dmacr_i_reg[28]\,
      I5 => \^q\(1),
      O => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_8\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9099000000009099"
    )
    port map (
      I0 => \n_0_dmacr_i_reg[24]\,
      I1 => I18(0),
      I2 => I18(3),
      I3 => \n_0_dmacr_i_reg[27]\,
      I4 => I18(6),
      I5 => \n_0_dmacr_i_reg[30]\,
      O => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_9\
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => sig_reg2sg_taildesc(19),
      I1 => I26(10),
      I2 => I26(11),
      I3 => sig_reg2sg_taildesc(20),
      I4 => I26(9),
      I5 => sig_reg2sg_taildesc(18),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_10\
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => sig_reg2sg_taildesc(16),
      I1 => I26(7),
      I2 => I26(8),
      I3 => sig_reg2sg_taildesc(17),
      I4 => I26(6),
      I5 => \^o34\(6),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_11\
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => sig_reg2sg_taildesc(13),
      I1 => I26(4),
      I2 => I26(5),
      I3 => sig_reg2sg_taildesc(14),
      I4 => I26(3),
      I5 => sig_reg2sg_taildesc(12),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_12\
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => sig_reg2sg_taildesc(5),
      I1 => I26(2),
      I2 => I26(1),
      I3 => sig_reg2sg_taildesc(4),
      I4 => I26(0),
      I5 => sig_reg2sg_taildesc(3),
      O => S(0)
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => sig_reg2sg_taildesc(31),
      I1 => I26(22),
      I2 => sig_reg2sg_taildesc(30),
      I3 => I26(21),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_5\
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => sig_reg2sg_taildesc(28),
      I1 => I26(19),
      I2 => I26(20),
      I3 => sig_reg2sg_taildesc(29),
      I4 => I26(18),
      I5 => sig_reg2sg_taildesc(27),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_6\
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => sig_reg2sg_taildesc(24),
      I1 => I26(15),
      I2 => I26(17),
      I3 => sig_reg2sg_taildesc(26),
      I4 => I26(16),
      I5 => sig_reg2sg_taildesc(25),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_7\
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => sig_reg2sg_taildesc(22),
      I1 => I26(13),
      I2 => I26(14),
      I3 => sig_reg2sg_taildesc(23),
      I4 => I26(12),
      I5 => sig_reg2sg_taildesc(21),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_9\
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4\,
      CO(3) => \NLW_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_2_CO_UNCONNECTED\(3),
      CO(2) => O32(0),
      CO(1) => \n_2_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_2\,
      CO(0) => \n_3_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_5\,
      S(1) => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_6\,
      S(0) => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_7\
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4\: unisim.vcomponents.CARRY4
    port map (
      CI => CO(0),
      CO(3) => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4\,
      CO(2) => \n_1_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4\,
      CO(1) => \n_2_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4\,
      CO(0) => \n_3_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_9\,
      S(2) => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_10\,
      S(1) => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_11\,
      S(0) => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_12\
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => m_axi_sg_rdata(0),
      I1 => dma_cyclic,
      I2 => ch1_ftch_active,
      O => data_concat(0)
    );
\GEN_STALE_DESC_CHECK.ftch_stale_desc_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ch1_ftch_active,
      I1 => dma_cyclic,
      O => cyclic_enable
    );
\GEN_SYNC_READ.s_axi_lite_rdata[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"305F3F5F"
    )
    port map (
      I0 => sig_reg2cntlr_dest_addr(0),
      I1 => sig_reg2cntlr_src_addr(0),
      I2 => I16,
      I3 => I15,
      I4 => \n_0_sig_btt_register_reg[0]\,
      O => O73
    );
\GEN_SYNC_READ.s_axi_lite_rdata[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"305F3F5F"
    )
    port map (
      I0 => sig_reg2cntlr_dest_addr(10),
      I1 => sig_reg2cntlr_src_addr(10),
      I2 => I16,
      I3 => I15,
      I4 => \n_0_sig_btt_register_reg[10]\,
      O => O57
    );
\GEN_SYNC_READ.s_axi_lite_rdata[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F5F503F3"
    )
    port map (
      I0 => \^o9\,
      I1 => \^o34\(4),
      I2 => I15,
      I3 => \^o35\(10),
      I4 => I16,
      O => O56
    );
\GEN_SYNC_READ.s_axi_lite_rdata[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"305F3F5F"
    )
    port map (
      I0 => sig_reg2cntlr_dest_addr(11),
      I1 => sig_reg2cntlr_src_addr(11),
      I2 => I16,
      I3 => I15,
      I4 => \n_0_sig_btt_register_reg[11]\,
      O => O55
    );
\GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D331DFF"
    )
    port map (
      I0 => \n_0_sig_btt_register_reg[12]\,
      I1 => I16,
      I2 => sig_reg2cntlr_src_addr(12),
      I3 => I15,
      I4 => sig_reg2cntlr_dest_addr(12),
      O => O53
    );
\GEN_SYNC_READ.s_axi_lite_rdata[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
    port map (
      I0 => n_0_ioc_irq_reg,
      I1 => \n_0_GEN_DMACR_SG.sig_ioc_irqen_reg_reg\,
      I2 => I16,
      I3 => sig_reg2sg_taildesc(12),
      I4 => I15,
      I5 => \^o35\(12),
      O => O54
    );
\GEN_SYNC_READ.s_axi_lite_rdata[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"305F3F5F"
    )
    port map (
      I0 => sig_reg2cntlr_dest_addr(13),
      I1 => sig_reg2cntlr_src_addr(13),
      I2 => I16,
      I3 => I15,
      I4 => \n_0_sig_btt_register_reg[13]\,
      O => O51
    );
\GEN_SYNC_READ.s_axi_lite_rdata[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
    port map (
      I0 => n_0_dly_irq_reg,
      I1 => \n_0_GEN_DMACR_SG.sig_dly_irqen_reg_reg\,
      I2 => I16,
      I3 => sig_reg2sg_taildesc(13),
      I4 => I15,
      I5 => \^o35\(13),
      O => O52
    );
\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"305F3F5F"
    )
    port map (
      I0 => sig_reg2cntlr_dest_addr(14),
      I1 => sig_reg2cntlr_src_addr(14),
      I2 => I16,
      I3 => I15,
      I4 => \n_0_sig_btt_register_reg[14]\,
      O => O49
    );
\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
    port map (
      I0 => n_0_err_irq_reg,
      I1 => \n_0_GEN_DMACR_SG.sig_err_irqen_reg_reg\,
      I2 => I16,
      I3 => sig_reg2sg_taildesc(14),
      I4 => I15,
      I5 => \^o35\(14),
      O => O50
    );
\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"305F3F5F"
    )
    port map (
      I0 => sig_reg2cntlr_dest_addr(15),
      I1 => sig_reg2cntlr_src_addr(15),
      I2 => I16,
      I3 => I15,
      I4 => \n_0_sig_btt_register_reg[15]\,
      O => O48
    );
\GEN_SYNC_READ.s_axi_lite_rdata[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"305F3F5F"
    )
    port map (
      I0 => sig_reg2cntlr_dest_addr(16),
      I1 => sig_reg2cntlr_src_addr(16),
      I2 => I16,
      I3 => I15,
      I4 => \n_0_sig_btt_register_reg[16]\,
      O => O47
    );
\GEN_SYNC_READ.s_axi_lite_rdata[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
    port map (
      I0 => I24(0),
      I1 => \^o17\,
      I2 => I16,
      I3 => sig_reg2sg_taildesc(16),
      I4 => I15,
      I5 => \^o35\(16),
      O => O77
    );
\GEN_SYNC_READ.s_axi_lite_rdata[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D331DFF"
    )
    port map (
      I0 => \n_0_sig_btt_register_reg[17]\,
      I1 => I16,
      I2 => sig_reg2cntlr_src_addr(17),
      I3 => I15,
      I4 => sig_reg2cntlr_dest_addr(17),
      O => O46
    );
\GEN_SYNC_READ.s_axi_lite_rdata[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
    port map (
      I0 => I24(1),
      I1 => \^o16\,
      I2 => I16,
      I3 => sig_reg2sg_taildesc(17),
      I4 => I15,
      I5 => \^o35\(17),
      O => O78
    );
\GEN_SYNC_READ.s_axi_lite_rdata[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D331DFF"
    )
    port map (
      I0 => \n_0_sig_btt_register_reg[18]\,
      I1 => I16,
      I2 => sig_reg2cntlr_src_addr(18),
      I3 => I15,
      I4 => sig_reg2cntlr_dest_addr(18),
      O => O44
    );
\GEN_SYNC_READ.s_axi_lite_rdata[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
    port map (
      I0 => I24(2),
      I1 => \^o15\,
      I2 => I16,
      I3 => sig_reg2sg_taildesc(18),
      I4 => I15,
      I5 => \^o35\(18),
      O => O45
    );
\GEN_SYNC_READ.s_axi_lite_rdata[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D331DFF"
    )
    port map (
      I0 => \n_0_sig_btt_register_reg[19]\,
      I1 => I16,
      I2 => sig_reg2cntlr_src_addr(19),
      I3 => I15,
      I4 => sig_reg2cntlr_dest_addr(19),
      O => O42
    );
\GEN_SYNC_READ.s_axi_lite_rdata[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
    port map (
      I0 => I24(3),
      I1 => \^o14\,
      I2 => I16,
      I3 => sig_reg2sg_taildesc(19),
      I4 => I15,
      I5 => \^o35\(19),
      O => O43
    );
\GEN_SYNC_READ.s_axi_lite_rdata[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"305F3F5F"
    )
    port map (
      I0 => sig_reg2cntlr_dest_addr(1),
      I1 => sig_reg2cntlr_src_addr(1),
      I2 => I16,
      I3 => I15,
      I4 => \n_0_sig_btt_register_reg[1]\,
      O => O72
    );
\GEN_SYNC_READ.s_axi_lite_rdata[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"050503F3"
    )
    port map (
      I0 => n_0_idle_reg,
      I1 => \^o69\(1),
      I2 => I15,
      I3 => \^o35\(1),
      I4 => I16,
      O => O71
    );
\GEN_SYNC_READ.s_axi_lite_rdata[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D331DFF"
    )
    port map (
      I0 => \n_0_sig_btt_register_reg[20]\,
      I1 => I16,
      I2 => sig_reg2cntlr_src_addr(20),
      I3 => I15,
      I4 => sig_reg2cntlr_dest_addr(20),
      O => O41
    );
\GEN_SYNC_READ.s_axi_lite_rdata[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
    port map (
      I0 => I24(4),
      I1 => \^o13\,
      I2 => I16,
      I3 => sig_reg2sg_taildesc(20),
      I4 => I15,
      I5 => \^o35\(20),
      O => O79
    );
\GEN_SYNC_READ.s_axi_lite_rdata[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"305F3F5F"
    )
    port map (
      I0 => sig_reg2cntlr_dest_addr(21),
      I1 => sig_reg2cntlr_src_addr(21),
      I2 => I16,
      I3 => I15,
      I4 => \n_0_sig_btt_register_reg[21]\,
      O => O39
    );
\GEN_SYNC_READ.s_axi_lite_rdata[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
    port map (
      I0 => I24(5),
      I1 => \^o12\,
      I2 => I16,
      I3 => sig_reg2sg_taildesc(21),
      I4 => I15,
      I5 => \^o35\(21),
      O => O40
    );
\GEN_SYNC_READ.s_axi_lite_rdata[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"305F3F5F"
    )
    port map (
      I0 => sig_reg2cntlr_dest_addr(22),
      I1 => sig_reg2cntlr_src_addr(22),
      I2 => I16,
      I3 => I15,
      I4 => \n_0_sig_btt_register_reg[22]\,
      O => O38
    );
\GEN_SYNC_READ.s_axi_lite_rdata[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5050303F5F5F303F"
    )
    port map (
      I0 => \^o11\,
      I1 => I24(6),
      I2 => I16,
      I3 => sig_reg2sg_taildesc(22),
      I4 => I15,
      I5 => \^o35\(22),
      O => O80
    );
\GEN_SYNC_READ.s_axi_lite_rdata[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DFF"
    )
    port map (
      I0 => sig_reg2cntlr_dest_addr(23),
      I1 => I15,
      I2 => sig_reg2cntlr_src_addr(23),
      I3 => I16,
      O => O18
    );
\GEN_SYNC_READ.s_axi_lite_rdata[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
    port map (
      I0 => I24(7),
      I1 => \^o10\,
      I2 => I16,
      I3 => sig_reg2sg_taildesc(23),
      I4 => I15,
      I5 => \^o35\(23),
      O => O81
    );
\GEN_SYNC_READ.s_axi_lite_rdata[24]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47FF"
    )
    port map (
      I0 => sig_reg2cntlr_src_addr(24),
      I1 => I15,
      I2 => sig_reg2cntlr_dest_addr(24),
      I3 => I16,
      O => O26
    );
\GEN_SYNC_READ.s_axi_lite_rdata[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
    port map (
      I0 => I18(0),
      I1 => \n_0_dmacr_i_reg[24]\,
      I2 => I16,
      I3 => sig_reg2sg_taildesc(24),
      I4 => I15,
      I5 => \^o35\(24),
      O => O82
    );
\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DFF"
    )
    port map (
      I0 => sig_reg2cntlr_dest_addr(25),
      I1 => I15,
      I2 => sig_reg2cntlr_src_addr(25),
      I3 => I16,
      O => O19
    );
\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5050303F5F5F303F"
    )
    port map (
      I0 => \^q\(0),
      I1 => I18(1),
      I2 => I16,
      I3 => sig_reg2sg_taildesc(25),
      I4 => I15,
      I5 => \^o35\(25),
      O => O37
    );
\GEN_SYNC_READ.s_axi_lite_rdata[26]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DFF"
    )
    port map (
      I0 => sig_reg2cntlr_dest_addr(26),
      I1 => I15,
      I2 => sig_reg2cntlr_src_addr(26),
      I3 => I16,
      O => O20
    );
\GEN_SYNC_READ.s_axi_lite_rdata[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
    port map (
      I0 => I18(2),
      I1 => \n_0_dmacr_i_reg[26]\,
      I2 => I16,
      I3 => sig_reg2sg_taildesc(26),
      I4 => I15,
      I5 => \^o35\(26),
      O => O83
    );
\GEN_SYNC_READ.s_axi_lite_rdata[27]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47FF"
    )
    port map (
      I0 => sig_reg2cntlr_src_addr(27),
      I1 => I15,
      I2 => sig_reg2cntlr_dest_addr(27),
      I3 => I16,
      O => O25
    );
\GEN_SYNC_READ.s_axi_lite_rdata[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
    port map (
      I0 => I18(3),
      I1 => \n_0_dmacr_i_reg[27]\,
      I2 => I16,
      I3 => sig_reg2sg_taildesc(27),
      I4 => I15,
      I5 => \^o35\(27),
      O => O84
    );
\GEN_SYNC_READ.s_axi_lite_rdata[28]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47FF"
    )
    port map (
      I0 => sig_reg2cntlr_src_addr(28),
      I1 => I15,
      I2 => sig_reg2cntlr_dest_addr(28),
      I3 => I16,
      O => O24
    );
\GEN_SYNC_READ.s_axi_lite_rdata[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
    port map (
      I0 => I18(4),
      I1 => \n_0_dmacr_i_reg[28]\,
      I2 => I16,
      I3 => sig_reg2sg_taildesc(28),
      I4 => I15,
      I5 => \^o35\(28),
      O => O85
    );
\GEN_SYNC_READ.s_axi_lite_rdata[29]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47FF"
    )
    port map (
      I0 => sig_reg2cntlr_src_addr(29),
      I1 => I15,
      I2 => sig_reg2cntlr_dest_addr(29),
      I3 => I16,
      O => O23
    );
\GEN_SYNC_READ.s_axi_lite_rdata[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
    port map (
      I0 => I18(5),
      I1 => \^q\(1),
      I2 => I16,
      I3 => sig_reg2sg_taildesc(29),
      I4 => I15,
      I5 => \^o35\(29),
      O => O36
    );
\GEN_SYNC_READ.s_axi_lite_rdata[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"305F3F5F"
    )
    port map (
      I0 => sig_reg2cntlr_dest_addr(2),
      I1 => sig_reg2cntlr_src_addr(2),
      I2 => I16,
      I3 => I15,
      I4 => \n_0_sig_btt_register_reg[2]\,
      O => O70
    );
\GEN_SYNC_READ.s_axi_lite_rdata[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F5F03F3"
    )
    port map (
      I0 => \^o2\,
      I1 => \^o69\(2),
      I2 => I15,
      I3 => \^o35\(2),
      I4 => I16,
      O => O68
    );
\GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DFF"
    )
    port map (
      I0 => sig_reg2cntlr_dest_addr(30),
      I1 => I15,
      I2 => sig_reg2cntlr_src_addr(30),
      I3 => I16,
      O => O21
    );
\GEN_SYNC_READ.s_axi_lite_rdata[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
    port map (
      I0 => I18(6),
      I1 => \n_0_dmacr_i_reg[30]\,
      I2 => I16,
      I3 => sig_reg2sg_taildesc(30),
      I4 => I15,
      I5 => \^o35\(30),
      O => O86
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47FF"
    )
    port map (
      I0 => sig_reg2cntlr_src_addr(31),
      I1 => I15,
      I2 => sig_reg2cntlr_dest_addr(31),
      I3 => I16,
      O => O22
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
    port map (
      I0 => I18(7),
      I1 => \^q\(2),
      I2 => I16,
      I3 => sig_reg2sg_taildesc(31),
      I4 => I15,
      I5 => \^o35\(31),
      O => O33
    );
\GEN_SYNC_READ.s_axi_lite_rdata[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"305F3F5F"
    )
    port map (
      I0 => sig_reg2cntlr_dest_addr(3),
      I1 => sig_reg2cntlr_src_addr(3),
      I2 => I16,
      I3 => I15,
      I4 => \n_0_sig_btt_register_reg[3]\,
      O => O67
    );
\GEN_SYNC_READ.s_axi_lite_rdata[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"505003F3"
    )
    port map (
      I0 => \^o1\,
      I1 => sig_reg2sg_taildesc(3),
      I2 => I15,
      I3 => \^o35\(3),
      I4 => I16,
      O => O66
    );
\GEN_SYNC_READ.s_axi_lite_rdata[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"305F3F5F"
    )
    port map (
      I0 => sig_reg2cntlr_dest_addr(4),
      I1 => sig_reg2cntlr_src_addr(4),
      I2 => I16,
      I3 => I15,
      I4 => \n_0_sig_btt_register_reg[4]\,
      O => O65
    );
\GEN_SYNC_READ.s_axi_lite_rdata[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5050303F5F5F303F"
    )
    port map (
      I0 => dma_keyhole_read,
      I1 => n_0_dma_interr_reg,
      I2 => I16,
      I3 => sig_reg2sg_taildesc(4),
      I4 => I15,
      I5 => \^o35\(4),
      O => O74
    );
\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D331DFF"
    )
    port map (
      I0 => \n_0_sig_btt_register_reg[5]\,
      I1 => I16,
      I2 => sig_reg2cntlr_src_addr(5),
      I3 => I15,
      I4 => sig_reg2cntlr_dest_addr(5),
      O => O64
    );
\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5050303F5F5F303F"
    )
    port map (
      I0 => dma_keyhole_write,
      I1 => \^o5\,
      I2 => I16,
      I3 => sig_reg2sg_taildesc(5),
      I4 => I15,
      I5 => \^o35\(5),
      O => O75
    );
\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"305F3F5F"
    )
    port map (
      I0 => sig_reg2cntlr_dest_addr(6),
      I1 => sig_reg2cntlr_src_addr(6),
      I2 => I16,
      I3 => I15,
      I4 => \n_0_sig_btt_register_reg[6]\,
      O => O63
    );
\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
    port map (
      I0 => \^o6\,
      I1 => dma_cyclic,
      I2 => I16,
      I3 => \^o34\(0),
      I4 => I15,
      I5 => \^o35\(6),
      O => O76
    );
\GEN_SYNC_READ.s_axi_lite_rdata[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"305F3F5F"
    )
    port map (
      I0 => sig_reg2cntlr_dest_addr(7),
      I1 => sig_reg2cntlr_src_addr(7),
      I2 => I16,
      I3 => I15,
      I4 => \n_0_sig_btt_register_reg[7]\,
      O => O62
    );
\GEN_SYNC_READ.s_axi_lite_rdata[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"305F3F5F"
    )
    port map (
      I0 => sig_reg2cntlr_dest_addr(8),
      I1 => sig_reg2cntlr_src_addr(8),
      I2 => I16,
      I3 => I15,
      I4 => \n_0_sig_btt_register_reg[8]\,
      O => O61
    );
\GEN_SYNC_READ.s_axi_lite_rdata[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F5F503F3"
    )
    port map (
      I0 => \^o7\,
      I1 => \^o34\(2),
      I2 => I15,
      I3 => \^o35\(8),
      I4 => I16,
      O => O60
    );
\GEN_SYNC_READ.s_axi_lite_rdata[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"305F3F5F"
    )
    port map (
      I0 => sig_reg2cntlr_dest_addr(9),
      I1 => sig_reg2cntlr_src_addr(9),
      I2 => I16,
      I3 => I15,
      I4 => \n_0_sig_btt_register_reg[9]\,
      O => O59
    );
\GEN_SYNC_READ.s_axi_lite_rdata[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F5F503F3"
    )
    port map (
      I0 => \^o8\,
      I1 => \^o34\(3),
      I2 => I15,
      I3 => \^o35\(9),
      I4 => I16,
      O => O58
    );
\GEN_TAILUPDATE_EQL32.tailpntr_updated_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_0_in1_in,
      Q => \^sig_reg2sg_tailpntr_updated\,
      R => sig_rst2reg_reset
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \out\(0),
      I1 => \^o1\,
      I2 => \n_0_sig_btt_register_reg[0]\,
      O => O27(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I19(0),
      I1 => \^o1\,
      I2 => \n_0_sig_btt_register_reg[0]\,
      O => O28(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \out\(10),
      I1 => \^o1\,
      I2 => \n_0_sig_btt_register_reg[10]\,
      O => O27(10)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I19(10),
      I1 => \^o1\,
      I2 => \n_0_sig_btt_register_reg[10]\,
      O => O28(10)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \out\(11),
      I1 => \^o1\,
      I2 => \n_0_sig_btt_register_reg[11]\,
      O => O27(11)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I19(11),
      I1 => \^o1\,
      I2 => \n_0_sig_btt_register_reg[11]\,
      O => O28(11)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \out\(12),
      I1 => \^o1\,
      I2 => \n_0_sig_btt_register_reg[12]\,
      O => O27(12)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I19(12),
      I1 => \^o1\,
      I2 => \n_0_sig_btt_register_reg[12]\,
      O => O28(12)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \out\(13),
      I1 => \^o1\,
      I2 => \n_0_sig_btt_register_reg[13]\,
      O => O27(13)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I19(13),
      I1 => \^o1\,
      I2 => \n_0_sig_btt_register_reg[13]\,
      O => O28(13)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \out\(14),
      I1 => \^o1\,
      I2 => \n_0_sig_btt_register_reg[14]\,
      O => O27(14)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I19(14),
      I1 => \^o1\,
      I2 => \n_0_sig_btt_register_reg[14]\,
      O => O28(14)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \out\(15),
      I1 => \^o1\,
      I2 => \n_0_sig_btt_register_reg[15]\,
      O => O27(15)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I19(15),
      I1 => \^o1\,
      I2 => \n_0_sig_btt_register_reg[15]\,
      O => O28(15)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \out\(16),
      I1 => \^o1\,
      I2 => \n_0_sig_btt_register_reg[16]\,
      O => O27(16)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I19(16),
      I1 => \^o1\,
      I2 => \n_0_sig_btt_register_reg[16]\,
      O => O28(16)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \out\(17),
      I1 => \^o1\,
      I2 => \n_0_sig_btt_register_reg[17]\,
      O => O27(17)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I19(17),
      I1 => \^o1\,
      I2 => \n_0_sig_btt_register_reg[17]\,
      O => O28(17)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \out\(18),
      I1 => \^o1\,
      I2 => \n_0_sig_btt_register_reg[18]\,
      O => O27(18)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I19(18),
      I1 => \^o1\,
      I2 => \n_0_sig_btt_register_reg[18]\,
      O => O28(18)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \out\(19),
      I1 => \^o1\,
      I2 => \n_0_sig_btt_register_reg[19]\,
      O => O27(19)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I19(19),
      I1 => \^o1\,
      I2 => \n_0_sig_btt_register_reg[19]\,
      O => O28(19)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \out\(1),
      I1 => \^o1\,
      I2 => \n_0_sig_btt_register_reg[1]\,
      O => O27(1)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I19(1),
      I1 => \^o1\,
      I2 => \n_0_sig_btt_register_reg[1]\,
      O => O28(1)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \out\(20),
      I1 => \^o1\,
      I2 => \n_0_sig_btt_register_reg[20]\,
      O => O27(20)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I19(20),
      I1 => \^o1\,
      I2 => \n_0_sig_btt_register_reg[20]\,
      O => O28(20)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \out\(21),
      I1 => \^o1\,
      I2 => \n_0_sig_btt_register_reg[21]\,
      O => O27(21)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I19(21),
      I1 => \^o1\,
      I2 => \n_0_sig_btt_register_reg[21]\,
      O => O28(21)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \out\(22),
      I1 => \^o1\,
      I2 => \n_0_sig_btt_register_reg[22]\,
      O => O27(22)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I19(22),
      I1 => \^o1\,
      I2 => \n_0_sig_btt_register_reg[22]\,
      O => O28(22)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
    port map (
      I0 => \out\(23),
      I1 => \^o1\,
      I2 => dma_keyhole_read,
      O => O27(23)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
    port map (
      I0 => I19(23),
      I1 => \^o1\,
      I2 => dma_keyhole_write,
      O => O28(23)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \out\(2),
      I1 => \^o1\,
      I2 => \n_0_sig_btt_register_reg[2]\,
      O => O27(2)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I19(2),
      I1 => \^o1\,
      I2 => \n_0_sig_btt_register_reg[2]\,
      O => O28(2)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \out\(24),
      I1 => \^o1\,
      I2 => sig_reg2cntlr_src_addr(0),
      O => O27(24)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[32]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I19(24),
      I1 => \^o1\,
      I2 => sig_reg2cntlr_dest_addr(0),
      O => O28(24)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \out\(25),
      I1 => \^o1\,
      I2 => sig_reg2cntlr_src_addr(1),
      O => O27(25)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[33]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I19(25),
      I1 => \^o1\,
      I2 => sig_reg2cntlr_dest_addr(1),
      O => O28(25)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \out\(26),
      I1 => \^o1\,
      I2 => sig_reg2cntlr_src_addr(2),
      O => O27(26)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[34]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I19(26),
      I1 => \^o1\,
      I2 => sig_reg2cntlr_dest_addr(2),
      O => O28(26)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \out\(27),
      I1 => \^o1\,
      I2 => sig_reg2cntlr_src_addr(3),
      O => O27(27)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[35]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I19(27),
      I1 => \^o1\,
      I2 => sig_reg2cntlr_dest_addr(3),
      O => O28(27)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \out\(28),
      I1 => \^o1\,
      I2 => sig_reg2cntlr_src_addr(4),
      O => O27(28)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[36]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I19(28),
      I1 => \^o1\,
      I2 => sig_reg2cntlr_dest_addr(4),
      O => O28(28)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \out\(29),
      I1 => \^o1\,
      I2 => sig_reg2cntlr_src_addr(5),
      O => O27(29)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[37]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I19(29),
      I1 => \^o1\,
      I2 => sig_reg2cntlr_dest_addr(5),
      O => O28(29)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \out\(30),
      I1 => \^o1\,
      I2 => sig_reg2cntlr_src_addr(6),
      O => O27(30)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[38]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I19(30),
      I1 => \^o1\,
      I2 => sig_reg2cntlr_dest_addr(6),
      O => O28(30)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \out\(31),
      I1 => \^o1\,
      I2 => sig_reg2cntlr_src_addr(7),
      O => O27(31)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[39]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I19(31),
      I1 => \^o1\,
      I2 => sig_reg2cntlr_dest_addr(7),
      O => O28(31)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \out\(3),
      I1 => \^o1\,
      I2 => \n_0_sig_btt_register_reg[3]\,
      O => O27(3)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I19(3),
      I1 => \^o1\,
      I2 => \n_0_sig_btt_register_reg[3]\,
      O => O28(3)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \out\(32),
      I1 => \^o1\,
      I2 => sig_reg2cntlr_src_addr(8),
      O => O27(32)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[40]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I19(32),
      I1 => \^o1\,
      I2 => sig_reg2cntlr_dest_addr(8),
      O => O28(32)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \out\(33),
      I1 => \^o1\,
      I2 => sig_reg2cntlr_src_addr(9),
      O => O27(33)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[41]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I19(33),
      I1 => \^o1\,
      I2 => sig_reg2cntlr_dest_addr(9),
      O => O28(33)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \out\(34),
      I1 => \^o1\,
      I2 => sig_reg2cntlr_src_addr(10),
      O => O27(34)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[42]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I19(34),
      I1 => \^o1\,
      I2 => sig_reg2cntlr_dest_addr(10),
      O => O28(34)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \out\(35),
      I1 => \^o1\,
      I2 => sig_reg2cntlr_src_addr(11),
      O => O27(35)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[43]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I19(35),
      I1 => \^o1\,
      I2 => sig_reg2cntlr_dest_addr(11),
      O => O28(35)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \out\(36),
      I1 => \^o1\,
      I2 => sig_reg2cntlr_src_addr(12),
      O => O27(36)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[44]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I19(36),
      I1 => \^o1\,
      I2 => sig_reg2cntlr_dest_addr(12),
      O => O28(36)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \out\(37),
      I1 => \^o1\,
      I2 => sig_reg2cntlr_src_addr(13),
      O => O27(37)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[45]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I19(37),
      I1 => \^o1\,
      I2 => sig_reg2cntlr_dest_addr(13),
      O => O28(37)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \out\(38),
      I1 => \^o1\,
      I2 => sig_reg2cntlr_src_addr(14),
      O => O27(38)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[46]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I19(38),
      I1 => \^o1\,
      I2 => sig_reg2cntlr_dest_addr(14),
      O => O28(38)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \out\(39),
      I1 => \^o1\,
      I2 => sig_reg2cntlr_src_addr(15),
      O => O27(39)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[47]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I19(39),
      I1 => \^o1\,
      I2 => sig_reg2cntlr_dest_addr(15),
      O => O28(39)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \out\(40),
      I1 => \^o1\,
      I2 => sig_reg2cntlr_src_addr(16),
      O => O27(40)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[48]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I19(40),
      I1 => \^o1\,
      I2 => sig_reg2cntlr_dest_addr(16),
      O => O28(40)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \out\(41),
      I1 => \^o1\,
      I2 => sig_reg2cntlr_src_addr(17),
      O => O27(41)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[49]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I19(41),
      I1 => \^o1\,
      I2 => sig_reg2cntlr_dest_addr(17),
      O => O28(41)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \out\(4),
      I1 => \^o1\,
      I2 => \n_0_sig_btt_register_reg[4]\,
      O => O27(4)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I19(4),
      I1 => \^o1\,
      I2 => \n_0_sig_btt_register_reg[4]\,
      O => O28(4)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \out\(42),
      I1 => \^o1\,
      I2 => sig_reg2cntlr_src_addr(18),
      O => O27(42)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[50]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I19(42),
      I1 => \^o1\,
      I2 => sig_reg2cntlr_dest_addr(18),
      O => O28(42)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \out\(43),
      I1 => \^o1\,
      I2 => sig_reg2cntlr_src_addr(19),
      O => O27(43)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[51]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I19(43),
      I1 => \^o1\,
      I2 => sig_reg2cntlr_dest_addr(19),
      O => O28(43)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \out\(44),
      I1 => \^o1\,
      I2 => sig_reg2cntlr_src_addr(20),
      O => O27(44)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[52]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I19(44),
      I1 => \^o1\,
      I2 => sig_reg2cntlr_dest_addr(20),
      O => O28(44)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \out\(45),
      I1 => \^o1\,
      I2 => sig_reg2cntlr_src_addr(21),
      O => O27(45)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[53]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I19(45),
      I1 => \^o1\,
      I2 => sig_reg2cntlr_dest_addr(21),
      O => O28(45)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \out\(46),
      I1 => \^o1\,
      I2 => sig_reg2cntlr_src_addr(22),
      O => O27(46)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[54]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I19(46),
      I1 => \^o1\,
      I2 => sig_reg2cntlr_dest_addr(22),
      O => O28(46)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \out\(47),
      I1 => \^o1\,
      I2 => sig_reg2cntlr_src_addr(23),
      O => O27(47)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[55]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I19(47),
      I1 => \^o1\,
      I2 => sig_reg2cntlr_dest_addr(23),
      O => O28(47)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \out\(48),
      I1 => \^o1\,
      I2 => sig_reg2cntlr_src_addr(24),
      O => O27(48)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[56]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I19(48),
      I1 => \^o1\,
      I2 => sig_reg2cntlr_dest_addr(24),
      O => O28(48)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \out\(49),
      I1 => \^o1\,
      I2 => sig_reg2cntlr_src_addr(25),
      O => O27(49)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[57]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I19(49),
      I1 => \^o1\,
      I2 => sig_reg2cntlr_dest_addr(25),
      O => O28(49)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \out\(50),
      I1 => \^o1\,
      I2 => sig_reg2cntlr_src_addr(26),
      O => O27(50)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[58]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I19(50),
      I1 => \^o1\,
      I2 => sig_reg2cntlr_dest_addr(26),
      O => O28(50)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \out\(51),
      I1 => \^o1\,
      I2 => sig_reg2cntlr_src_addr(27),
      O => O27(51)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[59]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I19(51),
      I1 => \^o1\,
      I2 => sig_reg2cntlr_dest_addr(27),
      O => O28(51)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \out\(5),
      I1 => \^o1\,
      I2 => \n_0_sig_btt_register_reg[5]\,
      O => O27(5)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I19(5),
      I1 => \^o1\,
      I2 => \n_0_sig_btt_register_reg[5]\,
      O => O28(5)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \out\(52),
      I1 => \^o1\,
      I2 => sig_reg2cntlr_src_addr(28),
      O => O27(52)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[60]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I19(52),
      I1 => \^o1\,
      I2 => sig_reg2cntlr_dest_addr(28),
      O => O28(52)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \out\(53),
      I1 => \^o1\,
      I2 => sig_reg2cntlr_src_addr(29),
      O => O27(53)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[61]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I19(53),
      I1 => \^o1\,
      I2 => sig_reg2cntlr_dest_addr(29),
      O => O28(53)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \out\(54),
      I1 => \^o1\,
      I2 => sig_reg2cntlr_src_addr(30),
      O => O27(54)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[62]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I19(54),
      I1 => \^o1\,
      I2 => sig_reg2cntlr_dest_addr(30),
      O => O28(54)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \out\(55),
      I1 => \^o1\,
      I2 => sig_reg2cntlr_src_addr(31),
      O => O27(55)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I19(55),
      I1 => \^o1\,
      I2 => sig_reg2cntlr_dest_addr(31),
      O => O28(55)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[64]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o1\,
      I1 => \out\(56),
      O => O27(56)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[64]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o1\,
      I1 => I19(56),
      O => O28(56)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[65]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o1\,
      I1 => \out\(57),
      O => O27(57)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[65]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o1\,
      I1 => I19(57),
      O => O28(57)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[66]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o1\,
      I1 => \out\(58),
      O => O27(58)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[66]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o1\,
      I1 => I19(58),
      O => O28(58)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[67]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o1\,
      I1 => \out\(59),
      O => O27(59)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[67]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o1\,
      I1 => I19(59),
      O => O28(59)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \out\(6),
      I1 => \^o1\,
      I2 => \n_0_sig_btt_register_reg[6]\,
      O => O27(6)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I19(6),
      I1 => \^o1\,
      I2 => \n_0_sig_btt_register_reg[6]\,
      O => O28(6)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \out\(7),
      I1 => \^o1\,
      I2 => \n_0_sig_btt_register_reg[7]\,
      O => O27(7)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I19(7),
      I1 => \^o1\,
      I2 => \n_0_sig_btt_register_reg[7]\,
      O => O28(7)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \out\(8),
      I1 => \^o1\,
      I2 => \n_0_sig_btt_register_reg[8]\,
      O => O27(8)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I19(8),
      I1 => \^o1\,
      I2 => \n_0_sig_btt_register_reg[8]\,
      O => O28(8)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \out\(9),
      I1 => \^o1\,
      I2 => \n_0_sig_btt_register_reg[9]\,
      O => O27(9)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I19(9),
      I1 => \^o1\,
      I2 => \n_0_sig_btt_register_reg[9]\,
      O => O28(9)
    );
\curdesc_lsb_i[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => m_axis_ftch1_tdata_new(0),
      I1 => sig_sgcntlr2reg_new_curdesc_wren,
      I2 => \^o4\,
      I3 => \^o3\,
      O => \n_0_curdesc_lsb_i[0]_i_1\
    );
\curdesc_lsb_i[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => m_axis_ftch1_tdata_new(1),
      I1 => sig_sgcntlr2reg_new_curdesc_wren,
      I2 => \^o4\,
      I3 => \^o3\,
      O => \n_0_curdesc_lsb_i[1]_i_1\
    );
\curdesc_lsb_i[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => m_axis_ftch1_tdata_new(2),
      I1 => sig_sgcntlr2reg_new_curdesc_wren,
      I2 => \^o4\,
      I3 => \^o3\,
      O => \n_0_curdesc_lsb_i[2]_i_1\
    );
\curdesc_lsb_i[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555540"
    )
    port map (
      I0 => error_pointer_set,
      I1 => n_0_idle_reg,
      I2 => sig_axi2ip_wrce(1),
      I3 => sig_sgcntlr2reg_new_curdesc_wren,
      I4 => \^o4\,
      I5 => \^o3\,
      O => \n_0_curdesc_lsb_i[31]_i_2\
    );
\curdesc_lsb_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => m_axis_ftch1_tdata_new(3),
      I1 => sig_sgcntlr2reg_new_curdesc_wren,
      I2 => \^o4\,
      I3 => \^o3\,
      O => \n_0_curdesc_lsb_i[3]_i_1\
    );
\curdesc_lsb_i[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => m_axis_ftch1_tdata_new(4),
      I1 => sig_sgcntlr2reg_new_curdesc_wren,
      I2 => \^o4\,
      I3 => \^o3\,
      O => \n_0_curdesc_lsb_i[4]_i_1\
    );
\curdesc_lsb_i[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => m_axis_ftch1_tdata_new(5),
      I1 => sig_sgcntlr2reg_new_curdesc_wren,
      I2 => \^o4\,
      I3 => \^o3\,
      O => \n_0_curdesc_lsb_i[5]_i_1\
    );
\curdesc_lsb_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_curdesc_lsb_i[31]_i_2\,
      D => \n_0_curdesc_lsb_i[0]_i_1\,
      Q => \^o35\(0),
      R => SR(0)
    );
\curdesc_lsb_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_curdesc_lsb_i[31]_i_2\,
      D => D(4),
      Q => \^o35\(10),
      R => SR(0)
    );
\curdesc_lsb_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_curdesc_lsb_i[31]_i_2\,
      D => D(5),
      Q => \^o35\(11),
      R => SR(0)
    );
\curdesc_lsb_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_curdesc_lsb_i[31]_i_2\,
      D => D(6),
      Q => \^o35\(12),
      R => SR(0)
    );
\curdesc_lsb_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_curdesc_lsb_i[31]_i_2\,
      D => D(7),
      Q => \^o35\(13),
      R => SR(0)
    );
\curdesc_lsb_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_curdesc_lsb_i[31]_i_2\,
      D => D(8),
      Q => \^o35\(14),
      R => SR(0)
    );
\curdesc_lsb_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_curdesc_lsb_i[31]_i_2\,
      D => D(9),
      Q => \^o35\(15),
      R => SR(0)
    );
\curdesc_lsb_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_curdesc_lsb_i[31]_i_2\,
      D => D(10),
      Q => \^o35\(16),
      R => SR(0)
    );
\curdesc_lsb_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_curdesc_lsb_i[31]_i_2\,
      D => D(11),
      Q => \^o35\(17),
      R => SR(0)
    );
\curdesc_lsb_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_curdesc_lsb_i[31]_i_2\,
      D => D(12),
      Q => \^o35\(18),
      R => SR(0)
    );
\curdesc_lsb_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_curdesc_lsb_i[31]_i_2\,
      D => D(13),
      Q => \^o35\(19),
      R => SR(0)
    );
\curdesc_lsb_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_curdesc_lsb_i[31]_i_2\,
      D => \n_0_curdesc_lsb_i[1]_i_1\,
      Q => \^o35\(1),
      R => SR(0)
    );
\curdesc_lsb_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_curdesc_lsb_i[31]_i_2\,
      D => D(14),
      Q => \^o35\(20),
      R => SR(0)
    );
\curdesc_lsb_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_curdesc_lsb_i[31]_i_2\,
      D => D(15),
      Q => \^o35\(21),
      R => SR(0)
    );
\curdesc_lsb_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_curdesc_lsb_i[31]_i_2\,
      D => D(16),
      Q => \^o35\(22),
      R => SR(0)
    );
\curdesc_lsb_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_curdesc_lsb_i[31]_i_2\,
      D => D(17),
      Q => \^o35\(23),
      R => SR(0)
    );
\curdesc_lsb_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_curdesc_lsb_i[31]_i_2\,
      D => D(18),
      Q => \^o35\(24),
      R => SR(0)
    );
\curdesc_lsb_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_curdesc_lsb_i[31]_i_2\,
      D => D(19),
      Q => \^o35\(25),
      R => SR(0)
    );
\curdesc_lsb_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_curdesc_lsb_i[31]_i_2\,
      D => D(20),
      Q => \^o35\(26),
      R => SR(0)
    );
\curdesc_lsb_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_curdesc_lsb_i[31]_i_2\,
      D => D(21),
      Q => \^o35\(27),
      R => SR(0)
    );
\curdesc_lsb_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_curdesc_lsb_i[31]_i_2\,
      D => D(22),
      Q => \^o35\(28),
      R => SR(0)
    );
\curdesc_lsb_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_curdesc_lsb_i[31]_i_2\,
      D => D(23),
      Q => \^o35\(29),
      R => SR(0)
    );
\curdesc_lsb_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_curdesc_lsb_i[31]_i_2\,
      D => \n_0_curdesc_lsb_i[2]_i_1\,
      Q => \^o35\(2),
      R => SR(0)
    );
\curdesc_lsb_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_curdesc_lsb_i[31]_i_2\,
      D => D(24),
      Q => \^o35\(30),
      R => SR(0)
    );
\curdesc_lsb_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_curdesc_lsb_i[31]_i_2\,
      D => D(25),
      Q => \^o35\(31),
      R => SR(0)
    );
\curdesc_lsb_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_curdesc_lsb_i[31]_i_2\,
      D => \n_0_curdesc_lsb_i[3]_i_1\,
      Q => \^o35\(3),
      R => SR(0)
    );
\curdesc_lsb_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_curdesc_lsb_i[31]_i_2\,
      D => \n_0_curdesc_lsb_i[4]_i_1\,
      Q => \^o35\(4),
      R => SR(0)
    );
\curdesc_lsb_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_curdesc_lsb_i[31]_i_2\,
      D => \n_0_curdesc_lsb_i[5]_i_1\,
      Q => \^o35\(5),
      R => SR(0)
    );
\curdesc_lsb_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_curdesc_lsb_i[31]_i_2\,
      D => D(0),
      Q => \^o35\(6),
      R => SR(0)
    );
\curdesc_lsb_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_curdesc_lsb_i[31]_i_2\,
      D => D(1),
      Q => \^o35\(7),
      R => SR(0)
    );
\curdesc_lsb_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_curdesc_lsb_i[31]_i_2\,
      D => D(2),
      Q => \^o35\(8),
      R => SR(0)
    );
\curdesc_lsb_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_curdesc_lsb_i[31]_i_2\,
      D => D(3),
      Q => \^o35\(9),
      R => SR(0)
    );
currdesc_updated_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0008800F00000"
    )
    port map (
      I0 => sig_axi2ip_wrce(1),
      I1 => n_0_idle_reg,
      I2 => sig_reg2sgcntlr_currdesc_updated,
      I3 => SR(0),
      I4 => error_pointer_set,
      I5 => n_0_currdesc_updated_i_2,
      O => n_0_currdesc_updated_i_1
    );
currdesc_updated_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => sig_sgcntlr2reg_new_curdesc_wren,
      I1 => \^o4\,
      I2 => \^o3\,
      O => n_0_currdesc_updated_i_2
    );
currdesc_updated_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_currdesc_updated_i_1,
      Q => sig_reg2sgcntlr_currdesc_updated,
      R => '0'
    );
dly_irq_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CEEE0000"
    )
    port map (
      I0 => n_0_dly_irq_reg,
      I1 => I25,
      I2 => I29,
      I3 => s_axi_lite_wdata(13),
      I4 => \^o1\,
      I5 => sig_rst2reg_reset,
      O => n_0_dly_irq_i_1
    );
dly_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_dly_irq_i_1,
      Q => n_0_dly_irq_reg,
      R => '0'
    );
dma_decerr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => I3,
      Q => \^o6\,
      R => sig_rst2reg_reset
    );
dma_interr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => cdma_tvect_out(4),
      I1 => \^o1\,
      I2 => cdma_tvect_out(1),
      I3 => n_0_dma_interr_reg,
      O => n_0_dma_interr_i_1
    );
dma_interr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_dma_interr_i_1,
      Q => n_0_dma_interr_reg,
      R => sig_rst2reg_reset
    );
dma_slverr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => I2,
      Q => \^o5\,
      R => sig_rst2reg_reset
    );
\dmacr_i[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => s_axi_lite_wdata(17),
      I1 => s_axi_lite_wdata(18),
      I2 => s_axi_lite_wdata(21),
      I3 => s_axi_lite_wdata(16),
      I4 => s_axi_lite_wdata(23),
      I5 => s_axi_lite_wdata(22),
      O => O29
    );
\dmacr_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => I14,
      Q => \^o17\,
      R => '0'
    );
\dmacr_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => I13,
      Q => \^o16\,
      R => '0'
    );
\dmacr_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => I12,
      Q => \^o15\,
      R => '0'
    );
\dmacr_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => I11,
      Q => \^o14\,
      R => '0'
    );
\dmacr_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => I10,
      Q => \^o13\,
      R => '0'
    );
\dmacr_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => I9,
      Q => \^o12\,
      R => '0'
    );
\dmacr_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => I8,
      Q => \^o11\,
      R => '0'
    );
\dmacr_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => I7,
      Q => \^o10\,
      R => '0'
    );
\dmacr_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(0),
      D => s_axi_lite_wdata(24),
      Q => \n_0_dmacr_i_reg[24]\,
      R => sig_rst2reg_reset
    );
\dmacr_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(0),
      D => s_axi_lite_wdata(25),
      Q => \^q\(0),
      R => sig_rst2reg_reset
    );
\dmacr_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(0),
      D => s_axi_lite_wdata(26),
      Q => \n_0_dmacr_i_reg[26]\,
      R => sig_rst2reg_reset
    );
\dmacr_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(0),
      D => s_axi_lite_wdata(27),
      Q => \n_0_dmacr_i_reg[27]\,
      R => sig_rst2reg_reset
    );
\dmacr_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(0),
      D => s_axi_lite_wdata(28),
      Q => \n_0_dmacr_i_reg[28]\,
      R => sig_rst2reg_reset
    );
\dmacr_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(0),
      D => s_axi_lite_wdata(29),
      Q => \^q\(1),
      R => sig_rst2reg_reset
    );
\dmacr_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => I1,
      Q => \^o2\,
      R => '0'
    );
\dmacr_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(0),
      D => s_axi_lite_wdata(30),
      Q => \n_0_dmacr_i_reg[30]\,
      R => sig_rst2reg_reset
    );
\dmacr_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(0),
      D => s_axi_lite_wdata(31),
      Q => \^q\(2),
      R => sig_rst2reg_reset
    );
\dmacr_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(0),
      D => s_axi_lite_wdata(3),
      Q => \^o1\,
      R => sig_rst2reg_reset
    );
\dmacr_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(0),
      D => s_axi_lite_wdata(4),
      Q => dma_keyhole_read,
      R => sig_rst2reg_reset
    );
\dmacr_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(0),
      D => s_axi_lite_wdata(5),
      Q => dma_keyhole_write,
      R => sig_rst2reg_reset
    );
\dmacr_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(0),
      D => s_axi_lite_wdata(6),
      Q => dma_cyclic,
      R => sig_rst2reg_reset
    );
err_irq_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"777F000F"
    )
    port map (
      I0 => s_axi_lite_wdata(14),
      I1 => I29,
      I2 => error_d1,
      I3 => n_0_err_irq_i_2,
      I4 => n_0_err_irq_reg,
      O => n_0_err_irq_i_1
    );
err_irq_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => n_0_dma_interr_reg,
      I1 => \^o5\,
      I2 => \^o6\,
      I3 => \^o9\,
      I4 => \^o8\,
      I5 => \^o7\,
      O => n_0_err_irq_i_2
    );
err_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_err_irq_i_1,
      Q => n_0_err_irq_reg,
      R => sig_rst2reg_reset
    );
error_d1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \^o7\,
      I1 => \^o8\,
      I2 => \^o9\,
      I3 => \^o6\,
      I4 => \^o5\,
      I5 => n_0_dma_interr_reg,
      O => n_0_error_d1_i_1
    );
error_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_error_d1_i_1,
      Q => error_d1,
      R => sig_rst2reg_reset
    );
error_pointer_set_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
    port map (
      I0 => \^o3\,
      I1 => \^o4\,
      I2 => error_pointer_set,
      I3 => SR(0),
      O => n_0_error_pointer_set_i_1
    );
error_pointer_set_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_error_pointer_set_i_1,
      Q => error_pointer_set,
      R => '0'
    );
idle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FEAE"
    )
    port map (
      I0 => n_0_idle_reg,
      I1 => I27,
      I2 => \^o1\,
      I3 => cdma_tvect_out(2),
      I4 => I28,
      I5 => sig_rst2reg_reset,
      O => n_0_idle_i_1
    );
idle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_idle_i_1,
      Q => n_0_idle_reg,
      R => '0'
    );
introut_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => \n_0_GEN_DMACR_SG.sig_err_irqen_reg_reg\,
      I1 => n_0_err_irq_reg,
      I2 => n_0_dly_irq_reg,
      I3 => \n_0_GEN_DMACR_SG.sig_dly_irqen_reg_reg\,
      I4 => n_0_ioc_irq_reg,
      I5 => \n_0_GEN_DMACR_SG.sig_ioc_irqen_reg_reg\,
      O => introut0
    );
introut_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => introut0,
      Q => cdma_introut,
      R => sig_rst2reg_reset
    );
ioc_irq_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF777F0FFF000"
    )
    port map (
      I0 => s_axi_lite_wdata(12),
      I1 => I29,
      I2 => cdma_tvect_out(3),
      I3 => \^o1\,
      I4 => cdma_tvect_out(0),
      I5 => n_0_ioc_irq_reg,
      O => n_0_ioc_irq_i_1
    );
ioc_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_ioc_irq_i_1,
      Q => n_0_ioc_irq_reg,
      R => sig_rst2reg_reset
    );
irqdelay_wren_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => sig_axi2ip_wrce(0),
      I1 => n_0_irqdelay_wren_i_2,
      I2 => n_0_irqdelay_wren_i_3,
      I3 => n_0_irqdelay_wren_i_4,
      O => irqdelay_wren0
    );
irqdelay_wren_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \n_0_dmacr_i_reg[27]\,
      I1 => s_axi_lite_wdata(27),
      I2 => \n_0_dmacr_i_reg[28]\,
      I3 => s_axi_lite_wdata(28),
      I4 => s_axi_lite_wdata(29),
      I5 => \^q\(1),
      O => n_0_irqdelay_wren_i_2
    );
irqdelay_wren_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \n_0_dmacr_i_reg[26]\,
      I1 => s_axi_lite_wdata(26),
      I2 => \^q\(0),
      I3 => s_axi_lite_wdata(25),
      I4 => s_axi_lite_wdata(24),
      I5 => \n_0_dmacr_i_reg[24]\,
      O => n_0_irqdelay_wren_i_3
    );
irqdelay_wren_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => s_axi_lite_wdata(30),
      I1 => \n_0_dmacr_i_reg[30]\,
      I2 => s_axi_lite_wdata(31),
      I3 => \^q\(2),
      O => n_0_irqdelay_wren_i_4
    );
irqdelay_wren_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => irqdelay_wren0,
      Q => sig_reg2sg_irqdelay_wren,
      R => sig_rst2reg_reset
    );
irqthresh_wren_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => sig_axi2ip_wrce(0),
      I1 => n_0_irqthresh_wren_i_2,
      I2 => n_0_irqthresh_wren_i_3,
      I3 => n_0_irqthresh_wren_i_4,
      O => irqthresh_wren0
    );
irqthresh_wren_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o14\,
      I1 => s_axi_lite_wdata(19),
      I2 => \^o13\,
      I3 => s_axi_lite_wdata(20),
      I4 => s_axi_lite_wdata(21),
      I5 => \^o12\,
      O => n_0_irqthresh_wren_i_2
    );
irqthresh_wren_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o15\,
      I1 => s_axi_lite_wdata(18),
      I2 => \^o16\,
      I3 => s_axi_lite_wdata(17),
      I4 => s_axi_lite_wdata(16),
      I5 => \^o17\,
      O => n_0_irqthresh_wren_i_3
    );
irqthresh_wren_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => s_axi_lite_wdata(22),
      I1 => \^o11\,
      I2 => s_axi_lite_wdata(23),
      I3 => \^o10\,
      O => n_0_irqthresh_wren_i_4
    );
irqthresh_wren_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => irqthresh_wren0,
      Q => sig_reg2sg_irqthresh_wren,
      R => sig_rst2reg_reset
    );
sg_decerr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => I6,
      Q => \^o9\,
      R => sig_rst2reg_reset
    );
sg_ftch_error_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sg_ftch_error0,
      Q => \^o4\,
      R => sig_rst2reg_reset
    );
sg_interr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => I4,
      Q => \^o7\,
      R => sig_rst2reg_reset
    );
sg_slverr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => I5,
      Q => \^o8\,
      R => sig_rst2reg_reset
    );
sg_updt_error_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => n_0_dma_interr_reg,
      I1 => \^o5\,
      I2 => \^o6\,
      I3 => I21,
      I4 => I22,
      I5 => I23,
      O => sg_updt_error0
    );
sg_updt_error_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sg_updt_error0,
      Q => \^o3\,
      R => sig_rst2reg_reset
    );
sig_btt_register_del_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_axi2ip_wrce(2),
      Q => sig_btt_register_del,
      R => sig_rst2reg_reset
    );
\sig_btt_register_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(2),
      D => s_axi_lite_wdata(0),
      Q => \n_0_sig_btt_register_reg[0]\,
      R => sig_rst2reg_reset
    );
\sig_btt_register_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(2),
      D => s_axi_lite_wdata(10),
      Q => \n_0_sig_btt_register_reg[10]\,
      R => sig_rst2reg_reset
    );
\sig_btt_register_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(2),
      D => s_axi_lite_wdata(11),
      Q => \n_0_sig_btt_register_reg[11]\,
      R => sig_rst2reg_reset
    );
\sig_btt_register_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(2),
      D => s_axi_lite_wdata(12),
      Q => \n_0_sig_btt_register_reg[12]\,
      R => sig_rst2reg_reset
    );
\sig_btt_register_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(2),
      D => s_axi_lite_wdata(13),
      Q => \n_0_sig_btt_register_reg[13]\,
      R => sig_rst2reg_reset
    );
\sig_btt_register_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(2),
      D => s_axi_lite_wdata(14),
      Q => \n_0_sig_btt_register_reg[14]\,
      R => sig_rst2reg_reset
    );
\sig_btt_register_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(2),
      D => s_axi_lite_wdata(15),
      Q => \n_0_sig_btt_register_reg[15]\,
      R => sig_rst2reg_reset
    );
\sig_btt_register_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(2),
      D => s_axi_lite_wdata(16),
      Q => \n_0_sig_btt_register_reg[16]\,
      R => sig_rst2reg_reset
    );
\sig_btt_register_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(2),
      D => s_axi_lite_wdata(17),
      Q => \n_0_sig_btt_register_reg[17]\,
      R => sig_rst2reg_reset
    );
\sig_btt_register_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(2),
      D => s_axi_lite_wdata(18),
      Q => \n_0_sig_btt_register_reg[18]\,
      R => sig_rst2reg_reset
    );
\sig_btt_register_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(2),
      D => s_axi_lite_wdata(19),
      Q => \n_0_sig_btt_register_reg[19]\,
      R => sig_rst2reg_reset
    );
\sig_btt_register_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(2),
      D => s_axi_lite_wdata(1),
      Q => \n_0_sig_btt_register_reg[1]\,
      R => sig_rst2reg_reset
    );
\sig_btt_register_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(2),
      D => s_axi_lite_wdata(20),
      Q => \n_0_sig_btt_register_reg[20]\,
      R => sig_rst2reg_reset
    );
\sig_btt_register_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(2),
      D => s_axi_lite_wdata(21),
      Q => \n_0_sig_btt_register_reg[21]\,
      R => sig_rst2reg_reset
    );
\sig_btt_register_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(2),
      D => s_axi_lite_wdata(22),
      Q => \n_0_sig_btt_register_reg[22]\,
      R => sig_rst2reg_reset
    );
\sig_btt_register_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(2),
      D => s_axi_lite_wdata(2),
      Q => \n_0_sig_btt_register_reg[2]\,
      R => sig_rst2reg_reset
    );
\sig_btt_register_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(2),
      D => s_axi_lite_wdata(3),
      Q => \n_0_sig_btt_register_reg[3]\,
      R => sig_rst2reg_reset
    );
\sig_btt_register_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(2),
      D => s_axi_lite_wdata(4),
      Q => \n_0_sig_btt_register_reg[4]\,
      R => sig_rst2reg_reset
    );
\sig_btt_register_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(2),
      D => s_axi_lite_wdata(5),
      Q => \n_0_sig_btt_register_reg[5]\,
      R => sig_rst2reg_reset
    );
\sig_btt_register_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(2),
      D => s_axi_lite_wdata(6),
      Q => \n_0_sig_btt_register_reg[6]\,
      R => sig_rst2reg_reset
    );
\sig_btt_register_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(2),
      D => s_axi_lite_wdata(7),
      Q => \n_0_sig_btt_register_reg[7]\,
      R => sig_rst2reg_reset
    );
\sig_btt_register_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(2),
      D => s_axi_lite_wdata(8),
      Q => \n_0_sig_btt_register_reg[8]\,
      R => sig_rst2reg_reset
    );
\sig_btt_register_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(2),
      D => s_axi_lite_wdata(9),
      Q => \n_0_sig_btt_register_reg[9]\,
      R => sig_rst2reg_reset
    );
\sig_cmd_tag_cntr[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o1\,
      I1 => sig_rst2sgcntlr_reset,
      O => O89
    );
\sig_da_register_lsb_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I31(0),
      D => s_axi_lite_wdata(0),
      Q => sig_reg2cntlr_dest_addr(0),
      R => sig_rst2reg_reset
    );
\sig_da_register_lsb_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I31(0),
      D => s_axi_lite_wdata(10),
      Q => sig_reg2cntlr_dest_addr(10),
      R => sig_rst2reg_reset
    );
\sig_da_register_lsb_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I31(0),
      D => s_axi_lite_wdata(11),
      Q => sig_reg2cntlr_dest_addr(11),
      R => sig_rst2reg_reset
    );
\sig_da_register_lsb_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I31(0),
      D => s_axi_lite_wdata(12),
      Q => sig_reg2cntlr_dest_addr(12),
      R => sig_rst2reg_reset
    );
\sig_da_register_lsb_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I31(0),
      D => s_axi_lite_wdata(13),
      Q => sig_reg2cntlr_dest_addr(13),
      R => sig_rst2reg_reset
    );
\sig_da_register_lsb_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I31(0),
      D => s_axi_lite_wdata(14),
      Q => sig_reg2cntlr_dest_addr(14),
      R => sig_rst2reg_reset
    );
\sig_da_register_lsb_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I31(0),
      D => s_axi_lite_wdata(15),
      Q => sig_reg2cntlr_dest_addr(15),
      R => sig_rst2reg_reset
    );
\sig_da_register_lsb_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I31(0),
      D => s_axi_lite_wdata(16),
      Q => sig_reg2cntlr_dest_addr(16),
      R => sig_rst2reg_reset
    );
\sig_da_register_lsb_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I31(0),
      D => s_axi_lite_wdata(17),
      Q => sig_reg2cntlr_dest_addr(17),
      R => sig_rst2reg_reset
    );
\sig_da_register_lsb_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I31(0),
      D => s_axi_lite_wdata(18),
      Q => sig_reg2cntlr_dest_addr(18),
      R => sig_rst2reg_reset
    );
\sig_da_register_lsb_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I31(0),
      D => s_axi_lite_wdata(19),
      Q => sig_reg2cntlr_dest_addr(19),
      R => sig_rst2reg_reset
    );
\sig_da_register_lsb_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I31(0),
      D => s_axi_lite_wdata(1),
      Q => sig_reg2cntlr_dest_addr(1),
      R => sig_rst2reg_reset
    );
\sig_da_register_lsb_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I31(0),
      D => s_axi_lite_wdata(20),
      Q => sig_reg2cntlr_dest_addr(20),
      R => sig_rst2reg_reset
    );
\sig_da_register_lsb_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I31(0),
      D => s_axi_lite_wdata(21),
      Q => sig_reg2cntlr_dest_addr(21),
      R => sig_rst2reg_reset
    );
\sig_da_register_lsb_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I31(0),
      D => s_axi_lite_wdata(22),
      Q => sig_reg2cntlr_dest_addr(22),
      R => sig_rst2reg_reset
    );
\sig_da_register_lsb_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I31(0),
      D => s_axi_lite_wdata(23),
      Q => sig_reg2cntlr_dest_addr(23),
      R => sig_rst2reg_reset
    );
\sig_da_register_lsb_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I31(0),
      D => s_axi_lite_wdata(24),
      Q => sig_reg2cntlr_dest_addr(24),
      R => sig_rst2reg_reset
    );
\sig_da_register_lsb_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I31(0),
      D => s_axi_lite_wdata(25),
      Q => sig_reg2cntlr_dest_addr(25),
      R => sig_rst2reg_reset
    );
\sig_da_register_lsb_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I31(0),
      D => s_axi_lite_wdata(26),
      Q => sig_reg2cntlr_dest_addr(26),
      R => sig_rst2reg_reset
    );
\sig_da_register_lsb_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I31(0),
      D => s_axi_lite_wdata(27),
      Q => sig_reg2cntlr_dest_addr(27),
      R => sig_rst2reg_reset
    );
\sig_da_register_lsb_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I31(0),
      D => s_axi_lite_wdata(28),
      Q => sig_reg2cntlr_dest_addr(28),
      R => sig_rst2reg_reset
    );
\sig_da_register_lsb_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I31(0),
      D => s_axi_lite_wdata(29),
      Q => sig_reg2cntlr_dest_addr(29),
      R => sig_rst2reg_reset
    );
\sig_da_register_lsb_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I31(0),
      D => s_axi_lite_wdata(2),
      Q => sig_reg2cntlr_dest_addr(2),
      R => sig_rst2reg_reset
    );
\sig_da_register_lsb_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I31(0),
      D => s_axi_lite_wdata(30),
      Q => sig_reg2cntlr_dest_addr(30),
      R => sig_rst2reg_reset
    );
\sig_da_register_lsb_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I31(0),
      D => s_axi_lite_wdata(31),
      Q => sig_reg2cntlr_dest_addr(31),
      R => sig_rst2reg_reset
    );
\sig_da_register_lsb_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I31(0),
      D => s_axi_lite_wdata(3),
      Q => sig_reg2cntlr_dest_addr(3),
      R => sig_rst2reg_reset
    );
\sig_da_register_lsb_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I31(0),
      D => s_axi_lite_wdata(4),
      Q => sig_reg2cntlr_dest_addr(4),
      R => sig_rst2reg_reset
    );
\sig_da_register_lsb_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I31(0),
      D => s_axi_lite_wdata(5),
      Q => sig_reg2cntlr_dest_addr(5),
      R => sig_rst2reg_reset
    );
\sig_da_register_lsb_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I31(0),
      D => s_axi_lite_wdata(6),
      Q => sig_reg2cntlr_dest_addr(6),
      R => sig_rst2reg_reset
    );
\sig_da_register_lsb_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I31(0),
      D => s_axi_lite_wdata(7),
      Q => sig_reg2cntlr_dest_addr(7),
      R => sig_rst2reg_reset
    );
\sig_da_register_lsb_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I31(0),
      D => s_axi_lite_wdata(8),
      Q => sig_reg2cntlr_dest_addr(8),
      R => sig_rst2reg_reset
    );
\sig_da_register_lsb_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I31(0),
      D => s_axi_lite_wdata(9),
      Q => sig_reg2cntlr_dest_addr(9),
      R => sig_rst2reg_reset
    );
sig_dma_go_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000BA"
    )
    port map (
      I0 => \^o90\(0),
      I1 => sig_btt_register_del,
      I2 => sig_axi2ip_wrce(2),
      I3 => I28,
      I4 => sig_rst2reg_reset,
      O => n_0_sig_dma_go_i_1
    );
sig_dma_go_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_dma_go_i_1,
      Q => \^o90\(0),
      R => '0'
    );
sig_mm2s_cmd_inferred_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => dma_keyhole_read,
      O => in0(0)
    );
sig_s2mm_cmd_inferred_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => dma_keyhole_write,
      O => O88(0)
    );
\sig_sa_register_lsb_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I30(0),
      D => s_axi_lite_wdata(0),
      Q => sig_reg2cntlr_src_addr(0),
      R => sig_rst2reg_reset
    );
\sig_sa_register_lsb_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I30(0),
      D => s_axi_lite_wdata(10),
      Q => sig_reg2cntlr_src_addr(10),
      R => sig_rst2reg_reset
    );
\sig_sa_register_lsb_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I30(0),
      D => s_axi_lite_wdata(11),
      Q => sig_reg2cntlr_src_addr(11),
      R => sig_rst2reg_reset
    );
\sig_sa_register_lsb_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I30(0),
      D => s_axi_lite_wdata(12),
      Q => sig_reg2cntlr_src_addr(12),
      R => sig_rst2reg_reset
    );
\sig_sa_register_lsb_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I30(0),
      D => s_axi_lite_wdata(13),
      Q => sig_reg2cntlr_src_addr(13),
      R => sig_rst2reg_reset
    );
\sig_sa_register_lsb_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I30(0),
      D => s_axi_lite_wdata(14),
      Q => sig_reg2cntlr_src_addr(14),
      R => sig_rst2reg_reset
    );
\sig_sa_register_lsb_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I30(0),
      D => s_axi_lite_wdata(15),
      Q => sig_reg2cntlr_src_addr(15),
      R => sig_rst2reg_reset
    );
\sig_sa_register_lsb_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I30(0),
      D => s_axi_lite_wdata(16),
      Q => sig_reg2cntlr_src_addr(16),
      R => sig_rst2reg_reset
    );
\sig_sa_register_lsb_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I30(0),
      D => s_axi_lite_wdata(17),
      Q => sig_reg2cntlr_src_addr(17),
      R => sig_rst2reg_reset
    );
\sig_sa_register_lsb_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I30(0),
      D => s_axi_lite_wdata(18),
      Q => sig_reg2cntlr_src_addr(18),
      R => sig_rst2reg_reset
    );
\sig_sa_register_lsb_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I30(0),
      D => s_axi_lite_wdata(19),
      Q => sig_reg2cntlr_src_addr(19),
      R => sig_rst2reg_reset
    );
\sig_sa_register_lsb_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I30(0),
      D => s_axi_lite_wdata(1),
      Q => sig_reg2cntlr_src_addr(1),
      R => sig_rst2reg_reset
    );
\sig_sa_register_lsb_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I30(0),
      D => s_axi_lite_wdata(20),
      Q => sig_reg2cntlr_src_addr(20),
      R => sig_rst2reg_reset
    );
\sig_sa_register_lsb_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I30(0),
      D => s_axi_lite_wdata(21),
      Q => sig_reg2cntlr_src_addr(21),
      R => sig_rst2reg_reset
    );
\sig_sa_register_lsb_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I30(0),
      D => s_axi_lite_wdata(22),
      Q => sig_reg2cntlr_src_addr(22),
      R => sig_rst2reg_reset
    );
\sig_sa_register_lsb_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I30(0),
      D => s_axi_lite_wdata(23),
      Q => sig_reg2cntlr_src_addr(23),
      R => sig_rst2reg_reset
    );
\sig_sa_register_lsb_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I30(0),
      D => s_axi_lite_wdata(24),
      Q => sig_reg2cntlr_src_addr(24),
      R => sig_rst2reg_reset
    );
\sig_sa_register_lsb_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I30(0),
      D => s_axi_lite_wdata(25),
      Q => sig_reg2cntlr_src_addr(25),
      R => sig_rst2reg_reset
    );
\sig_sa_register_lsb_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I30(0),
      D => s_axi_lite_wdata(26),
      Q => sig_reg2cntlr_src_addr(26),
      R => sig_rst2reg_reset
    );
\sig_sa_register_lsb_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I30(0),
      D => s_axi_lite_wdata(27),
      Q => sig_reg2cntlr_src_addr(27),
      R => sig_rst2reg_reset
    );
\sig_sa_register_lsb_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I30(0),
      D => s_axi_lite_wdata(28),
      Q => sig_reg2cntlr_src_addr(28),
      R => sig_rst2reg_reset
    );
\sig_sa_register_lsb_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I30(0),
      D => s_axi_lite_wdata(29),
      Q => sig_reg2cntlr_src_addr(29),
      R => sig_rst2reg_reset
    );
\sig_sa_register_lsb_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I30(0),
      D => s_axi_lite_wdata(2),
      Q => sig_reg2cntlr_src_addr(2),
      R => sig_rst2reg_reset
    );
\sig_sa_register_lsb_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I30(0),
      D => s_axi_lite_wdata(30),
      Q => sig_reg2cntlr_src_addr(30),
      R => sig_rst2reg_reset
    );
\sig_sa_register_lsb_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I30(0),
      D => s_axi_lite_wdata(31),
      Q => sig_reg2cntlr_src_addr(31),
      R => sig_rst2reg_reset
    );
\sig_sa_register_lsb_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I30(0),
      D => s_axi_lite_wdata(3),
      Q => sig_reg2cntlr_src_addr(3),
      R => sig_rst2reg_reset
    );
\sig_sa_register_lsb_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I30(0),
      D => s_axi_lite_wdata(4),
      Q => sig_reg2cntlr_src_addr(4),
      R => sig_rst2reg_reset
    );
\sig_sa_register_lsb_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I30(0),
      D => s_axi_lite_wdata(5),
      Q => sig_reg2cntlr_src_addr(5),
      R => sig_rst2reg_reset
    );
\sig_sa_register_lsb_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I30(0),
      D => s_axi_lite_wdata(6),
      Q => sig_reg2cntlr_src_addr(6),
      R => sig_rst2reg_reset
    );
\sig_sa_register_lsb_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I30(0),
      D => s_axi_lite_wdata(7),
      Q => sig_reg2cntlr_src_addr(7),
      R => sig_rst2reg_reset
    );
\sig_sa_register_lsb_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I30(0),
      D => s_axi_lite_wdata(8),
      Q => sig_reg2cntlr_src_addr(8),
      R => sig_rst2reg_reset
    );
\sig_sa_register_lsb_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I30(0),
      D => s_axi_lite_wdata(9),
      Q => sig_reg2cntlr_src_addr(9),
      R => sig_rst2reg_reset
    );
sig_sg_run_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
    port map (
      I0 => I20,
      I1 => sig_reg2sgcntlr_currdesc_updated,
      I2 => \^o1\,
      I3 => sig_rst2sgcntlr_reset,
      O => O31
    );
\taildesc_lsb_i[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      I0 => \^o69\(0),
      I1 => sig_rst2reg_reset,
      I2 => \^o1\,
      I3 => p_0_in1_in,
      O => \n_0_taildesc_lsb_i[0]_i_1\
    );
\taildesc_lsb_i[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      I0 => \^o69\(1),
      I1 => sig_rst2reg_reset,
      I2 => \^o1\,
      I3 => p_0_in1_in,
      O => \n_0_taildesc_lsb_i[1]_i_1\
    );
\taildesc_lsb_i[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      I0 => \^o69\(2),
      I1 => sig_rst2reg_reset,
      I2 => \^o1\,
      I3 => p_0_in1_in,
      O => \n_0_taildesc_lsb_i[2]_i_1\
    );
\taildesc_lsb_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      I0 => sig_reg2sg_taildesc(3),
      I1 => sig_rst2reg_reset,
      I2 => \^o1\,
      I3 => p_0_in1_in,
      O => \n_0_taildesc_lsb_i[3]_i_1\
    );
\taildesc_lsb_i[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      I0 => sig_reg2sg_taildesc(4),
      I1 => sig_rst2reg_reset,
      I2 => \^o1\,
      I3 => p_0_in1_in,
      O => \n_0_taildesc_lsb_i[4]_i_1\
    );
\taildesc_lsb_i[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      I0 => sig_reg2sg_taildesc(5),
      I1 => sig_rst2reg_reset,
      I2 => \^o1\,
      I3 => p_0_in1_in,
      O => \n_0_taildesc_lsb_i[5]_i_1\
    );
\taildesc_lsb_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_taildesc_lsb_i[0]_i_1\,
      Q => \^o69\(0),
      R => '0'
    );
\taildesc_lsb_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => p_0_in1_in,
      D => s_axi_lite_wdata(10),
      Q => \^o34\(4),
      R => SR(0)
    );
\taildesc_lsb_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => p_0_in1_in,
      D => s_axi_lite_wdata(11),
      Q => \^o34\(5),
      R => SR(0)
    );
\taildesc_lsb_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => p_0_in1_in,
      D => s_axi_lite_wdata(12),
      Q => sig_reg2sg_taildesc(12),
      R => SR(0)
    );
\taildesc_lsb_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => p_0_in1_in,
      D => s_axi_lite_wdata(13),
      Q => sig_reg2sg_taildesc(13),
      R => SR(0)
    );
\taildesc_lsb_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => p_0_in1_in,
      D => s_axi_lite_wdata(14),
      Q => sig_reg2sg_taildesc(14),
      R => SR(0)
    );
\taildesc_lsb_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => p_0_in1_in,
      D => s_axi_lite_wdata(15),
      Q => \^o34\(6),
      R => SR(0)
    );
\taildesc_lsb_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => p_0_in1_in,
      D => s_axi_lite_wdata(16),
      Q => sig_reg2sg_taildesc(16),
      R => SR(0)
    );
\taildesc_lsb_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => p_0_in1_in,
      D => s_axi_lite_wdata(17),
      Q => sig_reg2sg_taildesc(17),
      R => SR(0)
    );
\taildesc_lsb_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => p_0_in1_in,
      D => s_axi_lite_wdata(18),
      Q => sig_reg2sg_taildesc(18),
      R => SR(0)
    );
\taildesc_lsb_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => p_0_in1_in,
      D => s_axi_lite_wdata(19),
      Q => sig_reg2sg_taildesc(19),
      R => SR(0)
    );
\taildesc_lsb_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_taildesc_lsb_i[1]_i_1\,
      Q => \^o69\(1),
      R => '0'
    );
\taildesc_lsb_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => p_0_in1_in,
      D => s_axi_lite_wdata(20),
      Q => sig_reg2sg_taildesc(20),
      R => SR(0)
    );
\taildesc_lsb_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => p_0_in1_in,
      D => s_axi_lite_wdata(21),
      Q => sig_reg2sg_taildesc(21),
      R => SR(0)
    );
\taildesc_lsb_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => p_0_in1_in,
      D => s_axi_lite_wdata(22),
      Q => sig_reg2sg_taildesc(22),
      R => SR(0)
    );
\taildesc_lsb_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => p_0_in1_in,
      D => s_axi_lite_wdata(23),
      Q => sig_reg2sg_taildesc(23),
      R => SR(0)
    );
\taildesc_lsb_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => p_0_in1_in,
      D => s_axi_lite_wdata(24),
      Q => sig_reg2sg_taildesc(24),
      R => SR(0)
    );
\taildesc_lsb_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => p_0_in1_in,
      D => s_axi_lite_wdata(25),
      Q => sig_reg2sg_taildesc(25),
      R => SR(0)
    );
\taildesc_lsb_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => p_0_in1_in,
      D => s_axi_lite_wdata(26),
      Q => sig_reg2sg_taildesc(26),
      R => SR(0)
    );
\taildesc_lsb_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => p_0_in1_in,
      D => s_axi_lite_wdata(27),
      Q => sig_reg2sg_taildesc(27),
      R => SR(0)
    );
\taildesc_lsb_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => p_0_in1_in,
      D => s_axi_lite_wdata(28),
      Q => sig_reg2sg_taildesc(28),
      R => SR(0)
    );
\taildesc_lsb_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => p_0_in1_in,
      D => s_axi_lite_wdata(29),
      Q => sig_reg2sg_taildesc(29),
      R => SR(0)
    );
\taildesc_lsb_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_taildesc_lsb_i[2]_i_1\,
      Q => \^o69\(2),
      R => '0'
    );
\taildesc_lsb_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => p_0_in1_in,
      D => s_axi_lite_wdata(30),
      Q => sig_reg2sg_taildesc(30),
      R => SR(0)
    );
\taildesc_lsb_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => p_0_in1_in,
      D => s_axi_lite_wdata(31),
      Q => sig_reg2sg_taildesc(31),
      R => SR(0)
    );
\taildesc_lsb_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_taildesc_lsb_i[3]_i_1\,
      Q => sig_reg2sg_taildesc(3),
      R => '0'
    );
\taildesc_lsb_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_taildesc_lsb_i[4]_i_1\,
      Q => sig_reg2sg_taildesc(4),
      R => '0'
    );
\taildesc_lsb_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_taildesc_lsb_i[5]_i_1\,
      Q => sig_reg2sg_taildesc(5),
      R => '0'
    );
\taildesc_lsb_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => p_0_in1_in,
      D => s_axi_lite_wdata(6),
      Q => \^o34\(0),
      R => SR(0)
    );
\taildesc_lsb_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => p_0_in1_in,
      D => s_axi_lite_wdata(7),
      Q => \^o34\(1),
      R => SR(0)
    );
\taildesc_lsb_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => p_0_in1_in,
      D => s_axi_lite_wdata(8),
      Q => \^o34\(2),
      R => SR(0)
    );
\taildesc_lsb_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => p_0_in1_in,
      D => s_axi_lite_wdata(9),
      Q => \^o34\(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_cdma_0_axi_cdma_simple_cntlr is
  port (
    sig_cntl2mm2s_sts_tready : out STD_LOGIC;
    sig_cntl2s2mm_sts_tready : out STD_LOGIC;
    O1 : out STD_LOGIC;
    cdma_tvect_out : out STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_cntl2s2mm_cmd_tvalid : out STD_LOGIC;
    sig_cntlr2rst_halt_cmplt : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_s2mm_interr : out STD_LOGIC;
    sig_mm2s_interr : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    sig_sm_state0 : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_rst2cntlr_reset : in STD_LOGIC;
    sig_rst2s2mm_halt : in STD_LOGIC;
    sig_sm_state_ns1 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_mm2s2cntl_sts_tvalid : in STD_LOGIC;
    sig_reg2cntlr_sg_mode : in STD_LOGIC;
    sig_dm_mm2s_sts_tvalid : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_dm_mm2s_err : in STD_LOGIC;
    p_0_out : in STD_LOGIC;
    sig_data2all_tlast_error : in STD_LOGIC;
    sig_dm_s2mm_sts_tvalid : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    O5 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_mm2s_status_reg0 : in STD_LOGIC;
    O6 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0_axi_cdma_simple_cntlr : entity is "axi_cdma_simple_cntlr";
end axi_cdma_0_axi_cdma_simple_cntlr;

architecture STRUCTURE of axi_cdma_0_axi_cdma_simple_cntlr is
  signal \^o1\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \n_0_sig_halt_cmplt_reg_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_mm2s_status_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_sig_mm2s_status_reg[5]_i_1\ : STD_LOGIC;
  signal \n_0_sig_mm2s_status_reg[6]_i_2\ : STD_LOGIC;
  signal \n_0_sig_s2mm_status_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_sig_s2mm_status_reg[5]_i_1\ : STD_LOGIC;
  signal \n_0_sig_s2mm_status_reg[6]_i_1\ : STD_LOGIC;
  signal n_0_sig_sm_ld_cmd_i_1 : STD_LOGIC;
  signal n_0_sig_sm_set_idle_i_1 : STD_LOGIC;
  signal n_0_sig_sm_set_ioc_i_2 : STD_LOGIC;
  signal \^sig_cntl2mm2s_sts_tready\ : STD_LOGIC;
  signal \^sig_cntl2s2mm_sts_tready\ : STD_LOGIC;
  signal \^sig_cntlr2rst_halt_cmplt\ : STD_LOGIC;
  signal sig_composite_error : STD_LOGIC;
  signal sig_mm2s_decerr : STD_LOGIC;
  signal \^sig_mm2s_interr\ : STD_LOGIC;
  signal sig_mm2s_slverr : STD_LOGIC;
  signal sig_s2mm_decerr : STD_LOGIC;
  signal \^sig_s2mm_interr\ : STD_LOGIC;
  signal sig_s2mm_slverr : STD_LOGIC;
  signal sig_sm_clr_idle_ns : STD_LOGIC;
  signal sig_sm_pop_mm2s_sts_ns : STD_LOGIC;
  signal sig_sm_pop_s2mm_sts_ns : STD_LOGIC;
  signal sig_sm_set_err : STD_LOGIC;
  signal sig_sm_set_err_ns : STD_LOGIC;
  signal sig_sm_state_ns : STD_LOGIC_VECTOR ( 2 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cdma_tvect_out[4]_INST_0\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \cdma_tvect_out[5]_INST_0\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \sig_mm2s_status_reg[5]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \sig_mm2s_status_reg[6]_i_2\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \sig_s2mm_status_reg[5]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \sig_s2mm_status_reg[6]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of sig_sm_clr_idle_i_1 : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of sig_sm_ld_cmd_i_1 : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of sig_sm_pop_mm2s_sts_i_1 : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of sig_sm_pop_s2mm_sts_i_1 : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of sig_sm_set_err_i_1 : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of sig_sm_set_ioc_i_2 : label is "soft_lutpair251";
begin
  O1 <= \^o1\;
  Q(2 downto 0) <= \^q\(2 downto 0);
  sig_cntl2mm2s_sts_tready <= \^sig_cntl2mm2s_sts_tready\;
  sig_cntl2s2mm_sts_tready <= \^sig_cntl2s2mm_sts_tready\;
  sig_cntlr2rst_halt_cmplt <= \^sig_cntlr2rst_halt_cmplt\;
  sig_mm2s_interr <= \^sig_mm2s_interr\;
  sig_s2mm_interr <= \^sig_s2mm_interr\;
\I_REGISTER_BLOCK/dma_decerr_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB8B8B888"
    )
    port map (
      I0 => I2(1),
      I1 => sig_reg2cntlr_sg_mode,
      I2 => sig_sm_set_err,
      I3 => sig_s2mm_decerr,
      I4 => sig_mm2s_decerr,
      I5 => I4,
      O => O3
    );
\I_REGISTER_BLOCK/dma_slverr_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB8B8B888"
    )
    port map (
      I0 => I2(0),
      I1 => sig_reg2cntlr_sg_mode,
      I2 => sig_sm_set_err,
      I3 => sig_s2mm_slverr,
      I4 => sig_mm2s_slverr,
      I5 => I3,
      O => O2
    );
\cdma_tvect_out[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => sig_sm_set_err,
      I1 => sig_s2mm_decerr,
      I2 => sig_mm2s_decerr,
      O => cdma_tvect_out(2)
    );
\cdma_tvect_out[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => sig_sm_set_err,
      I1 => sig_s2mm_slverr,
      I2 => sig_mm2s_slverr,
      O => cdma_tvect_out(3)
    );
\cdma_tvect_out[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      I0 => sig_sm_set_err,
      I1 => sig_dm_mm2s_err,
      I2 => p_0_out,
      I3 => sig_data2all_tlast_error,
      I4 => \^sig_s2mm_interr\,
      I5 => \^sig_mm2s_interr\,
      O => cdma_tvect_out(4)
    );
\sig_halt_cmplt_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => sig_rst2s2mm_halt,
      I1 => \^o1\,
      I2 => \^sig_cntlr2rst_halt_cmplt\,
      O => \n_0_sig_halt_cmplt_reg_i_1__0\
    );
sig_halt_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_halt_cmplt_reg_i_1__0\,
      Q => \^sig_cntlr2rst_halt_cmplt\,
      R => sig_rst2cntlr_reset
    );
\sig_mm2s_status_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O5(0),
      I1 => \^sig_cntl2mm2s_sts_tready\,
      I2 => \^sig_mm2s_interr\,
      O => \n_0_sig_mm2s_status_reg[4]_i_1\
    );
\sig_mm2s_status_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O5(1),
      I1 => \^sig_cntl2mm2s_sts_tready\,
      I2 => sig_mm2s_decerr,
      O => \n_0_sig_mm2s_status_reg[5]_i_1\
    );
\sig_mm2s_status_reg[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O5(2),
      I1 => \^sig_cntl2mm2s_sts_tready\,
      I2 => sig_mm2s_slverr,
      O => \n_0_sig_mm2s_status_reg[6]_i_2\
    );
\sig_mm2s_status_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_mm2s_status_reg[4]_i_1\,
      Q => \^sig_mm2s_interr\,
      R => sig_mm2s_status_reg0
    );
\sig_mm2s_status_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_mm2s_status_reg[5]_i_1\,
      Q => sig_mm2s_decerr,
      R => sig_mm2s_status_reg0
    );
\sig_mm2s_status_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_mm2s_status_reg[6]_i_2\,
      Q => sig_mm2s_slverr,
      R => sig_mm2s_status_reg0
    );
\sig_s2mm_status_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O6(0),
      I1 => \^sig_cntl2s2mm_sts_tready\,
      I2 => \^sig_s2mm_interr\,
      O => \n_0_sig_s2mm_status_reg[4]_i_1\
    );
\sig_s2mm_status_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O6(1),
      I1 => \^sig_cntl2s2mm_sts_tready\,
      I2 => sig_s2mm_decerr,
      O => \n_0_sig_s2mm_status_reg[5]_i_1\
    );
\sig_s2mm_status_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O6(2),
      I1 => \^sig_cntl2s2mm_sts_tready\,
      I2 => sig_s2mm_slverr,
      O => \n_0_sig_s2mm_status_reg[6]_i_1\
    );
\sig_s2mm_status_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_s2mm_status_reg[4]_i_1\,
      Q => \^sig_s2mm_interr\,
      R => sig_mm2s_status_reg0
    );
\sig_s2mm_status_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_s2mm_status_reg[5]_i_1\,
      Q => sig_s2mm_decerr,
      R => sig_mm2s_status_reg0
    );
\sig_s2mm_status_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_s2mm_status_reg[6]_i_1\,
      Q => sig_s2mm_slverr,
      R => sig_mm2s_status_reg0
    );
sig_sm_clr_idle_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => sig_sm_state_ns1,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => sig_sm_clr_idle_ns
    );
sig_sm_clr_idle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_clr_idle_ns,
      Q => cdma_tvect_out(0),
      R => sig_sm_state0
    );
sig_sm_ld_cmd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => n_0_sig_sm_ld_cmd_i_1
    );
sig_sm_ld_cmd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_sm_ld_cmd_i_1,
      Q => sig_cntl2s2mm_cmd_tvalid,
      R => sig_sm_state0
    );
sig_sm_pop_mm2s_sts_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
    port map (
      I0 => sig_reg2cntlr_sg_mode,
      I1 => sig_dm_mm2s_sts_tvalid,
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(1),
      O => sig_sm_pop_mm2s_sts_ns
    );
sig_sm_pop_mm2s_sts_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_pop_mm2s_sts_ns,
      Q => \^sig_cntl2mm2s_sts_tready\,
      R => sig_sm_state0
    );
sig_sm_pop_s2mm_sts_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
    port map (
      I0 => sig_reg2cntlr_sg_mode,
      I1 => sig_dm_s2mm_sts_tvalid,
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(0),
      O => sig_sm_pop_s2mm_sts_ns
    );
sig_sm_pop_s2mm_sts_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_pop_s2mm_sts_ns,
      Q => \^sig_cntl2s2mm_sts_tready\,
      R => sig_sm_state0
    );
sig_sm_set_err_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => \^q\(1),
      O => sig_sm_set_err_ns
    );
sig_sm_set_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_set_err_ns,
      Q => sig_sm_set_err,
      R => sig_sm_state0
    );
sig_sm_set_idle_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => \^q\(1),
      O => n_0_sig_sm_set_idle_i_1
    );
sig_sm_set_idle_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_sm_set_idle_i_1,
      Q => \^o1\,
      S => sig_sm_state0
    );
sig_sm_set_ioc_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => \^q\(1),
      O => n_0_sig_sm_set_ioc_i_2
    );
sig_sm_set_ioc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_sm_set_ioc_i_2,
      Q => cdma_tvect_out(1),
      R => sig_sm_state0
    );
\sig_sm_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFBB00CFCCBB00"
    )
    port map (
      I0 => sig_composite_error,
      I1 => \^q\(2),
      I2 => sig_mm2s2cntl_sts_tvalid,
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => sig_sm_state_ns1,
      O => sig_sm_state_ns(1)
    );
\sig_sm_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCFCCC8C8C8C8C"
    )
    port map (
      I0 => sig_composite_error,
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => sig_dm_mm2s_sts_tvalid,
      I4 => sig_reg2cntlr_sg_mode,
      I5 => \^q\(0),
      O => sig_sm_state_ns(2)
    );
\sig_sm_state[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
    port map (
      I0 => I1,
      I1 => sig_mm2s_decerr,
      I2 => sig_s2mm_decerr,
      I3 => sig_mm2s_slverr,
      I4 => sig_s2mm_slverr,
      O => sig_composite_error
    );
\sig_sm_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => sig_sm_state0
    );
\sig_sm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_state_ns(1),
      Q => \^q\(1),
      R => sig_sm_state0
    );
\sig_sm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_state_ns(2),
      Q => \^q\(2),
      R => sig_sm_state0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_cdma_0_axi_datamover_fifo is
  port (
    sig_init_reg2 : out STD_LOGIC;
    sig_dm_s2mm_cmd_tready : out STD_LOGIC;
    O1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 60 downto 0 );
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_mmap_reset_reg : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cntl2s2mm_cmd_tvalid : in STD_LOGIC;
    sig_reg2cntlr_sg_mode : in STD_LOGIC;
    sig_sgcntl2s2mm_cmd_tvalid : in STD_LOGIC;
    sig_calc_error_pushed : in STD_LOGIC;
    I4 : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    I8 : in STD_LOGIC_VECTOR ( 60 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0_axi_datamover_fifo : entity is "axi_datamover_fifo";
end axi_cdma_0_axi_datamover_fifo;

architecture STRUCTURE of axi_cdma_0_axi_datamover_fifo is
  signal \^q\ : STD_LOGIC_VECTOR ( 60 downto 0 );
  signal \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__5\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\ : STD_LOGIC;
  signal \n_0_sig_calc_error_reg_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_calc_error_reg_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_calc_error_reg_i_4__0\ : STD_LOGIC;
  signal \n_0_sig_calc_error_reg_i_5__0\ : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal \^sig_cmd2mstr_cmd_valid\ : STD_LOGIC;
  signal \^sig_dm_s2mm_cmd_tready\ : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal \^sig_init_reg2\ : STD_LOGIC;
  signal sig_push_regfifo : STD_LOGIC;
begin
  Q(60 downto 0) <= \^q\(60 downto 0);
  sig_cmd2mstr_cmd_valid <= \^sig_cmd2mstr_cmd_valid\;
  sig_dm_s2mm_cmd_tready <= \^sig_dm_s2mm_cmd_tready\;
  sig_init_reg2 <= \^sig_init_reg2\;
\USE_SINGLE_REG.sig_regfifo_dout_reg[67]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => \^sig_dm_s2mm_cmd_tready\,
      I1 => sig_cntl2s2mm_cmd_tvalid,
      I2 => sig_reg2cntlr_sg_mode,
      I3 => sig_sgcntl2s2mm_cmd_tvalid,
      O => sig_push_regfifo
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I8(0),
      Q => \^q\(0),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I8(10),
      Q => \^q\(10),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I8(11),
      Q => \^q\(11),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I8(12),
      Q => \^q\(12),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I8(13),
      Q => \^q\(13),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I8(14),
      Q => \^q\(14),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I8(15),
      Q => \^q\(15),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I8(16),
      Q => \^q\(16),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I8(17),
      Q => \^q\(17),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I8(18),
      Q => \^q\(18),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I8(19),
      Q => \^q\(19),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I8(1),
      Q => \^q\(1),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I8(20),
      Q => \^q\(20),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I8(21),
      Q => \^q\(21),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I8(22),
      Q => \^q\(22),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I8(23),
      Q => \^q\(23),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I8(2),
      Q => \^q\(2),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I8(24),
      Q => \^q\(24),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I8(25),
      Q => \^q\(25),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I8(26),
      Q => \^q\(26),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I8(27),
      Q => \^q\(27),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I8(28),
      Q => \^q\(28),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I8(29),
      Q => \^q\(29),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I8(30),
      Q => \^q\(30),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I8(31),
      Q => \^q\(31),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I8(32),
      Q => \^q\(32),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I8(3),
      Q => \^q\(3),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I8(33),
      Q => \^q\(33),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I8(34),
      Q => \^q\(34),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I8(35),
      Q => \^q\(35),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I8(36),
      Q => \^q\(36),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I8(37),
      Q => \^q\(37),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I8(38),
      Q => \^q\(38),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I8(39),
      Q => \^q\(39),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I8(40),
      Q => \^q\(40),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I8(41),
      Q => \^q\(41),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I8(42),
      Q => \^q\(42),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I8(4),
      Q => \^q\(4),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I8(43),
      Q => \^q\(43),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I8(44),
      Q => \^q\(44),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I8(45),
      Q => \^q\(45),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I8(46),
      Q => \^q\(46),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I8(47),
      Q => \^q\(47),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I8(48),
      Q => \^q\(48),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I8(49),
      Q => \^q\(49),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I8(50),
      Q => \^q\(50),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I8(51),
      Q => \^q\(51),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I8(52),
      Q => \^q\(52),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I8(5),
      Q => \^q\(5),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I8(53),
      Q => \^q\(53),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I8(54),
      Q => \^q\(54),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I8(55),
      Q => \^q\(55),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I8(56),
      Q => \^q\(56),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I8(57),
      Q => \^q\(57),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I8(58),
      Q => \^q\(58),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I8(59),
      Q => \^q\(59),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I8(60),
      Q => \^q\(60),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I8(6),
      Q => \^q\(6),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I8(7),
      Q => \^q\(7),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I8(8),
      Q => \^q\(8),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I8(9),
      Q => \^q\(9),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB00FA00"
    )
    port map (
      I0 => I1,
      I1 => sig_push_regfifo,
      I2 => sig_init_done,
      I3 => I2,
      I4 => \^sig_dm_s2mm_cmd_tready\,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__5\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__5\,
      Q => \^sig_dm_s2mm_cmd_tready\,
      R => '0'
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC88C088CC88CC88"
    )
    port map (
      I0 => sig_push_regfifo,
      I1 => I2,
      I2 => sig_calc_error_pushed,
      I3 => \^sig_cmd2mstr_cmd_valid\,
      I4 => I4,
      I5 => sig_input_reg_empty,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\,
      Q => \^sig_cmd2mstr_cmd_valid\,
      R => '0'
    );
\sig_calc_error_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
    port map (
      I0 => \n_0_sig_calc_error_reg_i_2__0\,
      I1 => \n_0_sig_calc_error_reg_i_3__0\,
      I2 => \n_0_sig_calc_error_reg_i_4__0\,
      I3 => \n_0_sig_calc_error_reg_i_5__0\,
      I4 => I3,
      I5 => \in\(0),
      O => O1
    );
\sig_calc_error_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \^q\(10),
      I3 => \^q\(11),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \n_0_sig_calc_error_reg_i_2__0\
    );
\sig_calc_error_reg_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(4),
      I3 => \^q\(5),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \n_0_sig_calc_error_reg_i_3__0\
    );
\sig_calc_error_reg_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^q\(19),
      I1 => \^q\(18),
      I2 => \^q\(22),
      I3 => sig_mmap_reset_reg,
      I4 => \^q\(20),
      I5 => \^q\(21),
      O => \n_0_sig_calc_error_reg_i_4__0\
    );
\sig_calc_error_reg_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^q\(13),
      I1 => \^q\(12),
      I2 => \^q\(16),
      I3 => \^q\(17),
      I4 => \^q\(14),
      I5 => \^q\(15),
      O => \n_0_sig_calc_error_reg_i_5__0\
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_mmap_reset_reg,
      I1 => \^sig_init_reg2\,
      I2 => I2,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => '0'
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_mmap_reset_reg,
      Q => \^sig_init_reg2\,
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_cdma_0_axi_datamover_fifo_15 is
  port (
    O1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 60 downto 0 );
    sig_sm_state_ns1 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I2 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_init_reg : in STD_LOGIC;
    sig_dm_s2mm_cmd_tready : in STD_LOGIC;
    cdma_tvect_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_reg2cntlr_sg_mode : in STD_LOGIC;
    sig_fetch_update_empty : in STD_LOGIC;
    sig_sg2sgcntlr_ftch_desc_available : in STD_LOGIC;
    sig_cntl2s2mm_cmd_tvalid : in STD_LOGIC;
    sig_sgcntl2mm2s_cmd_tvalid : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC;
    sig_calc_error_pushed : in STD_LOGIC;
    sig_sm_halt_reg : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I9 : in STD_LOGIC_VECTOR ( 60 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0_axi_datamover_fifo_15 : entity is "axi_datamover_fifo";
end axi_cdma_0_axi_datamover_fifo_15;

architecture STRUCTURE of axi_cdma_0_axi_datamover_fifo_15 is
  signal \^q\ : STD_LOGIC_VECTOR ( 60 downto 0 );
  signal \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\ : STD_LOGIC;
  signal n_0_sig_calc_error_reg_i_2 : STD_LOGIC;
  signal n_0_sig_calc_error_reg_i_3 : STD_LOGIC;
  signal n_0_sig_calc_error_reg_i_4 : STD_LOGIC;
  signal n_0_sig_calc_error_reg_i_5 : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal \^sig_cmd2mstr_cmd_valid\ : STD_LOGIC;
  signal sig_dm_mm2s_cmd_tready : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal sig_push_regfifo : STD_LOGIC;
begin
  Q(60 downto 0) <= \^q\(60 downto 0);
  sig_cmd2mstr_cmd_valid <= \^sig_cmd2mstr_cmd_valid\;
\USE_SINGLE_REG.sig_regfifo_dout_reg[67]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => sig_dm_mm2s_cmd_tready,
      I1 => sig_cntl2s2mm_cmd_tvalid,
      I2 => sig_reg2cntlr_sg_mode,
      I3 => sig_sgcntl2mm2s_cmd_tvalid,
      O => sig_push_regfifo
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I9(0),
      Q => \^q\(0),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I9(10),
      Q => \^q\(10),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I9(11),
      Q => \^q\(11),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I9(12),
      Q => \^q\(12),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I9(13),
      Q => \^q\(13),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I9(14),
      Q => \^q\(14),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I9(15),
      Q => \^q\(15),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I9(16),
      Q => \^q\(16),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I9(17),
      Q => \^q\(17),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I9(18),
      Q => \^q\(18),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I9(19),
      Q => \^q\(19),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I9(1),
      Q => \^q\(1),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I9(20),
      Q => \^q\(20),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I9(21),
      Q => \^q\(21),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I9(22),
      Q => \^q\(22),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I9(23),
      Q => \^q\(23),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I9(2),
      Q => \^q\(2),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I9(24),
      Q => \^q\(24),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I9(25),
      Q => \^q\(25),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I9(26),
      Q => \^q\(26),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I9(27),
      Q => \^q\(27),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I9(28),
      Q => \^q\(28),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I9(29),
      Q => \^q\(29),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I9(30),
      Q => \^q\(30),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I9(31),
      Q => \^q\(31),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I9(32),
      Q => \^q\(32),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I9(3),
      Q => \^q\(3),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I9(33),
      Q => \^q\(33),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I9(34),
      Q => \^q\(34),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I9(35),
      Q => \^q\(35),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I9(36),
      Q => \^q\(36),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I9(37),
      Q => \^q\(37),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I9(38),
      Q => \^q\(38),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I9(39),
      Q => \^q\(39),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I9(40),
      Q => \^q\(40),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I9(41),
      Q => \^q\(41),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I9(42),
      Q => \^q\(42),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I9(4),
      Q => \^q\(4),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I9(43),
      Q => \^q\(43),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I9(44),
      Q => \^q\(44),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I9(45),
      Q => \^q\(45),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I9(46),
      Q => \^q\(46),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I9(47),
      Q => \^q\(47),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I9(48),
      Q => \^q\(48),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I9(49),
      Q => \^q\(49),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I9(50),
      Q => \^q\(50),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I9(51),
      Q => \^q\(51),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I9(52),
      Q => \^q\(52),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I9(5),
      Q => \^q\(5),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I9(53),
      Q => \^q\(53),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I9(54),
      Q => \^q\(54),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I9(55),
      Q => \^q\(55),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I9(56),
      Q => \^q\(56),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I9(57),
      Q => \^q\(57),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I9(58),
      Q => \^q\(58),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I9(59),
      Q => \^q\(59),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I9(60),
      Q => \^q\(60),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I9(6),
      Q => \^q\(6),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I9(7),
      Q => \^q\(7),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I9(8),
      Q => \^q\(8),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I9(9),
      Q => \^q\(9),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB00FA00"
    )
    port map (
      I0 => I1,
      I1 => sig_push_regfifo,
      I2 => sig_init_done,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => sig_dm_mm2s_cmd_tready,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3\,
      Q => sig_dm_mm2s_cmd_tready,
      R => '0'
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC88C088CC88CC88"
    )
    port map (
      I0 => sig_push_regfifo,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => sig_calc_error_pushed,
      I3 => \^sig_cmd2mstr_cmd_valid\,
      I4 => sig_sm_halt_reg,
      I5 => sig_input_reg_empty,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\,
      Q => \^sig_cmd2mstr_cmd_valid\,
      R => '0'
    );
sig_calc_error_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
    port map (
      I0 => n_0_sig_calc_error_reg_i_2,
      I1 => n_0_sig_calc_error_reg_i_3,
      I2 => n_0_sig_calc_error_reg_i_4,
      I3 => n_0_sig_calc_error_reg_i_5,
      I4 => I2,
      I5 => \in\(0),
      O => O1
    );
sig_calc_error_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \^q\(10),
      I3 => \^q\(11),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => n_0_sig_calc_error_reg_i_2
    );
sig_calc_error_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(4),
      I3 => \^q\(5),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => n_0_sig_calc_error_reg_i_3
    );
sig_calc_error_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^q\(19),
      I1 => \^q\(18),
      I2 => \^q\(22),
      I3 => sig_init_reg,
      I4 => \^q\(20),
      I5 => \^q\(21),
      O => n_0_sig_calc_error_reg_i_4
    );
sig_calc_error_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^q\(13),
      I1 => \^q\(12),
      I2 => \^q\(16),
      I3 => \^q\(17),
      I4 => \^q\(14),
      I5 => \^q\(15),
      O => n_0_sig_calc_error_reg_i_5
    );
sig_ftch_sm_set_getdesc_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
    port map (
      I0 => sig_dm_mm2s_cmd_tready,
      I1 => sig_dm_s2mm_cmd_tready,
      I2 => sig_reg2cntlr_sg_mode,
      I3 => sig_fetch_update_empty,
      I4 => sig_sg2sgcntlr_ftch_desc_available,
      O => O3
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_init_reg,
      I1 => sig_init_reg2,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => '0'
    );
sig_sm_clr_idle_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_dm_mm2s_cmd_tready,
      I1 => sig_dm_s2mm_cmd_tready,
      I2 => cdma_tvect_out(0),
      I3 => sig_reg2cntlr_sg_mode,
      O => sig_sm_state_ns1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_cdma_0_axi_datamover_fifo__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    sig_s2mm2cntl_sts_tvalid : out STD_LOGIC;
    O10 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_aclk : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_reg2cntlr_sg_mode : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sgcntl2s2mm_halt : in STD_LOGIC;
    sig_cntl2s2mm_sts_tready : in STD_LOGIC;
    sig_mmap_reset_reg : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0_axi_datamover_fifo__parameterized0\ : entity is "axi_datamover_fifo";
end \axi_cdma_0_axi_datamover_fifo__parameterized0\;

architecture STRUCTURE of \axi_cdma_0_axi_datamover_fifo__parameterized0\ is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__6\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_2__3\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\ : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal sig_push_regfifo : STD_LOGIC;
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
\USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o1\,
      I1 => sig_wsc2stat_status_valid,
      O => sig_push_regfifo
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(0),
      Q => O10(0),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(1),
      Q => O10(1),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(2),
      Q => O10(2),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(3),
      Q => O10(3),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(4),
      Q => O10(4),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(5),
      Q => O10(5),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(6),
      Q => O10(6),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => I2,
      I1 => \^o1\,
      I2 => sig_wsc2stat_status_valid,
      I3 => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_2__3\,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__6\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111115115151555"
    )
    port map (
      I0 => sig_init_done,
      I1 => \^o2\,
      I2 => sig_reg2cntlr_sg_mode,
      I3 => I6(0),
      I4 => sig_sgcntl2s2mm_halt,
      I5 => sig_cntl2s2mm_sts_tready,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_2__3\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__6\,
      Q => \^o1\,
      R => '0'
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA00"
    )
    port map (
      I0 => \^o2\,
      I1 => sig_wsc2stat_status_valid,
      I2 => \^o1\,
      I3 => I2,
      I4 => I7,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\,
      Q => \^o2\,
      R => '0'
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_mmap_reset_reg,
      I1 => sig_init_reg2,
      I2 => I2,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => '0'
    );
\sig_sm_state[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o2\,
      I1 => sig_reg2cntlr_sg_mode,
      O => sig_s2mm2cntl_sts_tvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_cdma_0_axi_datamover_fifo__parameterized0_14\ is
  port (
    O1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_mm2s2cntl_sts_tvalid : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O7 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_s2mm2cntl_sts_tvalid : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_sm_state_ns1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sgcntl2s2mm_halt : in STD_LOGIC;
    sig_reg2cntlr_sg_mode : in STD_LOGIC;
    sig_cntl2mm2s_sts_tready : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0_axi_datamover_fifo__parameterized0_14\ : entity is "axi_datamover_fifo";
end \axi_cdma_0_axi_datamover_fifo__parameterized0_14\;

architecture STRUCTURE of \axi_cdma_0_axi_datamover_fifo__parameterized0_14\ is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_2\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\ : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal \^sig_mm2s2cntl_sts_tvalid\ : STD_LOGIC;
  signal sig_push_regfifo : STD_LOGIC;
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  sig_mm2s2cntl_sts_tvalid <= \^sig_mm2s2cntl_sts_tvalid\;
\USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o1\,
      I1 => sig_rsc2stat_status_valid,
      O => sig_push_regfifo
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I4(0),
      Q => O7(0),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I4(1),
      Q => O7(1),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I4(2),
      Q => O7(2),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I4(3),
      Q => O7(3),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I4(4),
      Q => O7(4),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I4(5),
      Q => O7(5),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I4(6),
      Q => O7(6),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08AA"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => \^o1\,
      I2 => sig_rsc2stat_status_valid,
      I3 => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_2\,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0155005501555555"
    )
    port map (
      I0 => sig_init_done,
      I1 => E(0),
      I2 => sig_sgcntl2s2mm_halt,
      I3 => \^o2\,
      I4 => sig_reg2cntlr_sg_mode,
      I5 => sig_cntl2mm2s_sts_tready,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_2\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4\,
      Q => \^o1\,
      R => '0'
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA00"
    )
    port map (
      I0 => \^o2\,
      I1 => sig_rsc2stat_status_valid,
      I2 => \^o1\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => I8,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\,
      Q => \^o2\,
      R => '0'
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_init_reg,
      I1 => sig_init_reg2,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => '0'
    );
\sig_sm_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF00FFBBCF33FFBB"
    )
    port map (
      I0 => sig_s2mm2cntl_sts_tvalid,
      I1 => I3(2),
      I2 => \^sig_mm2s2cntl_sts_tvalid\,
      I3 => I3(1),
      I4 => I3(0),
      I5 => sig_sm_state_ns1,
      O => D(0)
    );
\sig_sm_state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o2\,
      I1 => sig_reg2cntlr_sg_mode,
      O => \^sig_mm2s2cntl_sts_tvalid\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_cdma_0_axi_datamover_pcc is
  port (
    sig_init_reg : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 37 downto 0 );
    sig_sm_halt_reg : out STD_LOGIC;
    sig_calc_error_pushed : out STD_LOGIC;
    sig_input_reg_empty : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    sig_mstr2addr_cmd_valid : out STD_LOGIC;
    sig_mstr2data_cmd_valid : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 60 downto 0 );
    I1 : in STD_LOGIC;
    sig_cmd2mstr_cmd_valid : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    I2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0_axi_datamover_pcc : entity is "axi_datamover_pcc";
end axi_cdma_0_axi_datamover_pcc;

architecture STRUCTURE of axi_cdma_0_axi_datamover_pcc is
  signal \^in\ : STD_LOGIC_VECTOR ( 37 downto 0 );
  signal n_0_sig_addr_aligned_ireg1_i_1 : STD_LOGIC;
  signal n_0_sig_addr_aligned_ireg1_reg : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[0]_i_3\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[10]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[11]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[12]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[13]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[14]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[15]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[1]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[1]_i_4\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[2]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[3]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[4]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[5]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[6]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[7]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[8]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[9]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[0]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[10]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[10]_i_3\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[11]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[11]_i_3\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[12]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[12]_i_3\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[13]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[13]_i_3\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[14]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[14]_i_3\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[15]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[1]_i_3\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[2]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[2]_i_3\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[3]_i_3\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[4]_i_3\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[5]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[5]_i_3\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[6]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[6]_i_3\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[7]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[7]_i_3\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[8]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[8]_i_3\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[9]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[9]_i_3\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[2]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[3]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[4]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[5]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[6]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[10]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[11]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[12]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[13]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[14]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[15]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[15]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[2]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[3]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[4]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[5]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[6]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[7]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[8]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[9]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[10]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[11]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[12]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[13]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[14]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[6]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[7]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[8]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[9]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[1]_i_2\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[2]_i_1\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[2]_i_2\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[3]_i_1\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[3]_i_2\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[4]_i_1\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[5]_i_1\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[5]_i_2\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[0]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[1]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[2]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[3]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[4]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[5]\ : STD_LOGIC;
  signal n_0_sig_brst_cnt_eq_one_ireg1_i_1 : STD_LOGIC;
  signal n_0_sig_brst_cnt_eq_one_ireg1_i_2 : STD_LOGIC;
  signal n_0_sig_brst_cnt_eq_one_ireg1_reg : STD_LOGIC;
  signal n_0_sig_brst_cnt_eq_zero_ireg1_i_2 : STD_LOGIC;
  signal n_0_sig_brst_cnt_eq_zero_ireg1_i_3 : STD_LOGIC;
  signal n_0_sig_brst_cnt_eq_zero_ireg1_i_4 : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[10]_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[11]_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[11]_i_3\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[11]_i_4\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[11]_i_5\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[11]_i_6\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[12]_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[13]_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[14]_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[15]_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[15]_i_3\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[15]_i_4\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[15]_i_5\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[15]_i_6\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[16]_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[17]_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[18]_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[19]_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[19]_i_3\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[19]_i_4\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[19]_i_5\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[19]_i_6\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[20]_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[21]_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[22]_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[22]_i_2\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[22]_i_4\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[22]_i_5\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[22]_i_6\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[2]_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[3]_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[3]_i_3\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[3]_i_4\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[3]_i_5\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[3]_i_6\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[4]_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[5]_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[6]_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[7]_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[7]_i_3\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[7]_i_4\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[7]_i_5\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[7]_i_6\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[8]_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[9]_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[0]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[11]_i_2\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[15]_i_2\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[19]_i_2\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[1]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[2]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[3]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[3]_i_2\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[4]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[5]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[7]_i_2\ : STD_LOGIC;
  signal n_0_sig_btt_eq_b2mbaa_ireg1_i_2 : STD_LOGIC;
  signal n_0_sig_btt_eq_b2mbaa_ireg1_i_3 : STD_LOGIC;
  signal n_0_sig_btt_eq_b2mbaa_ireg1_i_4 : STD_LOGIC;
  signal n_0_sig_btt_eq_b2mbaa_ireg1_i_5 : STD_LOGIC;
  signal n_0_sig_btt_eq_b2mbaa_ireg1_i_6 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_10 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_3 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_4 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_5 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_6 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_7 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_8 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_9 : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[2]_i_1\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[3]_i_1\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[4]_i_1\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[5]_i_1\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[6]_i_1\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1_reg[0]\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1_reg[1]\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1_reg[2]\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1_reg[3]\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1_reg[4]\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1_reg[5]\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1_reg[6]\ : STD_LOGIC;
  signal n_0_sig_calc_error_pushed_i_1 : STD_LOGIC;
  signal n_0_sig_cmd2addr_valid_i_1 : STD_LOGIC;
  signal n_0_sig_cmd2data_valid_i_1 : STD_LOGIC;
  signal n_0_sig_cmd2data_valid_i_2 : STD_LOGIC;
  signal n_0_sig_cmd2dre_valid_i_1 : STD_LOGIC;
  signal \n_0_sig_finish_addr_offset_ireg2[0]_i_1\ : STD_LOGIC;
  signal n_0_sig_first_xfer_im0_i_1 : STD_LOGIC;
  signal n_0_sig_first_xfer_im0_i_2 : STD_LOGIC;
  signal n_0_sig_input_eof_reg_reg : STD_LOGIC;
  signal n_0_sig_input_reg_empty_i_1 : STD_LOGIC;
  signal n_0_sig_ld_xfer_reg_i_1 : STD_LOGIC;
  signal n_0_sig_ld_xfer_reg_tmp_i_1 : STD_LOGIC;
  signal n_0_sig_no_btt_residue_ireg1_i_1 : STD_LOGIC;
  signal n_0_sig_no_btt_residue_ireg1_i_2 : STD_LOGIC;
  signal n_0_sig_no_btt_residue_ireg1_reg : STD_LOGIC;
  signal n_0_sig_parent_done_i_1 : STD_LOGIC;
  signal \n_0_sig_pcc_sm_state[0]_i_2\ : STD_LOGIC;
  signal \n_0_sig_pcc_sm_state[1]_i_2\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[11]_i_2\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[11]_i_3\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[11]_i_4\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[11]_i_5\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[15]_i_2\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[15]_i_3\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[15]_i_4\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[15]_i_5\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[3]_i_2\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[3]_i_3\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[3]_i_4\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[3]_i_5\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[7]_i_2\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[7]_i_3\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[7]_i_4\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[7]_i_5\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[0]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[10]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[11]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[11]_i_1\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[12]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[13]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[14]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[1]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[2]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[3]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[4]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[5]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[6]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[7]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[7]_i_1\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[8]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[9]\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2[0]_i_2\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2[1]_i_2\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2[2]_i_1\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2[2]_i_2\ : STD_LOGIC;
  signal \n_0_sig_xfer_end_strb_ireg3[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_xfer_end_strb_ireg3[3]_i_1\ : STD_LOGIC;
  signal n_0_sig_xfer_len_eq_0_ireg3_i_1 : STD_LOGIC;
  signal n_0_sig_xfer_len_eq_0_ireg3_i_2 : STD_LOGIC;
  signal n_0_sig_xfer_len_eq_0_ireg3_reg : STD_LOGIC;
  signal n_0_sig_xfer_reg_empty_i_1 : STD_LOGIC;
  signal \n_1_sig_btt_cntr_im0_reg[11]_i_2\ : STD_LOGIC;
  signal \n_1_sig_btt_cntr_im0_reg[15]_i_2\ : STD_LOGIC;
  signal \n_1_sig_btt_cntr_im0_reg[19]_i_2\ : STD_LOGIC;
  signal \n_1_sig_btt_cntr_im0_reg[3]_i_2\ : STD_LOGIC;
  signal \n_1_sig_btt_cntr_im0_reg[7]_i_2\ : STD_LOGIC;
  signal n_1_sig_btt_lt_b2mbaa_ireg1_reg_i_2 : STD_LOGIC;
  signal \n_1_sig_predict_addr_lsh_ireg3_reg[11]_i_1\ : STD_LOGIC;
  signal \n_1_sig_predict_addr_lsh_ireg3_reg[15]_i_1\ : STD_LOGIC;
  signal \n_1_sig_predict_addr_lsh_ireg3_reg[3]_i_1\ : STD_LOGIC;
  signal \n_1_sig_predict_addr_lsh_ireg3_reg[7]_i_1\ : STD_LOGIC;
  signal \n_2_sig_btt_cntr_im0_reg[11]_i_2\ : STD_LOGIC;
  signal \n_2_sig_btt_cntr_im0_reg[15]_i_2\ : STD_LOGIC;
  signal \n_2_sig_btt_cntr_im0_reg[19]_i_2\ : STD_LOGIC;
  signal \n_2_sig_btt_cntr_im0_reg[22]_i_3\ : STD_LOGIC;
  signal \n_2_sig_btt_cntr_im0_reg[3]_i_2\ : STD_LOGIC;
  signal \n_2_sig_btt_cntr_im0_reg[7]_i_2\ : STD_LOGIC;
  signal n_2_sig_btt_lt_b2mbaa_ireg1_reg_i_2 : STD_LOGIC;
  signal \n_2_sig_predict_addr_lsh_ireg3_reg[11]_i_1\ : STD_LOGIC;
  signal \n_2_sig_predict_addr_lsh_ireg3_reg[15]_i_1\ : STD_LOGIC;
  signal \n_2_sig_predict_addr_lsh_ireg3_reg[3]_i_1\ : STD_LOGIC;
  signal \n_2_sig_predict_addr_lsh_ireg3_reg[7]_i_1\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_im0_reg[11]_i_2\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_im0_reg[15]_i_2\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_im0_reg[19]_i_2\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_im0_reg[22]_i_3\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_im0_reg[3]_i_2\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_im0_reg[7]_i_2\ : STD_LOGIC;
  signal n_3_sig_btt_lt_b2mbaa_ireg1_reg_i_2 : STD_LOGIC;
  signal \n_3_sig_predict_addr_lsh_ireg3_reg[11]_i_1\ : STD_LOGIC;
  signal \n_3_sig_predict_addr_lsh_ireg3_reg[15]_i_1\ : STD_LOGIC;
  signal \n_3_sig_predict_addr_lsh_ireg3_reg[3]_i_1\ : STD_LOGIC;
  signal \n_3_sig_predict_addr_lsh_ireg3_reg[7]_i_1\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal sig_addr_cntr_im0_msh_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_addr_cntr_incr_ireg2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_addr_cntr_lsh_kh : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_brst_cnt_eq_zero_im0 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_ireg1 : STD_LOGIC;
  signal sig_btt_cntr_im00 : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal sig_btt_eq_b2mbaa_im0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_ireg1 : STD_LOGIC;
  signal \^sig_calc_error_pushed\ : STD_LOGIC;
  signal sig_clr_cmd2dre_valid : STD_LOGIC;
  signal sig_finish_addr_offset_im1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal sig_finish_addr_offset_ireg2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_first_xfer_im0 : STD_LOGIC;
  signal \^sig_init_reg\ : STD_LOGIC;
  signal sig_input_cache_type_reg0 : STD_LOGIC;
  signal \^sig_input_reg_empty\ : STD_LOGIC;
  signal sig_last_xfer_valid_im1 : STD_LOGIC;
  signal sig_ld_xfer_reg : STD_LOGIC;
  signal sig_ld_xfer_reg_tmp : STD_LOGIC;
  signal sig_mbaa_addr_cntr_slice_im0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^sig_mstr2addr_cmd_valid\ : STD_LOGIC;
  signal \^sig_mstr2data_cmd_valid\ : STD_LOGIC;
  signal sig_parent_done : STD_LOGIC;
  signal sig_pcc_sm_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_pcc_sm_state_ns : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_predict_addr_lsh_im2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_predict_addr_lsh_ireg3 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal sig_push_input_reg12_out : STD_LOGIC;
  signal sig_sm_halt_ns : STD_LOGIC;
  signal \^sig_sm_halt_reg\ : STD_LOGIC;
  signal sig_sm_ld_calc1_reg : STD_LOGIC;
  signal sig_sm_ld_calc1_reg_ns : STD_LOGIC;
  signal sig_sm_ld_calc2_reg : STD_LOGIC;
  signal sig_sm_ld_calc2_reg_ns : STD_LOGIC;
  signal sig_sm_ld_calc3_reg : STD_LOGIC;
  signal sig_sm_ld_calc3_reg_ns : STD_LOGIC;
  signal sig_sm_pop_input_reg : STD_LOGIC;
  signal sig_sm_pop_input_reg_ns : STD_LOGIC;
  signal sig_strbgen_addr_ireg2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_strbgen_bytes_ireg2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_xfer_end_strb_im2 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal sig_xfer_end_strb_ireg3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_xfer_reg_empty : STD_LOGIC;
  signal sig_xfer_strt_strb_im2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_xfer_strt_strb_ireg3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sig_addr_cntr_im0_msh_reg[13]_i_3_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sig_addr_cntr_im0_msh_reg[13]_i_3_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sig_btt_cntr_im0_reg[22]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sig_btt_cntr_im0_reg[22]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][10]_srl4_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][11]_srl4_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][12]_srl4_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][13]_srl4_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][14]_srl4_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][14]_srl4_i_1__0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][15]_srl4_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][15]_srl4_i_1__0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][16]_srl4_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][16]_srl4_i_1__0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][17]_srl4_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][17]_srl4_i_1__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][18]_srl4_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][18]_srl4_i_1__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][19]_srl4_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][19]_srl4_i_1__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][20]_srl4_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][20]_srl4_i_1__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][21]_srl4_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][21]_srl4_i_1__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][22]_srl4_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][23]_srl4_i_1__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][24]_srl4_i_1__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][25]_srl4_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][25]_srl4_i_1__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][26]_srl4_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][27]_srl4_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][28]_srl4_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][29]_srl4_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][30]_srl4_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][31]_srl4_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][32]_srl4_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][33]_srl4_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][34]_srl4_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][35]_srl4_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][37]_srl4_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][38]_srl4_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][4]_srl4_i_2\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][5]_srl4_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][6]_srl4_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][7]_srl4_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][8]_srl4_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][9]_srl4_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_empty_reg_i_2__1\ : label is "soft_lutpair22";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \sig_addr_cntr_im0_msh_reg[13]_i_3_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \sig_addr_cntr_im0_msh_reg[13]_i_3_CARRY4\ : label is "LO:O";
  attribute XILINX_LEGACY_PRIM of \sig_addr_cntr_im0_msh_reg[1]_i_3_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \sig_addr_cntr_im0_msh_reg[1]_i_3_CARRY4\ : label is "LO:O";
  attribute XILINX_LEGACY_PRIM of \sig_addr_cntr_im0_msh_reg[5]_i_3_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \sig_addr_cntr_im0_msh_reg[5]_i_3_CARRY4\ : label is "LO:O";
  attribute XILINX_LEGACY_PRIM of \sig_addr_cntr_im0_msh_reg[9]_i_3_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \sig_addr_cntr_im0_msh_reg[9]_i_3_CARRY4\ : label is "LO:O";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[0]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[1]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[4]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[5]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[6]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[0]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[1]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[2]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[3]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[3]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[4]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[5]_i_2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of sig_btt_eq_b2mbaa_ireg1_i_3 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of sig_btt_eq_b2mbaa_ireg1_i_5 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of sig_btt_eq_b2mbaa_ireg1_i_6 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of sig_btt_lt_b2mbaa_ireg1_i_10 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[1]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[2]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[3]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[4]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of sig_calc_error_pushed_i_1 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of sig_cmd2data_valid_i_2 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \sig_finish_addr_offset_ireg2[0]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \sig_pcc_sm_state[0]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \sig_pcc_sm_state[1]_i_2\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \sig_pcc_sm_state[2]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of sig_sm_halt_reg_i_1 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of sig_sm_ld_calc3_reg_i_1 : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of sig_sm_pop_input_reg_i_1 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \sig_strbgen_bytes_ireg2[1]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[2]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[3]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[0]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[1]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[2]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[3]_i_1\ : label is "soft_lutpair5";
begin
  \in\(37 downto 0) <= \^in\(37 downto 0);
  sig_calc_error_pushed <= \^sig_calc_error_pushed\;
  sig_init_reg <= \^sig_init_reg\;
  sig_input_reg_empty <= \^sig_input_reg_empty\;
  sig_mstr2addr_cmd_valid <= \^sig_mstr2addr_cmd_valid\;
  sig_mstr2data_cmd_valid <= \^sig_mstr2data_cmd_valid\;
  sig_sm_halt_reg <= \^sig_sm_halt_reg\;
\INFERRED_GEN.data_reg[3][10]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[6]\,
      I1 => \^in\(36),
      I2 => sig_addr_cntr_lsh_kh(6),
      O => \^in\(6)
    );
\INFERRED_GEN.data_reg[3][11]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[7]\,
      I1 => \^in\(36),
      I2 => sig_addr_cntr_lsh_kh(7),
      O => \^in\(7)
    );
\INFERRED_GEN.data_reg[3][12]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[8]\,
      I1 => \^in\(36),
      I2 => sig_addr_cntr_lsh_kh(8),
      O => \^in\(8)
    );
\INFERRED_GEN.data_reg[3][13]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[9]\,
      I1 => \^in\(36),
      I2 => sig_addr_cntr_lsh_kh(9),
      O => \^in\(9)
    );
\INFERRED_GEN.data_reg[3][14]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[10]\,
      I1 => \^in\(36),
      I2 => sig_addr_cntr_lsh_kh(10),
      O => \^in\(10)
    );
\INFERRED_GEN.data_reg[3][14]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(0),
      I1 => sig_first_xfer_im0,
      O => O3(4)
    );
\INFERRED_GEN.data_reg[3][15]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[11]\,
      I1 => \^in\(36),
      I2 => sig_addr_cntr_lsh_kh(11),
      O => \^in\(11)
    );
\INFERRED_GEN.data_reg[3][15]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(1),
      I1 => sig_first_xfer_im0,
      O => O3(5)
    );
\INFERRED_GEN.data_reg[3][16]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[12]\,
      I1 => \^in\(36),
      I2 => sig_addr_cntr_lsh_kh(12),
      O => \^in\(12)
    );
\INFERRED_GEN.data_reg[3][16]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(2),
      I1 => sig_first_xfer_im0,
      O => O3(6)
    );
\INFERRED_GEN.data_reg[3][17]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[13]\,
      I1 => \^in\(36),
      I2 => sig_addr_cntr_lsh_kh(13),
      O => \^in\(13)
    );
\INFERRED_GEN.data_reg[3][17]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(3),
      I1 => sig_first_xfer_im0,
      O => O3(7)
    );
\INFERRED_GEN.data_reg[3][18]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(0),
      I1 => sig_first_xfer_im0,
      I2 => n_0_sig_xfer_len_eq_0_ireg3_reg,
      I3 => sig_xfer_end_strb_ireg3(0),
      I4 => sig_last_xfer_valid_im1,
      O => O3(8)
    );
\INFERRED_GEN.data_reg[3][18]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[14]\,
      I1 => \^in\(36),
      I2 => sig_addr_cntr_lsh_kh(14),
      O => \^in\(14)
    );
\INFERRED_GEN.data_reg[3][18]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888F0F0F000"
    )
    port map (
      I0 => n_0_sig_brst_cnt_eq_one_ireg1_reg,
      I1 => n_0_sig_addr_aligned_ireg1_reg,
      I2 => sig_brst_cnt_eq_zero_ireg1,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      I4 => sig_btt_eq_b2mbaa_ireg1,
      I5 => n_0_sig_no_btt_residue_ireg1_reg,
      O => sig_last_xfer_valid_im1
    );
\INFERRED_GEN.data_reg[3][19]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(1),
      I1 => sig_first_xfer_im0,
      I2 => n_0_sig_xfer_len_eq_0_ireg3_reg,
      I3 => sig_xfer_end_strb_ireg3(1),
      I4 => sig_last_xfer_valid_im1,
      O => O3(9)
    );
\INFERRED_GEN.data_reg[3][19]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => p_1_in,
      I1 => \^in\(36),
      I2 => sig_addr_cntr_lsh_kh(15),
      O => \^in\(15)
    );
\INFERRED_GEN.data_reg[3][20]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(2),
      I1 => sig_first_xfer_im0,
      I2 => n_0_sig_xfer_len_eq_0_ireg3_reg,
      I3 => sig_xfer_end_strb_ireg3(2),
      I4 => sig_last_xfer_valid_im1,
      O => O3(10)
    );
\INFERRED_GEN.data_reg[3][20]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(0),
      I1 => \^in\(36),
      I2 => sig_addr_cntr_lsh_kh(16),
      O => \^in\(16)
    );
\INFERRED_GEN.data_reg[3][21]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(3),
      I1 => sig_first_xfer_im0,
      I2 => n_0_sig_xfer_len_eq_0_ireg3_reg,
      I3 => sig_xfer_end_strb_ireg3(3),
      I4 => sig_last_xfer_valid_im1,
      O => O3(11)
    );
\INFERRED_GEN.data_reg[3][21]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(1),
      I1 => \^in\(36),
      I2 => sig_addr_cntr_lsh_kh(17),
      O => \^in\(17)
    );
\INFERRED_GEN.data_reg[3][22]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(2),
      I1 => \^in\(36),
      I2 => sig_addr_cntr_lsh_kh(18),
      O => \^in\(18)
    );
\INFERRED_GEN.data_reg[3][23]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => n_0_sig_input_eof_reg_reg,
      I1 => sig_last_xfer_valid_im1,
      O => O3(12)
    );
\INFERRED_GEN.data_reg[3][23]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(3),
      I1 => \^in\(36),
      I2 => sig_addr_cntr_lsh_kh(19),
      O => \^in\(19)
    );
\INFERRED_GEN.data_reg[3][24]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0155ABFFABFFABFF"
    )
    port map (
      I0 => n_0_sig_no_btt_residue_ireg1_reg,
      I1 => sig_btt_eq_b2mbaa_ireg1,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => sig_brst_cnt_eq_zero_ireg1,
      I4 => n_0_sig_addr_aligned_ireg1_reg,
      I5 => n_0_sig_brst_cnt_eq_one_ireg1_reg,
      O => O3(13)
    );
\INFERRED_GEN.data_reg[3][24]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(4),
      I1 => \^in\(36),
      I2 => sig_addr_cntr_lsh_kh(20),
      O => \^in\(20)
    );
\INFERRED_GEN.data_reg[3][25]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^in\(37),
      I1 => sig_last_xfer_valid_im1,
      O => O3(14)
    );
\INFERRED_GEN.data_reg[3][25]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(5),
      I1 => \^in\(36),
      I2 => sig_addr_cntr_lsh_kh(21),
      O => \^in\(21)
    );
\INFERRED_GEN.data_reg[3][26]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(6),
      I1 => \^in\(36),
      I2 => sig_addr_cntr_lsh_kh(22),
      O => \^in\(22)
    );
\INFERRED_GEN.data_reg[3][27]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(7),
      I1 => \^in\(36),
      I2 => sig_addr_cntr_lsh_kh(23),
      O => \^in\(23)
    );
\INFERRED_GEN.data_reg[3][28]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(8),
      I1 => \^in\(36),
      I2 => sig_addr_cntr_lsh_kh(24),
      O => \^in\(24)
    );
\INFERRED_GEN.data_reg[3][29]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(9),
      I1 => \^in\(36),
      I2 => sig_addr_cntr_lsh_kh(25),
      O => \^in\(25)
    );
\INFERRED_GEN.data_reg[3][30]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(10),
      I1 => \^in\(36),
      I2 => sig_addr_cntr_lsh_kh(26),
      O => \^in\(26)
    );
\INFERRED_GEN.data_reg[3][31]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(11),
      I1 => \^in\(36),
      I2 => sig_addr_cntr_lsh_kh(27),
      O => \^in\(27)
    );
\INFERRED_GEN.data_reg[3][32]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(12),
      I1 => \^in\(36),
      I2 => sig_addr_cntr_lsh_kh(28),
      O => \^in\(28)
    );
\INFERRED_GEN.data_reg[3][33]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(13),
      I1 => \^in\(36),
      I2 => sig_addr_cntr_lsh_kh(29),
      O => \^in\(29)
    );
\INFERRED_GEN.data_reg[3][34]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(14),
      I1 => \^in\(36),
      I2 => sig_addr_cntr_lsh_kh(30),
      O => \^in\(30)
    );
\INFERRED_GEN.data_reg[3][35]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(15),
      I1 => \^in\(36),
      I2 => sig_addr_cntr_lsh_kh(31),
      O => \^in\(31)
    );
\INFERRED_GEN.data_reg[3][36]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[2]\,
      I1 => \n_0_sig_adjusted_addr_incr_ireg2_reg[0]\,
      I2 => \n_0_sig_adjusted_addr_incr_ireg2_reg[1]\,
      O => \^in\(32)
    );
\INFERRED_GEN.data_reg[3][37]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[3]\,
      I1 => \n_0_sig_adjusted_addr_incr_ireg2_reg[2]\,
      I2 => \n_0_sig_adjusted_addr_incr_ireg2_reg[1]\,
      I3 => \n_0_sig_adjusted_addr_incr_ireg2_reg[0]\,
      O => \^in\(33)
    );
\INFERRED_GEN.data_reg[3][38]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[4]\,
      I1 => \n_0_sig_adjusted_addr_incr_ireg2_reg[3]\,
      I2 => \n_0_sig_adjusted_addr_incr_ireg2_reg[0]\,
      I3 => \n_0_sig_adjusted_addr_incr_ireg2_reg[1]\,
      I4 => \n_0_sig_adjusted_addr_incr_ireg2_reg[2]\,
      O => \^in\(34)
    );
\INFERRED_GEN.data_reg[3][39]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[5]\,
      I1 => \n_0_sig_adjusted_addr_incr_ireg2_reg[4]\,
      I2 => \n_0_sig_adjusted_addr_incr_ireg2_reg[2]\,
      I3 => \n_0_sig_adjusted_addr_incr_ireg2_reg[1]\,
      I4 => \n_0_sig_adjusted_addr_incr_ireg2_reg[0]\,
      I5 => \n_0_sig_adjusted_addr_incr_ireg2_reg[3]\,
      O => \^in\(35)
    );
\INFERRED_GEN.data_reg[3][4]_srl4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => \^in\(36),
      I2 => sig_addr_cntr_lsh_kh(0),
      O => \^in\(0)
    );
\INFERRED_GEN.data_reg[3][5]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => \^in\(36),
      I2 => sig_addr_cntr_lsh_kh(1),
      O => \^in\(1)
    );
\INFERRED_GEN.data_reg[3][6]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => \^in\(36),
      I2 => sig_addr_cntr_lsh_kh(2),
      O => \^in\(2)
    );
\INFERRED_GEN.data_reg[3][7]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => \^in\(36),
      I2 => sig_addr_cntr_lsh_kh(3),
      O => \^in\(3)
    );
\INFERRED_GEN.data_reg[3][8]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(4),
      I1 => \^in\(36),
      I2 => sig_addr_cntr_lsh_kh(4),
      O => \^in\(4)
    );
\INFERRED_GEN.data_reg[3][9]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => \^in\(36),
      I2 => sig_addr_cntr_lsh_kh(5),
      O => \^in\(5)
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => \^sig_calc_error_pushed\,
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      O => O1
    );
sig_addr_aligned_ireg1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C0A"
    )
    port map (
      I0 => n_0_sig_addr_aligned_ireg1_reg,
      I1 => \n_0_sig_bytes_to_mbaa_ireg1[6]_i_1\,
      I2 => \^sig_init_reg\,
      I3 => sig_sm_ld_calc1_reg,
      O => n_0_sig_addr_aligned_ireg1_i_1
    );
sig_addr_aligned_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_addr_aligned_ireg1_i_1,
      Q => n_0_sig_addr_aligned_ireg1_reg,
      R => '0'
    );
\sig_addr_cntr_im0_msh[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
    port map (
      I0 => sig_push_input_reg12_out,
      I1 => sig_predict_addr_lsh_ireg3(15),
      I2 => p_1_in,
      I3 => n_0_sig_first_xfer_im0_i_2,
      O => \n_0_sig_addr_cntr_im0_msh[0]_i_1\
    );
\sig_addr_cntr_im0_msh[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555D555555515555"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(0),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_sm_halt_reg\,
      I3 => \^in\(37),
      I4 => \^sig_input_reg_empty\,
      I5 => Q(41),
      O => \n_0_sig_addr_cntr_im0_msh[0]_i_3\
    );
\sig_addr_cntr_im0_msh[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(51),
      I1 => \^in\(37),
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_sm_halt_reg\,
      I5 => sig_addr_cntr_im0_msh_reg(10),
      O => \n_0_sig_addr_cntr_im0_msh[10]_i_2\
    );
\sig_addr_cntr_im0_msh[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(52),
      I1 => \^in\(37),
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_sm_halt_reg\,
      I5 => sig_addr_cntr_im0_msh_reg(11),
      O => \n_0_sig_addr_cntr_im0_msh[11]_i_2\
    );
\sig_addr_cntr_im0_msh[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(53),
      I1 => \^in\(37),
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_sm_halt_reg\,
      I5 => sig_addr_cntr_im0_msh_reg(12),
      O => \n_0_sig_addr_cntr_im0_msh[12]_i_2\
    );
\sig_addr_cntr_im0_msh[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(54),
      I1 => \^in\(37),
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_sm_halt_reg\,
      I5 => sig_addr_cntr_im0_msh_reg(13),
      O => \n_0_sig_addr_cntr_im0_msh[13]_i_2\
    );
\sig_addr_cntr_im0_msh[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(55),
      I1 => \^in\(37),
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_sm_halt_reg\,
      I5 => sig_addr_cntr_im0_msh_reg(14),
      O => \n_0_sig_addr_cntr_im0_msh[14]_i_2\
    );
\sig_addr_cntr_im0_msh[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(56),
      I1 => \^in\(37),
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_sm_halt_reg\,
      I5 => sig_addr_cntr_im0_msh_reg(15),
      O => \n_0_sig_addr_cntr_im0_msh[15]_i_2\
    );
\sig_addr_cntr_im0_msh[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(42),
      I1 => \^in\(37),
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_sm_halt_reg\,
      I5 => sig_addr_cntr_im0_msh_reg(1),
      O => \n_0_sig_addr_cntr_im0_msh[1]_i_2\
    );
\sig_addr_cntr_im0_msh[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(41),
      I1 => \^in\(37),
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_sm_halt_reg\,
      I5 => sig_addr_cntr_im0_msh_reg(0),
      O => \n_0_sig_addr_cntr_im0_msh[1]_i_4\
    );
\sig_addr_cntr_im0_msh[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(43),
      I1 => \^in\(37),
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_sm_halt_reg\,
      I5 => sig_addr_cntr_im0_msh_reg(2),
      O => \n_0_sig_addr_cntr_im0_msh[2]_i_2\
    );
\sig_addr_cntr_im0_msh[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(44),
      I1 => \^in\(37),
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_sm_halt_reg\,
      I5 => sig_addr_cntr_im0_msh_reg(3),
      O => \n_0_sig_addr_cntr_im0_msh[3]_i_2\
    );
\sig_addr_cntr_im0_msh[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(45),
      I1 => \^in\(37),
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_sm_halt_reg\,
      I5 => sig_addr_cntr_im0_msh_reg(4),
      O => \n_0_sig_addr_cntr_im0_msh[4]_i_2\
    );
\sig_addr_cntr_im0_msh[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(46),
      I1 => \^in\(37),
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_sm_halt_reg\,
      I5 => sig_addr_cntr_im0_msh_reg(5),
      O => \n_0_sig_addr_cntr_im0_msh[5]_i_2\
    );
\sig_addr_cntr_im0_msh[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(47),
      I1 => \^in\(37),
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_sm_halt_reg\,
      I5 => sig_addr_cntr_im0_msh_reg(6),
      O => \n_0_sig_addr_cntr_im0_msh[6]_i_2\
    );
\sig_addr_cntr_im0_msh[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(48),
      I1 => \^in\(37),
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_sm_halt_reg\,
      I5 => sig_addr_cntr_im0_msh_reg(7),
      O => \n_0_sig_addr_cntr_im0_msh[7]_i_2\
    );
\sig_addr_cntr_im0_msh[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(49),
      I1 => \^in\(37),
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_sm_halt_reg\,
      I5 => sig_addr_cntr_im0_msh_reg(8),
      O => \n_0_sig_addr_cntr_im0_msh[8]_i_2\
    );
\sig_addr_cntr_im0_msh[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(50),
      I1 => \^in\(37),
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_sm_halt_reg\,
      I5 => sig_addr_cntr_im0_msh_reg(9),
      O => \n_0_sig_addr_cntr_im0_msh[9]_i_2\
    );
\sig_addr_cntr_im0_msh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_0_sig_addr_cntr_im0_msh_reg[0]_i_2\,
      Q => sig_addr_cntr_im0_msh_reg(0),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_0_sig_addr_cntr_im0_msh_reg[10]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(10),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_0_sig_addr_cntr_im0_msh_reg[11]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(11),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_0_sig_addr_cntr_im0_msh_reg[12]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(12),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_0_sig_addr_cntr_im0_msh_reg[13]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(13),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[13]_i_3_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_addr_cntr_im0_msh_reg[12]_i_3\,
      CO(3 downto 2) => \NLW_sig_addr_cntr_im0_msh_reg[13]_i_3_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_0_sig_addr_cntr_im0_msh_reg[14]_i_3\,
      CO(0) => \n_0_sig_addr_cntr_im0_msh_reg[13]_i_3\,
      CYINIT => '0',
      DI(3) => \NLW_sig_addr_cntr_im0_msh_reg[13]_i_3_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_0_sig_addr_cntr_im0_msh_reg[15]_i_1\,
      O(2) => \n_0_sig_addr_cntr_im0_msh_reg[14]_i_1\,
      O(1) => \n_0_sig_addr_cntr_im0_msh_reg[13]_i_1\,
      O(0) => \n_0_sig_addr_cntr_im0_msh_reg[12]_i_1\,
      S(3) => \n_0_sig_addr_cntr_im0_msh[15]_i_2\,
      S(2) => \n_0_sig_addr_cntr_im0_msh[14]_i_2\,
      S(1) => \n_0_sig_addr_cntr_im0_msh[13]_i_2\,
      S(0) => \n_0_sig_addr_cntr_im0_msh[12]_i_2\
    );
\sig_addr_cntr_im0_msh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_0_sig_addr_cntr_im0_msh_reg[14]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(14),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_0_sig_addr_cntr_im0_msh_reg[15]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(15),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_0_sig_addr_cntr_im0_msh_reg[1]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(1),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[1]_i_3_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_sig_addr_cntr_im0_msh_reg[4]_i_3\,
      CO(2) => \n_0_sig_addr_cntr_im0_msh_reg[3]_i_3\,
      CO(1) => \n_0_sig_addr_cntr_im0_msh_reg[2]_i_3\,
      CO(0) => \n_0_sig_addr_cntr_im0_msh_reg[1]_i_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => \n_0_sig_addr_cntr_im0_msh[1]_i_4\,
      O(3) => \n_0_sig_addr_cntr_im0_msh_reg[3]_i_1\,
      O(2) => \n_0_sig_addr_cntr_im0_msh_reg[2]_i_1\,
      O(1) => \n_0_sig_addr_cntr_im0_msh_reg[1]_i_1\,
      O(0) => \n_0_sig_addr_cntr_im0_msh_reg[0]_i_2\,
      S(3) => \n_0_sig_addr_cntr_im0_msh[3]_i_2\,
      S(2) => \n_0_sig_addr_cntr_im0_msh[2]_i_2\,
      S(1) => \n_0_sig_addr_cntr_im0_msh[1]_i_2\,
      S(0) => \n_0_sig_addr_cntr_im0_msh[0]_i_3\
    );
\sig_addr_cntr_im0_msh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_0_sig_addr_cntr_im0_msh_reg[2]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(2),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_0_sig_addr_cntr_im0_msh_reg[3]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(3),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_0_sig_addr_cntr_im0_msh_reg[4]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(4),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_0_sig_addr_cntr_im0_msh_reg[5]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(5),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[5]_i_3_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_addr_cntr_im0_msh_reg[4]_i_3\,
      CO(3) => \n_0_sig_addr_cntr_im0_msh_reg[8]_i_3\,
      CO(2) => \n_0_sig_addr_cntr_im0_msh_reg[7]_i_3\,
      CO(1) => \n_0_sig_addr_cntr_im0_msh_reg[6]_i_3\,
      CO(0) => \n_0_sig_addr_cntr_im0_msh_reg[5]_i_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_0_sig_addr_cntr_im0_msh_reg[7]_i_1\,
      O(2) => \n_0_sig_addr_cntr_im0_msh_reg[6]_i_1\,
      O(1) => \n_0_sig_addr_cntr_im0_msh_reg[5]_i_1\,
      O(0) => \n_0_sig_addr_cntr_im0_msh_reg[4]_i_1\,
      S(3) => \n_0_sig_addr_cntr_im0_msh[7]_i_2\,
      S(2) => \n_0_sig_addr_cntr_im0_msh[6]_i_2\,
      S(1) => \n_0_sig_addr_cntr_im0_msh[5]_i_2\,
      S(0) => \n_0_sig_addr_cntr_im0_msh[4]_i_2\
    );
\sig_addr_cntr_im0_msh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_0_sig_addr_cntr_im0_msh_reg[6]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(6),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_0_sig_addr_cntr_im0_msh_reg[7]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(7),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_0_sig_addr_cntr_im0_msh_reg[8]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(8),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_0_sig_addr_cntr_im0_msh_reg[9]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(9),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[9]_i_3_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_addr_cntr_im0_msh_reg[8]_i_3\,
      CO(3) => \n_0_sig_addr_cntr_im0_msh_reg[12]_i_3\,
      CO(2) => \n_0_sig_addr_cntr_im0_msh_reg[11]_i_3\,
      CO(1) => \n_0_sig_addr_cntr_im0_msh_reg[10]_i_3\,
      CO(0) => \n_0_sig_addr_cntr_im0_msh_reg[9]_i_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_0_sig_addr_cntr_im0_msh_reg[11]_i_1\,
      O(2) => \n_0_sig_addr_cntr_im0_msh_reg[10]_i_1\,
      O(1) => \n_0_sig_addr_cntr_im0_msh_reg[9]_i_1\,
      O(0) => \n_0_sig_addr_cntr_im0_msh_reg[8]_i_1\,
      S(3) => \n_0_sig_addr_cntr_im0_msh[11]_i_2\,
      S(2) => \n_0_sig_addr_cntr_im0_msh[10]_i_2\,
      S(1) => \n_0_sig_addr_cntr_im0_msh[9]_i_2\,
      S(0) => \n_0_sig_addr_cntr_im0_msh[8]_i_2\
    );
\sig_addr_cntr_incr_ireg2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D888"
    )
    port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => \n_0_sig_btt_cntr_im0_reg[0]\,
      I2 => \n_0_sig_bytes_to_mbaa_ireg1_reg[0]\,
      I3 => sig_first_xfer_im0,
      O => \n_0_sig_addr_cntr_incr_ireg2[0]_i_1\
    );
\sig_addr_cntr_incr_ireg2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D888"
    )
    port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => \n_0_sig_btt_cntr_im0_reg[1]\,
      I2 => \n_0_sig_bytes_to_mbaa_ireg1_reg[1]\,
      I3 => sig_first_xfer_im0,
      O => \n_0_sig_addr_cntr_incr_ireg2[1]_i_1\
    );
\sig_addr_cntr_incr_ireg2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F088"
    )
    port map (
      I0 => sig_first_xfer_im0,
      I1 => \n_0_sig_bytes_to_mbaa_ireg1_reg[2]\,
      I2 => \n_0_sig_btt_cntr_im0_reg[2]\,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \n_0_sig_addr_cntr_incr_ireg2[2]_i_1\
    );
\sig_addr_cntr_incr_ireg2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[3]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1_reg[3]\,
      O => \n_0_sig_addr_cntr_incr_ireg2[3]_i_1\
    );
\sig_addr_cntr_incr_ireg2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[4]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1_reg[4]\,
      O => \n_0_sig_addr_cntr_incr_ireg2[4]_i_1\
    );
\sig_addr_cntr_incr_ireg2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[5]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1_reg[5]\,
      O => \n_0_sig_addr_cntr_incr_ireg2[5]_i_1\
    );
\sig_addr_cntr_incr_ireg2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
    port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => \n_0_sig_bytes_to_mbaa_ireg1_reg[6]\,
      I2 => sig_first_xfer_im0,
      O => \n_0_sig_addr_cntr_incr_ireg2[6]_i_1\
    );
\sig_addr_cntr_incr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[0]_i_1\,
      Q => sig_addr_cntr_incr_ireg2(0),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => '0',
      Q => sig_addr_cntr_incr_ireg2(10),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => '0',
      Q => sig_addr_cntr_incr_ireg2(11),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => '0',
      Q => sig_addr_cntr_incr_ireg2(12),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => '0',
      Q => sig_addr_cntr_incr_ireg2(13),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => '0',
      Q => sig_addr_cntr_incr_ireg2(14),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => '0',
      Q => sig_addr_cntr_incr_ireg2(15),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[1]_i_1\,
      Q => sig_addr_cntr_incr_ireg2(1),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[2]_i_1\,
      Q => sig_addr_cntr_incr_ireg2(2),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[3]_i_1\,
      Q => sig_addr_cntr_incr_ireg2(3),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[4]_i_1\,
      Q => sig_addr_cntr_incr_ireg2(4),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[5]_i_1\,
      Q => sig_addr_cntr_incr_ireg2(5),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[6]_i_1\,
      Q => sig_addr_cntr_incr_ireg2(6),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => '0',
      Q => sig_addr_cntr_incr_ireg2(7),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => '0',
      Q => sig_addr_cntr_incr_ireg2(8),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => '0',
      Q => sig_addr_cntr_incr_ireg2(9),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(25),
      I1 => \^in\(37),
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_sm_halt_reg\,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[0]\,
      O => \n_0_sig_addr_cntr_lsh_im0[0]_i_1\
    );
\sig_addr_cntr_lsh_im0[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(35),
      I1 => \^in\(37),
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_sm_halt_reg\,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[10]\,
      O => \n_0_sig_addr_cntr_lsh_im0[10]_i_1\
    );
\sig_addr_cntr_lsh_im0[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(36),
      I1 => \^in\(37),
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_sm_halt_reg\,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[11]\,
      O => \n_0_sig_addr_cntr_lsh_im0[11]_i_1\
    );
\sig_addr_cntr_lsh_im0[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(37),
      I1 => \^in\(37),
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_sm_halt_reg\,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[12]\,
      O => \n_0_sig_addr_cntr_lsh_im0[12]_i_1\
    );
\sig_addr_cntr_lsh_im0[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(38),
      I1 => \^in\(37),
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_sm_halt_reg\,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[13]\,
      O => \n_0_sig_addr_cntr_lsh_im0[13]_i_1\
    );
\sig_addr_cntr_lsh_im0[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(39),
      I1 => \^in\(37),
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_sm_halt_reg\,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[14]\,
      O => \n_0_sig_addr_cntr_lsh_im0[14]_i_1\
    );
\sig_addr_cntr_lsh_im0[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0040"
    )
    port map (
      I0 => \^sig_sm_halt_reg\,
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^in\(37),
      I4 => n_0_sig_first_xfer_im0_i_2,
      O => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\
    );
\sig_addr_cntr_lsh_im0[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(40),
      I1 => \^in\(37),
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_sm_halt_reg\,
      I5 => sig_predict_addr_lsh_ireg3(15),
      O => \n_0_sig_addr_cntr_lsh_im0[15]_i_2\
    );
\sig_addr_cntr_lsh_im0[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(26),
      I1 => \^in\(37),
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_sm_halt_reg\,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[1]\,
      O => \n_0_sig_addr_cntr_lsh_im0[1]_i_1\
    );
\sig_addr_cntr_lsh_im0[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(27),
      I1 => \^in\(37),
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_sm_halt_reg\,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[2]\,
      O => \n_0_sig_addr_cntr_lsh_im0[2]_i_1\
    );
\sig_addr_cntr_lsh_im0[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(28),
      I1 => \^in\(37),
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_sm_halt_reg\,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[3]\,
      O => \n_0_sig_addr_cntr_lsh_im0[3]_i_1\
    );
\sig_addr_cntr_lsh_im0[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(29),
      I1 => \^in\(37),
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_sm_halt_reg\,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[4]\,
      O => \n_0_sig_addr_cntr_lsh_im0[4]_i_1\
    );
\sig_addr_cntr_lsh_im0[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(30),
      I1 => \^in\(37),
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_sm_halt_reg\,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[5]\,
      O => \n_0_sig_addr_cntr_lsh_im0[5]_i_1\
    );
\sig_addr_cntr_lsh_im0[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(31),
      I1 => \^in\(37),
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_sm_halt_reg\,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[6]\,
      O => \n_0_sig_addr_cntr_lsh_im0[6]_i_1\
    );
\sig_addr_cntr_lsh_im0[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(32),
      I1 => \^in\(37),
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_sm_halt_reg\,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[7]\,
      O => \n_0_sig_addr_cntr_lsh_im0[7]_i_1\
    );
\sig_addr_cntr_lsh_im0[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(33),
      I1 => \^in\(37),
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_sm_halt_reg\,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[8]\,
      O => \n_0_sig_addr_cntr_lsh_im0[8]_i_1\
    );
\sig_addr_cntr_lsh_im0[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(34),
      I1 => \^in\(37),
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_sm_halt_reg\,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[9]\,
      O => \n_0_sig_addr_cntr_lsh_im0[9]_i_1\
    );
\sig_addr_cntr_lsh_im0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[0]_i_1\,
      Q => sig_mbaa_addr_cntr_slice_im0(0),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[10]_i_1\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[10]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[11]_i_1\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[11]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[12]_i_1\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[12]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[13]_i_1\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[13]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[14]_i_1\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[14]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[15]_i_2\,
      Q => p_1_in,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[1]_i_1\,
      Q => sig_mbaa_addr_cntr_slice_im0(1),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[2]_i_1\,
      Q => sig_mbaa_addr_cntr_slice_im0(2),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[3]_i_1\,
      Q => sig_mbaa_addr_cntr_slice_im0(3),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[4]_i_1\,
      Q => sig_mbaa_addr_cntr_slice_im0(4),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[5]_i_1\,
      Q => sig_mbaa_addr_cntr_slice_im0(5),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[6]_i_1\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[6]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[7]_i_1\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[7]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[8]_i_1\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[8]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[9]_i_1\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[9]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(25),
      Q => sig_addr_cntr_lsh_kh(0),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(35),
      Q => sig_addr_cntr_lsh_kh(10),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(36),
      Q => sig_addr_cntr_lsh_kh(11),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(37),
      Q => sig_addr_cntr_lsh_kh(12),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(38),
      Q => sig_addr_cntr_lsh_kh(13),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(39),
      Q => sig_addr_cntr_lsh_kh(14),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(40),
      Q => sig_addr_cntr_lsh_kh(15),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(41),
      Q => sig_addr_cntr_lsh_kh(16),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(42),
      Q => sig_addr_cntr_lsh_kh(17),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(43),
      Q => sig_addr_cntr_lsh_kh(18),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(44),
      Q => sig_addr_cntr_lsh_kh(19),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(26),
      Q => sig_addr_cntr_lsh_kh(1),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(45),
      Q => sig_addr_cntr_lsh_kh(20),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(46),
      Q => sig_addr_cntr_lsh_kh(21),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(47),
      Q => sig_addr_cntr_lsh_kh(22),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(48),
      Q => sig_addr_cntr_lsh_kh(23),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(49),
      Q => sig_addr_cntr_lsh_kh(24),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(50),
      Q => sig_addr_cntr_lsh_kh(25),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(51),
      Q => sig_addr_cntr_lsh_kh(26),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(52),
      Q => sig_addr_cntr_lsh_kh(27),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(53),
      Q => sig_addr_cntr_lsh_kh(28),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(54),
      Q => sig_addr_cntr_lsh_kh(29),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(27),
      Q => sig_addr_cntr_lsh_kh(2),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(55),
      Q => sig_addr_cntr_lsh_kh(30),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(56),
      Q => sig_addr_cntr_lsh_kh(31),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(28),
      Q => sig_addr_cntr_lsh_kh(3),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(29),
      Q => sig_addr_cntr_lsh_kh(4),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(30),
      Q => sig_addr_cntr_lsh_kh(5),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(31),
      Q => sig_addr_cntr_lsh_kh(6),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(32),
      Q => sig_addr_cntr_lsh_kh(7),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(33),
      Q => sig_addr_cntr_lsh_kh(8),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(34),
      Q => sig_addr_cntr_lsh_kh(9),
      R => \^sig_init_reg\
    );
\sig_adjusted_addr_incr_ireg2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"596A6A6A"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => \n_0_sig_btt_cntr_im0_reg[0]\,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1_reg[0]\,
      I4 => sig_first_xfer_im0,
      O => \n_0_sig_adjusted_addr_incr_ireg2[0]_i_1\
    );
\sig_adjusted_addr_incr_ireg2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55AA6A6AAA559595"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2[1]_i_2\,
      I1 => sig_first_xfer_im0,
      I2 => \n_0_sig_bytes_to_mbaa_ireg1_reg[1]\,
      I3 => \n_0_sig_btt_cntr_im0_reg[1]\,
      I4 => sig_btt_lt_b2mbaa_ireg1,
      I5 => sig_mbaa_addr_cntr_slice_im0(1),
      O => \n_0_sig_adjusted_addr_incr_ireg2[1]_i_1\
    );
\sig_adjusted_addr_incr_ireg2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2777FFFF"
    )
    port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => \n_0_sig_btt_cntr_im0_reg[0]\,
      I2 => \n_0_sig_bytes_to_mbaa_ireg1_reg[0]\,
      I3 => sig_first_xfer_im0,
      I4 => sig_mbaa_addr_cntr_slice_im0(0),
      O => \n_0_sig_adjusted_addr_incr_ireg2[1]_i_2\
    );
\sig_adjusted_addr_incr_ireg2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D8882777"
    )
    port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => \n_0_sig_btt_cntr_im0_reg[2]\,
      I2 => \n_0_sig_bytes_to_mbaa_ireg1_reg[2]\,
      I3 => sig_first_xfer_im0,
      I4 => \n_0_sig_adjusted_addr_incr_ireg2[2]_i_2\,
      O => \n_0_sig_adjusted_addr_incr_ireg2[2]_i_1\
    );
\sig_adjusted_addr_incr_ireg2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"082A2A2AAEBFBFBF"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2[1]_i_2\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => \n_0_sig_btt_cntr_im0_reg[1]\,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1_reg[1]\,
      I4 => sig_first_xfer_im0,
      I5 => sig_mbaa_addr_cntr_slice_im0(1),
      O => \n_0_sig_adjusted_addr_incr_ireg2[2]_i_2\
    );
\sig_adjusted_addr_incr_ireg2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A959595"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2[3]_i_2\,
      I1 => \n_0_sig_btt_cntr_im0_reg[3]\,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => sig_first_xfer_im0,
      I4 => \n_0_sig_bytes_to_mbaa_ireg1_reg[3]\,
      O => \n_0_sig_adjusted_addr_incr_ireg2[3]_i_1\
    );
\sig_adjusted_addr_incr_ireg2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEBFBFBF"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2[2]_i_2\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => \n_0_sig_btt_cntr_im0_reg[2]\,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1_reg[2]\,
      I4 => sig_first_xfer_im0,
      O => \n_0_sig_adjusted_addr_incr_ireg2[3]_i_2\
    );
\sig_adjusted_addr_incr_ireg2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F7F808"
    )
    port map (
      I0 => \n_0_sig_bytes_to_mbaa_ireg1_reg[4]\,
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \n_0_sig_btt_cntr_im0_reg[4]\,
      I4 => \n_0_sig_adjusted_addr_incr_ireg2[5]_i_2\,
      O => \n_0_sig_adjusted_addr_incr_ireg2[4]_i_1\
    );
\sig_adjusted_addr_incr_ireg2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F7F808F808F808"
    )
    port map (
      I0 => \n_0_sig_bytes_to_mbaa_ireg1_reg[5]\,
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \n_0_sig_btt_cntr_im0_reg[5]\,
      I4 => \n_0_sig_adjusted_addr_incr_ireg2[5]_i_2\,
      I5 => \n_0_sig_addr_cntr_incr_ireg2[4]_i_1\,
      O => \n_0_sig_adjusted_addr_incr_ireg2[5]_i_1\
    );
\sig_adjusted_addr_incr_ireg2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
    port map (
      I0 => \n_0_sig_bytes_to_mbaa_ireg1_reg[3]\,
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \n_0_sig_btt_cntr_im0_reg[3]\,
      I4 => \n_0_sig_adjusted_addr_incr_ireg2[3]_i_2\,
      O => \n_0_sig_adjusted_addr_incr_ireg2[5]_i_2\
    );
\sig_adjusted_addr_incr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_adjusted_addr_incr_ireg2[0]_i_1\,
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[0]\,
      R => \^sig_init_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_adjusted_addr_incr_ireg2[1]_i_1\,
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[1]\,
      R => \^sig_init_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_adjusted_addr_incr_ireg2[2]_i_1\,
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[2]\,
      R => \^sig_init_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_adjusted_addr_incr_ireg2[3]_i_1\,
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[3]\,
      R => \^sig_init_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_adjusted_addr_incr_ireg2[4]_i_1\,
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[4]\,
      R => \^sig_init_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_adjusted_addr_incr_ireg2[5]_i_1\,
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[5]\,
      R => \^sig_init_reg\
    );
sig_brst_cnt_eq_one_ireg1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222F2220"
    )
    port map (
      I0 => n_0_sig_brst_cnt_eq_zero_ireg1_i_2,
      I1 => n_0_sig_brst_cnt_eq_one_ireg1_i_2,
      I2 => \^sig_init_reg\,
      I3 => sig_sm_ld_calc1_reg,
      I4 => n_0_sig_brst_cnt_eq_one_ireg1_reg,
      O => n_0_sig_brst_cnt_eq_one_ireg1_i_1
    );
sig_brst_cnt_eq_one_ireg1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
    port map (
      I0 => sel0(10),
      I1 => sel0(9),
      I2 => \^sig_init_reg\,
      I3 => sel0(0),
      I4 => sel0(3),
      I5 => sel0(15),
      O => n_0_sig_brst_cnt_eq_one_ireg1_i_2
    );
sig_brst_cnt_eq_one_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_brst_cnt_eq_one_ireg1_i_1,
      Q => n_0_sig_brst_cnt_eq_one_ireg1_reg,
      R => '0'
    );
sig_brst_cnt_eq_zero_ireg1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
    port map (
      I0 => n_0_sig_brst_cnt_eq_zero_ireg1_i_2,
      I1 => sel0(0),
      I2 => sel0(10),
      I3 => sel0(9),
      I4 => sel0(3),
      I5 => sel0(15),
      O => sig_brst_cnt_eq_zero_im0
    );
sig_brst_cnt_eq_zero_ireg1_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => n_0_sig_brst_cnt_eq_zero_ireg1_i_3,
      I1 => n_0_sig_brst_cnt_eq_zero_ireg1_i_4,
      O => n_0_sig_brst_cnt_eq_zero_ireg1_i_2
    );
sig_brst_cnt_eq_zero_ireg1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => sel0(14),
      I1 => sel0(13),
      I2 => sel0(4),
      I3 => sel0(11),
      I4 => sel0(5),
      I5 => sel0(6),
      O => n_0_sig_brst_cnt_eq_zero_ireg1_i_3
    );
sig_brst_cnt_eq_zero_ireg1_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => sel0(8),
      I1 => sel0(7),
      I2 => sel0(12),
      I3 => sel0(16),
      I4 => sel0(1),
      I5 => sel0(2),
      O => n_0_sig_brst_cnt_eq_zero_ireg1_i_4
    );
sig_brst_cnt_eq_zero_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_brst_cnt_eq_zero_im0,
      Q => sig_brst_cnt_eq_zero_ireg1,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(0),
      I1 => \^in\(37),
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_sm_halt_reg\,
      I5 => sig_btt_cntr_im00(0),
      O => \n_0_sig_btt_cntr_im0[0]_i_1\
    );
\sig_btt_cntr_im0[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(10),
      I1 => \^in\(37),
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_sm_halt_reg\,
      I5 => sig_btt_cntr_im00(10),
      O => \n_0_sig_btt_cntr_im0[10]_i_1\
    );
\sig_btt_cntr_im0[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(11),
      I1 => \^in\(37),
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_sm_halt_reg\,
      I5 => sig_btt_cntr_im00(11),
      O => \n_0_sig_btt_cntr_im0[11]_i_1\
    );
\sig_btt_cntr_im0[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => sel0(5),
      I1 => sig_addr_cntr_incr_ireg2(11),
      O => \n_0_sig_btt_cntr_im0[11]_i_3\
    );
\sig_btt_cntr_im0[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => sel0(4),
      I1 => sig_addr_cntr_incr_ireg2(10),
      O => \n_0_sig_btt_cntr_im0[11]_i_4\
    );
\sig_btt_cntr_im0[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => sel0(3),
      I1 => sig_addr_cntr_incr_ireg2(9),
      O => \n_0_sig_btt_cntr_im0[11]_i_5\
    );
\sig_btt_cntr_im0[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => sel0(2),
      I1 => sig_addr_cntr_incr_ireg2(8),
      O => \n_0_sig_btt_cntr_im0[11]_i_6\
    );
\sig_btt_cntr_im0[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(12),
      I1 => \^in\(37),
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_sm_halt_reg\,
      I5 => sig_btt_cntr_im00(12),
      O => \n_0_sig_btt_cntr_im0[12]_i_1\
    );
\sig_btt_cntr_im0[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(13),
      I1 => \^in\(37),
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_sm_halt_reg\,
      I5 => sig_btt_cntr_im00(13),
      O => \n_0_sig_btt_cntr_im0[13]_i_1\
    );
\sig_btt_cntr_im0[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(14),
      I1 => \^in\(37),
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_sm_halt_reg\,
      I5 => sig_btt_cntr_im00(14),
      O => \n_0_sig_btt_cntr_im0[14]_i_1\
    );
\sig_btt_cntr_im0[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(15),
      I1 => \^in\(37),
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_sm_halt_reg\,
      I5 => sig_btt_cntr_im00(15),
      O => \n_0_sig_btt_cntr_im0[15]_i_1\
    );
\sig_btt_cntr_im0[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => sel0(9),
      I1 => sig_addr_cntr_incr_ireg2(15),
      O => \n_0_sig_btt_cntr_im0[15]_i_3\
    );
\sig_btt_cntr_im0[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => sel0(8),
      I1 => sig_addr_cntr_incr_ireg2(14),
      O => \n_0_sig_btt_cntr_im0[15]_i_4\
    );
\sig_btt_cntr_im0[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => sel0(7),
      I1 => sig_addr_cntr_incr_ireg2(13),
      O => \n_0_sig_btt_cntr_im0[15]_i_5\
    );
\sig_btt_cntr_im0[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => sel0(6),
      I1 => sig_addr_cntr_incr_ireg2(12),
      O => \n_0_sig_btt_cntr_im0[15]_i_6\
    );
\sig_btt_cntr_im0[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(16),
      I1 => \^in\(37),
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_sm_halt_reg\,
      I5 => sig_btt_cntr_im00(16),
      O => \n_0_sig_btt_cntr_im0[16]_i_1\
    );
\sig_btt_cntr_im0[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(17),
      I1 => \^in\(37),
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_sm_halt_reg\,
      I5 => sig_btt_cntr_im00(17),
      O => \n_0_sig_btt_cntr_im0[17]_i_1\
    );
\sig_btt_cntr_im0[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(18),
      I1 => \^in\(37),
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_sm_halt_reg\,
      I5 => sig_btt_cntr_im00(18),
      O => \n_0_sig_btt_cntr_im0[18]_i_1\
    );
\sig_btt_cntr_im0[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(19),
      I1 => \^in\(37),
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_sm_halt_reg\,
      I5 => sig_btt_cntr_im00(19),
      O => \n_0_sig_btt_cntr_im0[19]_i_1\
    );
\sig_btt_cntr_im0[19]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sel0(13),
      O => \n_0_sig_btt_cntr_im0[19]_i_3\
    );
\sig_btt_cntr_im0[19]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sel0(12),
      O => \n_0_sig_btt_cntr_im0[19]_i_4\
    );
\sig_btt_cntr_im0[19]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sel0(11),
      O => \n_0_sig_btt_cntr_im0[19]_i_5\
    );
\sig_btt_cntr_im0[19]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sel0(10),
      O => \n_0_sig_btt_cntr_im0[19]_i_6\
    );
\sig_btt_cntr_im0[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(1),
      I1 => \^in\(37),
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_sm_halt_reg\,
      I5 => sig_btt_cntr_im00(1),
      O => \n_0_sig_btt_cntr_im0[1]_i_1\
    );
\sig_btt_cntr_im0[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(20),
      I1 => \^in\(37),
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_sm_halt_reg\,
      I5 => sig_btt_cntr_im00(20),
      O => \n_0_sig_btt_cntr_im0[20]_i_1\
    );
\sig_btt_cntr_im0[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(21),
      I1 => \^in\(37),
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_sm_halt_reg\,
      I5 => sig_btt_cntr_im00(21),
      O => \n_0_sig_btt_cntr_im0[21]_i_1\
    );
\sig_btt_cntr_im0[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0040"
    )
    port map (
      I0 => \^sig_sm_halt_reg\,
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^in\(37),
      I4 => n_0_sig_first_xfer_im0_i_2,
      O => \n_0_sig_btt_cntr_im0[22]_i_1\
    );
\sig_btt_cntr_im0[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(22),
      I1 => \^in\(37),
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_sm_halt_reg\,
      I5 => sig_btt_cntr_im00(22),
      O => \n_0_sig_btt_cntr_im0[22]_i_2\
    );
\sig_btt_cntr_im0[22]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sel0(16),
      O => \n_0_sig_btt_cntr_im0[22]_i_4\
    );
\sig_btt_cntr_im0[22]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sel0(15),
      O => \n_0_sig_btt_cntr_im0[22]_i_5\
    );
\sig_btt_cntr_im0[22]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sel0(14),
      O => \n_0_sig_btt_cntr_im0[22]_i_6\
    );
\sig_btt_cntr_im0[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(2),
      I1 => \^in\(37),
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_sm_halt_reg\,
      I5 => sig_btt_cntr_im00(2),
      O => \n_0_sig_btt_cntr_im0[2]_i_1\
    );
\sig_btt_cntr_im0[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(3),
      I1 => \^in\(37),
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_sm_halt_reg\,
      I5 => sig_btt_cntr_im00(3),
      O => \n_0_sig_btt_cntr_im0[3]_i_1\
    );
\sig_btt_cntr_im0[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[3]\,
      I1 => sig_addr_cntr_incr_ireg2(3),
      O => \n_0_sig_btt_cntr_im0[3]_i_3\
    );
\sig_btt_cntr_im0[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[2]\,
      I1 => sig_addr_cntr_incr_ireg2(2),
      O => \n_0_sig_btt_cntr_im0[3]_i_4\
    );
\sig_btt_cntr_im0[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[1]\,
      I1 => sig_addr_cntr_incr_ireg2(1),
      O => \n_0_sig_btt_cntr_im0[3]_i_5\
    );
\sig_btt_cntr_im0[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[0]\,
      I1 => sig_addr_cntr_incr_ireg2(0),
      O => \n_0_sig_btt_cntr_im0[3]_i_6\
    );
\sig_btt_cntr_im0[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(4),
      I1 => \^in\(37),
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_sm_halt_reg\,
      I5 => sig_btt_cntr_im00(4),
      O => \n_0_sig_btt_cntr_im0[4]_i_1\
    );
\sig_btt_cntr_im0[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(5),
      I1 => \^in\(37),
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_sm_halt_reg\,
      I5 => sig_btt_cntr_im00(5),
      O => \n_0_sig_btt_cntr_im0[5]_i_1\
    );
\sig_btt_cntr_im0[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(6),
      I1 => \^in\(37),
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_sm_halt_reg\,
      I5 => sig_btt_cntr_im00(6),
      O => \n_0_sig_btt_cntr_im0[6]_i_1\
    );
\sig_btt_cntr_im0[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(7),
      I1 => \^in\(37),
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_sm_halt_reg\,
      I5 => sig_btt_cntr_im00(7),
      O => \n_0_sig_btt_cntr_im0[7]_i_1\
    );
\sig_btt_cntr_im0[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => sel0(1),
      I1 => sig_addr_cntr_incr_ireg2(7),
      O => \n_0_sig_btt_cntr_im0[7]_i_3\
    );
\sig_btt_cntr_im0[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => sel0(0),
      I1 => sig_addr_cntr_incr_ireg2(6),
      O => \n_0_sig_btt_cntr_im0[7]_i_4\
    );
\sig_btt_cntr_im0[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[5]\,
      I1 => sig_addr_cntr_incr_ireg2(5),
      O => \n_0_sig_btt_cntr_im0[7]_i_5\
    );
\sig_btt_cntr_im0[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[4]\,
      I1 => sig_addr_cntr_incr_ireg2(4),
      O => \n_0_sig_btt_cntr_im0[7]_i_6\
    );
\sig_btt_cntr_im0[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(8),
      I1 => \^in\(37),
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_sm_halt_reg\,
      I5 => sig_btt_cntr_im00(8),
      O => \n_0_sig_btt_cntr_im0[8]_i_1\
    );
\sig_btt_cntr_im0[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(9),
      I1 => \^in\(37),
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_sm_halt_reg\,
      I5 => sig_btt_cntr_im00(9),
      O => \n_0_sig_btt_cntr_im0[9]_i_1\
    );
\sig_btt_cntr_im0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \n_0_sig_btt_cntr_im0[0]_i_1\,
      Q => \n_0_sig_btt_cntr_im0_reg[0]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \n_0_sig_btt_cntr_im0[10]_i_1\,
      Q => sel0(4),
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \n_0_sig_btt_cntr_im0[11]_i_1\,
      Q => sel0(5),
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[11]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_btt_cntr_im0_reg[7]_i_2\,
      CO(3) => \n_0_sig_btt_cntr_im0_reg[11]_i_2\,
      CO(2) => \n_1_sig_btt_cntr_im0_reg[11]_i_2\,
      CO(1) => \n_2_sig_btt_cntr_im0_reg[11]_i_2\,
      CO(0) => \n_3_sig_btt_cntr_im0_reg[11]_i_2\,
      CYINIT => '0',
      DI(3 downto 0) => sel0(5 downto 2),
      O(3 downto 0) => sig_btt_cntr_im00(11 downto 8),
      S(3) => \n_0_sig_btt_cntr_im0[11]_i_3\,
      S(2) => \n_0_sig_btt_cntr_im0[11]_i_4\,
      S(1) => \n_0_sig_btt_cntr_im0[11]_i_5\,
      S(0) => \n_0_sig_btt_cntr_im0[11]_i_6\
    );
\sig_btt_cntr_im0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \n_0_sig_btt_cntr_im0[12]_i_1\,
      Q => sel0(6),
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \n_0_sig_btt_cntr_im0[13]_i_1\,
      Q => sel0(7),
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \n_0_sig_btt_cntr_im0[14]_i_1\,
      Q => sel0(8),
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \n_0_sig_btt_cntr_im0[15]_i_1\,
      Q => sel0(9),
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[15]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_btt_cntr_im0_reg[11]_i_2\,
      CO(3) => \n_0_sig_btt_cntr_im0_reg[15]_i_2\,
      CO(2) => \n_1_sig_btt_cntr_im0_reg[15]_i_2\,
      CO(1) => \n_2_sig_btt_cntr_im0_reg[15]_i_2\,
      CO(0) => \n_3_sig_btt_cntr_im0_reg[15]_i_2\,
      CYINIT => '0',
      DI(3 downto 0) => sel0(9 downto 6),
      O(3 downto 0) => sig_btt_cntr_im00(15 downto 12),
      S(3) => \n_0_sig_btt_cntr_im0[15]_i_3\,
      S(2) => \n_0_sig_btt_cntr_im0[15]_i_4\,
      S(1) => \n_0_sig_btt_cntr_im0[15]_i_5\,
      S(0) => \n_0_sig_btt_cntr_im0[15]_i_6\
    );
\sig_btt_cntr_im0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \n_0_sig_btt_cntr_im0[16]_i_1\,
      Q => sel0(10),
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \n_0_sig_btt_cntr_im0[17]_i_1\,
      Q => sel0(11),
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \n_0_sig_btt_cntr_im0[18]_i_1\,
      Q => sel0(12),
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \n_0_sig_btt_cntr_im0[19]_i_1\,
      Q => sel0(13),
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[19]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_btt_cntr_im0_reg[15]_i_2\,
      CO(3) => \n_0_sig_btt_cntr_im0_reg[19]_i_2\,
      CO(2) => \n_1_sig_btt_cntr_im0_reg[19]_i_2\,
      CO(1) => \n_2_sig_btt_cntr_im0_reg[19]_i_2\,
      CO(0) => \n_3_sig_btt_cntr_im0_reg[19]_i_2\,
      CYINIT => '0',
      DI(3 downto 0) => sel0(13 downto 10),
      O(3 downto 0) => sig_btt_cntr_im00(19 downto 16),
      S(3) => \n_0_sig_btt_cntr_im0[19]_i_3\,
      S(2) => \n_0_sig_btt_cntr_im0[19]_i_4\,
      S(1) => \n_0_sig_btt_cntr_im0[19]_i_5\,
      S(0) => \n_0_sig_btt_cntr_im0[19]_i_6\
    );
\sig_btt_cntr_im0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \n_0_sig_btt_cntr_im0[1]_i_1\,
      Q => \n_0_sig_btt_cntr_im0_reg[1]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \n_0_sig_btt_cntr_im0[20]_i_1\,
      Q => sel0(14),
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \n_0_sig_btt_cntr_im0[21]_i_1\,
      Q => sel0(15),
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \n_0_sig_btt_cntr_im0[22]_i_2\,
      Q => sel0(16),
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[22]_i_3\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_btt_cntr_im0_reg[19]_i_2\,
      CO(3 downto 2) => \NLW_sig_btt_cntr_im0_reg[22]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_2_sig_btt_cntr_im0_reg[22]_i_3\,
      CO(0) => \n_3_sig_btt_cntr_im0_reg[22]_i_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1 downto 0) => sel0(15 downto 14),
      O(3) => \NLW_sig_btt_cntr_im0_reg[22]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => sig_btt_cntr_im00(22 downto 20),
      S(3) => '0',
      S(2) => \n_0_sig_btt_cntr_im0[22]_i_4\,
      S(1) => \n_0_sig_btt_cntr_im0[22]_i_5\,
      S(0) => \n_0_sig_btt_cntr_im0[22]_i_6\
    );
\sig_btt_cntr_im0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \n_0_sig_btt_cntr_im0[2]_i_1\,
      Q => \n_0_sig_btt_cntr_im0_reg[2]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \n_0_sig_btt_cntr_im0[3]_i_1\,
      Q => \n_0_sig_btt_cntr_im0_reg[3]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[3]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_sig_btt_cntr_im0_reg[3]_i_2\,
      CO(2) => \n_1_sig_btt_cntr_im0_reg[3]_i_2\,
      CO(1) => \n_2_sig_btt_cntr_im0_reg[3]_i_2\,
      CO(0) => \n_3_sig_btt_cntr_im0_reg[3]_i_2\,
      CYINIT => '1',
      DI(3) => \n_0_sig_btt_cntr_im0_reg[3]\,
      DI(2) => \n_0_sig_btt_cntr_im0_reg[2]\,
      DI(1) => \n_0_sig_btt_cntr_im0_reg[1]\,
      DI(0) => \n_0_sig_btt_cntr_im0_reg[0]\,
      O(3 downto 0) => sig_btt_cntr_im00(3 downto 0),
      S(3) => \n_0_sig_btt_cntr_im0[3]_i_3\,
      S(2) => \n_0_sig_btt_cntr_im0[3]_i_4\,
      S(1) => \n_0_sig_btt_cntr_im0[3]_i_5\,
      S(0) => \n_0_sig_btt_cntr_im0[3]_i_6\
    );
\sig_btt_cntr_im0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \n_0_sig_btt_cntr_im0[4]_i_1\,
      Q => \n_0_sig_btt_cntr_im0_reg[4]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \n_0_sig_btt_cntr_im0[5]_i_1\,
      Q => \n_0_sig_btt_cntr_im0_reg[5]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \n_0_sig_btt_cntr_im0[6]_i_1\,
      Q => sel0(0),
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \n_0_sig_btt_cntr_im0[7]_i_1\,
      Q => sel0(1),
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[7]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_btt_cntr_im0_reg[3]_i_2\,
      CO(3) => \n_0_sig_btt_cntr_im0_reg[7]_i_2\,
      CO(2) => \n_1_sig_btt_cntr_im0_reg[7]_i_2\,
      CO(1) => \n_2_sig_btt_cntr_im0_reg[7]_i_2\,
      CO(0) => \n_3_sig_btt_cntr_im0_reg[7]_i_2\,
      CYINIT => '0',
      DI(3 downto 2) => sel0(1 downto 0),
      DI(1) => \n_0_sig_btt_cntr_im0_reg[5]\,
      DI(0) => \n_0_sig_btt_cntr_im0_reg[4]\,
      O(3 downto 0) => sig_btt_cntr_im00(7 downto 4),
      S(3) => \n_0_sig_btt_cntr_im0[7]_i_3\,
      S(2) => \n_0_sig_btt_cntr_im0[7]_i_4\,
      S(1) => \n_0_sig_btt_cntr_im0[7]_i_5\,
      S(0) => \n_0_sig_btt_cntr_im0[7]_i_6\
    );
\sig_btt_cntr_im0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \n_0_sig_btt_cntr_im0[8]_i_1\,
      Q => sel0(2),
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \n_0_sig_btt_cntr_im0[9]_i_1\,
      Q => sel0(3),
      R => \^sig_init_reg\
    );
sig_btt_eq_b2mbaa_ireg1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
    port map (
      I0 => n_0_sig_btt_eq_b2mbaa_ireg1_i_2,
      I1 => sig_brst_cnt_eq_zero_im0,
      I2 => \n_0_sig_bytes_to_mbaa_ireg1[6]_i_1\,
      I3 => n_0_sig_btt_eq_b2mbaa_ireg1_i_3,
      I4 => n_0_sig_btt_eq_b2mbaa_ireg1_i_4,
      O => sig_btt_eq_b2mbaa_im0
    );
sig_btt_eq_b2mbaa_ireg1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660600906600660"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => \n_0_sig_btt_cntr_im0_reg[5]\,
      I2 => sig_mbaa_addr_cntr_slice_im0(4),
      I3 => \n_0_sig_btt_cntr_im0_reg[4]\,
      I4 => n_0_sig_btt_eq_b2mbaa_ireg1_i_5,
      I5 => n_0_sig_btt_eq_b2mbaa_ireg1_i_6,
      O => n_0_sig_btt_eq_b2mbaa_ireg1_i_2
    );
sig_btt_eq_b2mbaa_ireg1_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1881"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[0]\,
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      I2 => sig_mbaa_addr_cntr_slice_im0(1),
      I3 => \n_0_sig_btt_cntr_im0_reg[1]\,
      O => n_0_sig_btt_eq_b2mbaa_ireg1_i_3
    );
sig_btt_eq_b2mbaa_ireg1_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660066006606009"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => \n_0_sig_btt_cntr_im0_reg[3]\,
      I2 => sig_mbaa_addr_cntr_slice_im0(2),
      I3 => \n_0_sig_btt_cntr_im0_reg[2]\,
      I4 => sig_mbaa_addr_cntr_slice_im0(1),
      I5 => sig_mbaa_addr_cntr_slice_im0(0),
      O => n_0_sig_btt_eq_b2mbaa_ireg1_i_4
    );
sig_btt_eq_b2mbaa_ireg1_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      O => n_0_sig_btt_eq_b2mbaa_ireg1_i_5
    );
sig_btt_eq_b2mbaa_ireg1_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => sig_mbaa_addr_cntr_slice_im0(3),
      O => n_0_sig_btt_eq_b2mbaa_ireg1_i_6
    );
sig_btt_eq_b2mbaa_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_btt_eq_b2mbaa_im0,
      Q => sig_btt_eq_b2mbaa_ireg1,
      R => \^sig_init_reg\
    );
sig_btt_lt_b2mbaa_ireg1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_btt_lt_b2mbaa_im01,
      I1 => sig_brst_cnt_eq_zero_im0,
      O => sig_btt_lt_b2mbaa_im0
    );
sig_btt_lt_b2mbaa_ireg1_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => sig_mbaa_addr_cntr_slice_im0(2),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => sig_mbaa_addr_cntr_slice_im0(1),
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_10
    );
sig_btt_lt_b2mbaa_ireg1_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"040B0D9B"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(4),
      I1 => n_0_sig_btt_lt_b2mbaa_ireg1_i_10,
      I2 => \n_0_sig_btt_cntr_im0_reg[5]\,
      I3 => sig_mbaa_addr_cntr_slice_im0(5),
      I4 => \n_0_sig_btt_cntr_im0_reg[4]\,
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_3
    );
sig_btt_lt_b2mbaa_ireg1_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0317031703171730"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[2]\,
      I1 => \n_0_sig_btt_cntr_im0_reg[3]\,
      I2 => sig_mbaa_addr_cntr_slice_im0(3),
      I3 => sig_mbaa_addr_cntr_slice_im0(2),
      I4 => sig_mbaa_addr_cntr_slice_im0(1),
      I5 => sig_mbaa_addr_cntr_slice_im0(0),
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_4
    );
sig_btt_lt_b2mbaa_ireg1_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1474"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[1]\,
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => \n_0_sig_btt_cntr_im0_reg[0]\,
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_5
    );
sig_btt_lt_b2mbaa_ireg1_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      I2 => sig_mbaa_addr_cntr_slice_im0(3),
      I3 => sig_mbaa_addr_cntr_slice_im0(2),
      I4 => sig_mbaa_addr_cntr_slice_im0(5),
      I5 => sig_mbaa_addr_cntr_slice_im0(4),
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_6
    );
sig_btt_lt_b2mbaa_ireg1_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660600906600660"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => \n_0_sig_btt_cntr_im0_reg[5]\,
      I2 => sig_mbaa_addr_cntr_slice_im0(4),
      I3 => \n_0_sig_btt_cntr_im0_reg[4]\,
      I4 => n_0_sig_btt_eq_b2mbaa_ireg1_i_5,
      I5 => n_0_sig_btt_eq_b2mbaa_ireg1_i_6,
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_7
    );
sig_btt_lt_b2mbaa_ireg1_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660066006606009"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => \n_0_sig_btt_cntr_im0_reg[3]\,
      I2 => sig_mbaa_addr_cntr_slice_im0(2),
      I3 => \n_0_sig_btt_cntr_im0_reg[2]\,
      I4 => sig_mbaa_addr_cntr_slice_im0(1),
      I5 => sig_mbaa_addr_cntr_slice_im0(0),
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_8
    );
sig_btt_lt_b2mbaa_ireg1_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1881"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[0]\,
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      I2 => sig_mbaa_addr_cntr_slice_im0(1),
      I3 => \n_0_sig_btt_cntr_im0_reg[1]\,
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_9
    );
sig_btt_lt_b2mbaa_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_btt_lt_b2mbaa_im0,
      Q => sig_btt_lt_b2mbaa_ireg1,
      R => \^sig_init_reg\
    );
sig_btt_lt_b2mbaa_ireg1_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => sig_btt_lt_b2mbaa_im01,
      CO(2) => n_1_sig_btt_lt_b2mbaa_ireg1_reg_i_2,
      CO(1) => n_2_sig_btt_lt_b2mbaa_ireg1_reg_i_2,
      CO(0) => n_3_sig_btt_lt_b2mbaa_ireg1_reg_i_2,
      CYINIT => '0',
      DI(3) => \n_0_sig_bytes_to_mbaa_ireg1[6]_i_1\,
      DI(2) => n_0_sig_btt_lt_b2mbaa_ireg1_i_3,
      DI(1) => n_0_sig_btt_lt_b2mbaa_ireg1_i_4,
      DI(0) => n_0_sig_btt_lt_b2mbaa_ireg1_i_5,
      O(3 downto 0) => NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_sig_btt_lt_b2mbaa_ireg1_i_6,
      S(2) => n_0_sig_btt_lt_b2mbaa_ireg1_i_7,
      S(1) => n_0_sig_btt_lt_b2mbaa_ireg1_i_8,
      S(0) => n_0_sig_btt_lt_b2mbaa_ireg1_i_9
    );
\sig_bytes_to_mbaa_ireg1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      O => \n_0_sig_bytes_to_mbaa_ireg1[1]_i_1\
    );
\sig_bytes_to_mbaa_ireg1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      I2 => sig_mbaa_addr_cntr_slice_im0(2),
      O => \n_0_sig_bytes_to_mbaa_ireg1[2]_i_1\
    );
\sig_bytes_to_mbaa_ireg1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      I2 => sig_mbaa_addr_cntr_slice_im0(2),
      I3 => sig_mbaa_addr_cntr_slice_im0(3),
      O => \n_0_sig_bytes_to_mbaa_ireg1[3]_i_1\
    );
\sig_bytes_to_mbaa_ireg1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => sig_mbaa_addr_cntr_slice_im0(2),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => sig_mbaa_addr_cntr_slice_im0(1),
      I4 => sig_mbaa_addr_cntr_slice_im0(4),
      O => \n_0_sig_bytes_to_mbaa_ireg1[4]_i_1\
    );
\sig_bytes_to_mbaa_ireg1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      I2 => sig_mbaa_addr_cntr_slice_im0(2),
      I3 => sig_mbaa_addr_cntr_slice_im0(3),
      I4 => sig_mbaa_addr_cntr_slice_im0(4),
      I5 => sig_mbaa_addr_cntr_slice_im0(5),
      O => \n_0_sig_bytes_to_mbaa_ireg1[5]_i_1\
    );
\sig_bytes_to_mbaa_ireg1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(4),
      I1 => sig_mbaa_addr_cntr_slice_im0(5),
      I2 => sig_mbaa_addr_cntr_slice_im0(2),
      I3 => sig_mbaa_addr_cntr_slice_im0(3),
      I4 => sig_mbaa_addr_cntr_slice_im0(0),
      I5 => sig_mbaa_addr_cntr_slice_im0(1),
      O => \n_0_sig_bytes_to_mbaa_ireg1[6]_i_1\
    );
\sig_bytes_to_mbaa_ireg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_mbaa_addr_cntr_slice_im0(0),
      Q => \n_0_sig_bytes_to_mbaa_ireg1_reg[0]\,
      R => \^sig_init_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \n_0_sig_bytes_to_mbaa_ireg1[1]_i_1\,
      Q => \n_0_sig_bytes_to_mbaa_ireg1_reg[1]\,
      R => \^sig_init_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \n_0_sig_bytes_to_mbaa_ireg1[2]_i_1\,
      Q => \n_0_sig_bytes_to_mbaa_ireg1_reg[2]\,
      R => \^sig_init_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \n_0_sig_bytes_to_mbaa_ireg1[3]_i_1\,
      Q => \n_0_sig_bytes_to_mbaa_ireg1_reg[3]\,
      R => \^sig_init_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \n_0_sig_bytes_to_mbaa_ireg1[4]_i_1\,
      Q => \n_0_sig_bytes_to_mbaa_ireg1_reg[4]\,
      R => \^sig_init_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \n_0_sig_bytes_to_mbaa_ireg1[5]_i_1\,
      Q => \n_0_sig_bytes_to_mbaa_ireg1_reg[5]\,
      R => \^sig_init_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \n_0_sig_bytes_to_mbaa_ireg1[6]_i_1\,
      Q => \n_0_sig_bytes_to_mbaa_ireg1_reg[6]\,
      R => \^sig_init_reg\
    );
sig_calc_error_pushed_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => \^in\(37),
      I1 => sig_xfer_reg_empty,
      I2 => sig_ld_xfer_reg,
      I3 => \^sig_calc_error_pushed\,
      O => n_0_sig_calc_error_pushed_i_1
    );
sig_calc_error_pushed_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_calc_error_pushed_i_1,
      Q => \^sig_calc_error_pushed\,
      R => \^sig_init_reg\
    );
sig_calc_error_reg_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABAAA"
    )
    port map (
      I0 => \^sig_init_reg\,
      I1 => \^sig_sm_halt_reg\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => \^sig_input_reg_empty\,
      I4 => \^in\(37),
      O => O2
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => I1,
      Q => \^in\(37),
      R => '0'
    );
sig_cmd2addr_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AABA"
    )
    port map (
      I0 => \^sig_mstr2addr_cmd_valid\,
      I1 => sig_pcc_sm_state(0),
      I2 => sig_pcc_sm_state(2),
      I3 => sig_pcc_sm_state(1),
      I4 => sig_wr_fifo,
      I5 => \^sig_init_reg\,
      O => n_0_sig_cmd2addr_valid_i_1
    );
sig_cmd2addr_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_cmd2addr_valid_i_1,
      Q => \^sig_mstr2addr_cmd_valid\,
      R => '0'
    );
sig_cmd2data_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F3AA"
    )
    port map (
      I0 => n_0_sig_cmd2data_valid_i_2,
      I1 => sig_inhibit_rdy_n,
      I2 => I2,
      I3 => \^sig_mstr2data_cmd_valid\,
      I4 => \^sig_init_reg\,
      O => n_0_sig_cmd2data_valid_i_1
    );
sig_cmd2data_valid_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => sig_pcc_sm_state(1),
      I1 => sig_pcc_sm_state(2),
      I2 => sig_pcc_sm_state(0),
      O => n_0_sig_cmd2data_valid_i_2
    );
sig_cmd2data_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_cmd2data_valid_i_1,
      Q => \^sig_mstr2data_cmd_valid\,
      R => '0'
    );
sig_cmd2dre_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
    port map (
      I0 => sig_pcc_sm_state(1),
      I1 => sig_pcc_sm_state(2),
      I2 => sig_pcc_sm_state(0),
      I3 => sig_first_xfer_im0,
      I4 => sig_clr_cmd2dre_valid,
      I5 => \^sig_init_reg\,
      O => n_0_sig_cmd2dre_valid_i_1
    );
sig_cmd2dre_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_cmd2dre_valid_i_1,
      Q => sig_clr_cmd2dre_valid,
      R => '0'
    );
\sig_finish_addr_offset_ireg2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"596A6A6A"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => \n_0_sig_btt_cntr_im0_reg[0]\,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1_reg[0]\,
      I4 => sig_first_xfer_im0,
      O => \n_0_sig_finish_addr_offset_ireg2[0]_i_1\
    );
\sig_finish_addr_offset_ireg2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55AA6A6AAA559595"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2[1]_i_2\,
      I1 => sig_first_xfer_im0,
      I2 => \n_0_sig_bytes_to_mbaa_ireg1_reg[1]\,
      I3 => \n_0_sig_btt_cntr_im0_reg[1]\,
      I4 => sig_btt_lt_b2mbaa_ireg1,
      I5 => sig_mbaa_addr_cntr_slice_im0(1),
      O => sig_finish_addr_offset_im1(1)
    );
\sig_finish_addr_offset_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_finish_addr_offset_ireg2[0]_i_1\,
      Q => sig_finish_addr_offset_ireg2(0),
      R => \^sig_init_reg\
    );
\sig_finish_addr_offset_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_finish_addr_offset_im1(1),
      Q => sig_finish_addr_offset_ireg2(1),
      R => \^sig_init_reg\
    );
sig_first_xfer_im0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
    port map (
      I0 => sig_first_xfer_im0,
      I1 => sig_push_input_reg12_out,
      I2 => n_0_sig_first_xfer_im0_i_2,
      I3 => \^sig_init_reg\,
      O => n_0_sig_first_xfer_im0_i_1
    );
sig_first_xfer_im0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F200F2F3F200F2"
    )
    port map (
      I0 => sig_clr_cmd2dre_valid,
      I1 => \^sig_mstr2addr_cmd_valid\,
      I2 => sig_wr_fifo,
      I3 => \^sig_mstr2data_cmd_valid\,
      I4 => sig_inhibit_rdy_n,
      I5 => I2,
      O => n_0_sig_first_xfer_im0_i_2
    );
sig_first_xfer_im0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_first_xfer_im0_i_1,
      Q => sig_first_xfer_im0,
      R => '0'
    );
sig_input_burst_type_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(23),
      Q => \^in\(36),
      R => sig_input_cache_type_reg0
    );
sig_input_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(24),
      Q => n_0_sig_input_eof_reg_reg,
      R => sig_input_cache_type_reg0
    );
sig_input_reg_empty_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF4"
    )
    port map (
      I0 => sig_push_input_reg12_out,
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_init_reg\,
      I3 => \^sig_calc_error_pushed\,
      I4 => sig_sm_pop_input_reg,
      O => n_0_sig_input_reg_empty_i_1
    );
sig_input_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_input_reg_empty_i_1,
      Q => \^sig_input_reg_empty\,
      R => '0'
    );
\sig_input_tag_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => sig_sm_pop_input_reg,
      I1 => \^sig_calc_error_pushed\,
      I2 => \^sig_init_reg\,
      O => sig_input_cache_type_reg0
    );
\sig_input_tag_reg[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => \^in\(37),
      I1 => \^sig_input_reg_empty\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => \^sig_sm_halt_reg\,
      O => sig_push_input_reg12_out
    );
\sig_input_tag_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(57),
      Q => O3(0),
      R => sig_input_cache_type_reg0
    );
\sig_input_tag_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(58),
      Q => O3(1),
      R => sig_input_cache_type_reg0
    );
\sig_input_tag_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(59),
      Q => O3(2),
      R => sig_input_cache_type_reg0
    );
\sig_input_tag_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(60),
      Q => O3(3),
      R => sig_input_cache_type_reg0
    );
sig_ld_xfer_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000004FF04"
    )
    port map (
      I0 => sig_pcc_sm_state(0),
      I1 => sig_pcc_sm_state(2),
      I2 => sig_pcc_sm_state(1),
      I3 => sig_ld_xfer_reg,
      I4 => sig_xfer_reg_empty,
      I5 => \^sig_init_reg\,
      O => n_0_sig_ld_xfer_reg_i_1
    );
sig_ld_xfer_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_ld_xfer_reg_i_1,
      Q => sig_ld_xfer_reg,
      R => '0'
    );
sig_ld_xfer_reg_tmp_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AABA"
    )
    port map (
      I0 => sig_ld_xfer_reg_tmp,
      I1 => sig_pcc_sm_state(0),
      I2 => sig_pcc_sm_state(2),
      I3 => sig_pcc_sm_state(1),
      I4 => n_0_sig_first_xfer_im0_i_2,
      I5 => \^sig_init_reg\,
      O => n_0_sig_ld_xfer_reg_tmp_i_1
    );
sig_ld_xfer_reg_tmp_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_ld_xfer_reg_tmp_i_1,
      Q => sig_ld_xfer_reg_tmp,
      R => '0'
    );
sig_mmap_reset_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => SR(0),
      Q => \^sig_init_reg\,
      R => '0'
    );
sig_no_btt_residue_ireg1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222F2220"
    )
    port map (
      I0 => n_0_sig_no_btt_residue_ireg1_i_2,
      I1 => \n_0_sig_btt_cntr_im0_reg[0]\,
      I2 => \^sig_init_reg\,
      I3 => sig_sm_ld_calc1_reg,
      I4 => n_0_sig_no_btt_residue_ireg1_reg,
      O => n_0_sig_no_btt_residue_ireg1_i_1
    );
sig_no_btt_residue_ireg1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[2]\,
      I1 => \n_0_sig_btt_cntr_im0_reg[1]\,
      I2 => \n_0_sig_btt_cntr_im0_reg[5]\,
      I3 => \^sig_init_reg\,
      I4 => \n_0_sig_btt_cntr_im0_reg[3]\,
      I5 => \n_0_sig_btt_cntr_im0_reg[4]\,
      O => n_0_sig_no_btt_residue_ireg1_i_2
    );
sig_no_btt_residue_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_no_btt_residue_ireg1_i_1,
      Q => n_0_sig_no_btt_residue_ireg1_reg,
      R => '0'
    );
sig_parent_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
    port map (
      I0 => sig_parent_done,
      I1 => sig_ld_xfer_reg_tmp,
      I2 => sig_last_xfer_valid_im1,
      I3 => sig_push_input_reg12_out,
      I4 => \^sig_init_reg\,
      O => n_0_sig_parent_done_i_1
    );
sig_parent_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_parent_done_i_1,
      Q => sig_parent_done,
      R => '0'
    );
\sig_pcc_sm_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0530003F053FFFF"
    )
    port map (
      I0 => n_0_sig_first_xfer_im0_i_2,
      I1 => sig_push_input_reg12_out,
      I2 => sig_pcc_sm_state(2),
      I3 => sig_pcc_sm_state(1),
      I4 => sig_pcc_sm_state(0),
      I5 => \n_0_sig_pcc_sm_state[0]_i_2\,
      O => sig_pcc_sm_state_ns(0)
    );
\sig_pcc_sm_state[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => sig_pcc_sm_state(2),
      I1 => sig_pcc_sm_state(1),
      I2 => sig_parent_done,
      I3 => \^sig_calc_error_pushed\,
      O => \n_0_sig_pcc_sm_state[0]_i_2\
    );
\sig_pcc_sm_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0ACF0AC0F00FF00"
    )
    port map (
      I0 => n_0_sig_first_xfer_im0_i_2,
      I1 => sig_push_input_reg12_out,
      I2 => sig_pcc_sm_state(2),
      I3 => sig_pcc_sm_state(1),
      I4 => \n_0_sig_pcc_sm_state[1]_i_2\,
      I5 => sig_pcc_sm_state(0),
      O => sig_pcc_sm_state_ns(1)
    );
\sig_pcc_sm_state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_parent_done,
      I1 => \^sig_calc_error_pushed\,
      O => \n_0_sig_pcc_sm_state[1]_i_2\
    );
\sig_pcc_sm_state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FC8C"
    )
    port map (
      I0 => \^sig_calc_error_pushed\,
      I1 => sig_pcc_sm_state(2),
      I2 => sig_pcc_sm_state(1),
      I3 => sig_pcc_sm_state(0),
      O => sig_pcc_sm_state_ns(2)
    );
\sig_pcc_sm_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_pcc_sm_state_ns(0),
      Q => sig_pcc_sm_state(0),
      R => \^sig_init_reg\
    );
\sig_pcc_sm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_pcc_sm_state_ns(1),
      Q => sig_pcc_sm_state(1),
      R => \^sig_init_reg\
    );
\sig_pcc_sm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_pcc_sm_state_ns(2),
      Q => sig_pcc_sm_state(2),
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[11]\,
      I1 => sig_addr_cntr_incr_ireg2(11),
      O => \n_0_sig_predict_addr_lsh_ireg3[11]_i_2\
    );
\sig_predict_addr_lsh_ireg3[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[10]\,
      I1 => sig_addr_cntr_incr_ireg2(10),
      O => \n_0_sig_predict_addr_lsh_ireg3[11]_i_3\
    );
\sig_predict_addr_lsh_ireg3[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[9]\,
      I1 => sig_addr_cntr_incr_ireg2(9),
      O => \n_0_sig_predict_addr_lsh_ireg3[11]_i_4\
    );
\sig_predict_addr_lsh_ireg3[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[8]\,
      I1 => sig_addr_cntr_incr_ireg2(8),
      O => \n_0_sig_predict_addr_lsh_ireg3[11]_i_5\
    );
\sig_predict_addr_lsh_ireg3[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => p_1_in,
      I1 => sig_addr_cntr_incr_ireg2(15),
      O => \n_0_sig_predict_addr_lsh_ireg3[15]_i_2\
    );
\sig_predict_addr_lsh_ireg3[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[14]\,
      I1 => sig_addr_cntr_incr_ireg2(14),
      O => \n_0_sig_predict_addr_lsh_ireg3[15]_i_3\
    );
\sig_predict_addr_lsh_ireg3[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[13]\,
      I1 => sig_addr_cntr_incr_ireg2(13),
      O => \n_0_sig_predict_addr_lsh_ireg3[15]_i_4\
    );
\sig_predict_addr_lsh_ireg3[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[12]\,
      I1 => sig_addr_cntr_incr_ireg2(12),
      O => \n_0_sig_predict_addr_lsh_ireg3[15]_i_5\
    );
\sig_predict_addr_lsh_ireg3[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => sig_addr_cntr_incr_ireg2(3),
      O => \n_0_sig_predict_addr_lsh_ireg3[3]_i_2\
    );
\sig_predict_addr_lsh_ireg3[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => sig_addr_cntr_incr_ireg2(2),
      O => \n_0_sig_predict_addr_lsh_ireg3[3]_i_3\
    );
\sig_predict_addr_lsh_ireg3[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => sig_addr_cntr_incr_ireg2(1),
      O => \n_0_sig_predict_addr_lsh_ireg3[3]_i_4\
    );
\sig_predict_addr_lsh_ireg3[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => sig_addr_cntr_incr_ireg2(0),
      O => \n_0_sig_predict_addr_lsh_ireg3[3]_i_5\
    );
\sig_predict_addr_lsh_ireg3[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[7]\,
      I1 => sig_addr_cntr_incr_ireg2(7),
      O => \n_0_sig_predict_addr_lsh_ireg3[7]_i_2\
    );
\sig_predict_addr_lsh_ireg3[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[6]\,
      I1 => sig_addr_cntr_incr_ireg2(6),
      O => \n_0_sig_predict_addr_lsh_ireg3[7]_i_3\
    );
\sig_predict_addr_lsh_ireg3[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => sig_addr_cntr_incr_ireg2(5),
      O => \n_0_sig_predict_addr_lsh_ireg3[7]_i_4\
    );
\sig_predict_addr_lsh_ireg3[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(4),
      I1 => sig_addr_cntr_incr_ireg2(4),
      O => \n_0_sig_predict_addr_lsh_ireg3[7]_i_5\
    );
\sig_predict_addr_lsh_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(0),
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[0]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(10),
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[10]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(11),
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[11]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[11]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_predict_addr_lsh_ireg3_reg[7]_i_1\,
      CO(3) => \n_0_sig_predict_addr_lsh_ireg3_reg[11]_i_1\,
      CO(2) => \n_1_sig_predict_addr_lsh_ireg3_reg[11]_i_1\,
      CO(1) => \n_2_sig_predict_addr_lsh_ireg3_reg[11]_i_1\,
      CO(0) => \n_3_sig_predict_addr_lsh_ireg3_reg[11]_i_1\,
      CYINIT => '0',
      DI(3) => \n_0_sig_addr_cntr_lsh_im0_reg[11]\,
      DI(2) => \n_0_sig_addr_cntr_lsh_im0_reg[10]\,
      DI(1) => \n_0_sig_addr_cntr_lsh_im0_reg[9]\,
      DI(0) => \n_0_sig_addr_cntr_lsh_im0_reg[8]\,
      O(3 downto 0) => sig_predict_addr_lsh_im2(11 downto 8),
      S(3) => \n_0_sig_predict_addr_lsh_ireg3[11]_i_2\,
      S(2) => \n_0_sig_predict_addr_lsh_ireg3[11]_i_3\,
      S(1) => \n_0_sig_predict_addr_lsh_ireg3[11]_i_4\,
      S(0) => \n_0_sig_predict_addr_lsh_ireg3[11]_i_5\
    );
\sig_predict_addr_lsh_ireg3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(12),
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[12]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(13),
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[13]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(14),
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[14]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(15),
      Q => sig_predict_addr_lsh_ireg3(15),
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[15]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_predict_addr_lsh_ireg3_reg[11]_i_1\,
      CO(3) => \NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \n_1_sig_predict_addr_lsh_ireg3_reg[15]_i_1\,
      CO(1) => \n_2_sig_predict_addr_lsh_ireg3_reg[15]_i_1\,
      CO(0) => \n_3_sig_predict_addr_lsh_ireg3_reg[15]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \n_0_sig_addr_cntr_lsh_im0_reg[14]\,
      DI(1) => \n_0_sig_addr_cntr_lsh_im0_reg[13]\,
      DI(0) => \n_0_sig_addr_cntr_lsh_im0_reg[12]\,
      O(3 downto 0) => sig_predict_addr_lsh_im2(15 downto 12),
      S(3) => \n_0_sig_predict_addr_lsh_ireg3[15]_i_2\,
      S(2) => \n_0_sig_predict_addr_lsh_ireg3[15]_i_3\,
      S(1) => \n_0_sig_predict_addr_lsh_ireg3[15]_i_4\,
      S(0) => \n_0_sig_predict_addr_lsh_ireg3[15]_i_5\
    );
\sig_predict_addr_lsh_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(1),
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[1]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(2),
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[2]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(3),
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[3]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[3]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_sig_predict_addr_lsh_ireg3_reg[3]_i_1\,
      CO(2) => \n_1_sig_predict_addr_lsh_ireg3_reg[3]_i_1\,
      CO(1) => \n_2_sig_predict_addr_lsh_ireg3_reg[3]_i_1\,
      CO(0) => \n_3_sig_predict_addr_lsh_ireg3_reg[3]_i_1\,
      CYINIT => '0',
      DI(3 downto 0) => sig_mbaa_addr_cntr_slice_im0(3 downto 0),
      O(3 downto 0) => sig_predict_addr_lsh_im2(3 downto 0),
      S(3) => \n_0_sig_predict_addr_lsh_ireg3[3]_i_2\,
      S(2) => \n_0_sig_predict_addr_lsh_ireg3[3]_i_3\,
      S(1) => \n_0_sig_predict_addr_lsh_ireg3[3]_i_4\,
      S(0) => \n_0_sig_predict_addr_lsh_ireg3[3]_i_5\
    );
\sig_predict_addr_lsh_ireg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(4),
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[4]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(5),
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[5]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(6),
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[6]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(7),
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[7]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[7]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_predict_addr_lsh_ireg3_reg[3]_i_1\,
      CO(3) => \n_0_sig_predict_addr_lsh_ireg3_reg[7]_i_1\,
      CO(2) => \n_1_sig_predict_addr_lsh_ireg3_reg[7]_i_1\,
      CO(1) => \n_2_sig_predict_addr_lsh_ireg3_reg[7]_i_1\,
      CO(0) => \n_3_sig_predict_addr_lsh_ireg3_reg[7]_i_1\,
      CYINIT => '0',
      DI(3) => \n_0_sig_addr_cntr_lsh_im0_reg[7]\,
      DI(2) => \n_0_sig_addr_cntr_lsh_im0_reg[6]\,
      DI(1 downto 0) => sig_mbaa_addr_cntr_slice_im0(5 downto 4),
      O(3 downto 0) => sig_predict_addr_lsh_im2(7 downto 4),
      S(3) => \n_0_sig_predict_addr_lsh_ireg3[7]_i_2\,
      S(2) => \n_0_sig_predict_addr_lsh_ireg3[7]_i_3\,
      S(1) => \n_0_sig_predict_addr_lsh_ireg3[7]_i_4\,
      S(0) => \n_0_sig_predict_addr_lsh_ireg3[7]_i_5\
    );
\sig_predict_addr_lsh_ireg3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(8),
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[8]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(9),
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[9]\,
      R => \^sig_init_reg\
    );
sig_sm_halt_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E003"
    )
    port map (
      I0 => \^sig_calc_error_pushed\,
      I1 => sig_pcc_sm_state(0),
      I2 => sig_pcc_sm_state(1),
      I3 => sig_pcc_sm_state(2),
      O => sig_sm_halt_ns
    );
sig_sm_halt_reg_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_halt_ns,
      Q => \^sig_sm_halt_reg\,
      S => \^sig_init_reg\
    );
sig_sm_ld_calc1_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000800083008"
    )
    port map (
      I0 => sig_push_input_reg12_out,
      I1 => sig_pcc_sm_state(0),
      I2 => sig_pcc_sm_state(2),
      I3 => sig_pcc_sm_state(1),
      I4 => sig_parent_done,
      I5 => \^sig_calc_error_pushed\,
      O => sig_sm_ld_calc1_reg_ns
    );
sig_sm_ld_calc1_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_ld_calc1_reg_ns,
      Q => sig_sm_ld_calc1_reg,
      R => \^sig_init_reg\
    );
sig_sm_ld_calc2_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => sig_pcc_sm_state(0),
      I1 => sig_pcc_sm_state(1),
      I2 => sig_pcc_sm_state(2),
      O => sig_sm_ld_calc2_reg_ns
    );
sig_sm_ld_calc2_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_ld_calc2_reg_ns,
      Q => sig_sm_ld_calc2_reg,
      R => \^sig_init_reg\
    );
sig_sm_ld_calc3_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => sig_pcc_sm_state(0),
      I1 => sig_pcc_sm_state(1),
      I2 => sig_pcc_sm_state(2),
      O => sig_sm_ld_calc3_reg_ns
    );
sig_sm_ld_calc3_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_ld_calc3_reg_ns,
      Q => sig_sm_ld_calc3_reg,
      R => \^sig_init_reg\
    );
sig_sm_pop_input_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
    port map (
      I0 => \^sig_calc_error_pushed\,
      I1 => sig_parent_done,
      I2 => sig_pcc_sm_state(1),
      I3 => sig_pcc_sm_state(0),
      I4 => sig_pcc_sm_state(2),
      O => sig_sm_pop_input_reg_ns
    );
sig_sm_pop_input_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_pop_input_reg_ns,
      Q => sig_sm_pop_input_reg,
      R => \^sig_init_reg\
    );
\sig_strbgen_addr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_mbaa_addr_cntr_slice_im0(0),
      Q => sig_strbgen_addr_ireg2(0),
      R => \^sig_init_reg\
    );
\sig_strbgen_addr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_mbaa_addr_cntr_slice_im0(1),
      Q => sig_strbgen_addr_ireg2(1),
      R => \^sig_init_reg\
    );
\sig_strbgen_bytes_ireg2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000002E"
    )
    port map (
      I0 => sig_strbgen_bytes_ireg2(0),
      I1 => sig_sm_ld_calc2_reg,
      I2 => \n_0_sig_strbgen_bytes_ireg2[0]_i_2\,
      I3 => \n_0_sig_strbgen_bytes_ireg2[2]_i_2\,
      I4 => \^sig_init_reg\,
      O => \n_0_sig_strbgen_bytes_ireg2[0]_i_1\
    );
\sig_strbgen_bytes_ireg2[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F77"
    )
    port map (
      I0 => sig_first_xfer_im0,
      I1 => \n_0_sig_bytes_to_mbaa_ireg1_reg[0]\,
      I2 => \n_0_sig_btt_cntr_im0_reg[0]\,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \n_0_sig_strbgen_bytes_ireg2[0]_i_2\
    );
\sig_strbgen_bytes_ireg2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000002E"
    )
    port map (
      I0 => sig_strbgen_bytes_ireg2(1),
      I1 => sig_sm_ld_calc2_reg,
      I2 => \n_0_sig_strbgen_bytes_ireg2[1]_i_2\,
      I3 => \n_0_sig_strbgen_bytes_ireg2[2]_i_2\,
      I4 => \^sig_init_reg\,
      O => \n_0_sig_strbgen_bytes_ireg2[1]_i_1\
    );
\sig_strbgen_bytes_ireg2[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F77"
    )
    port map (
      I0 => sig_first_xfer_im0,
      I1 => \n_0_sig_bytes_to_mbaa_ireg1_reg[1]\,
      I2 => \n_0_sig_btt_cntr_im0_reg[1]\,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \n_0_sig_strbgen_bytes_ireg2[1]_i_2\
    );
\sig_strbgen_bytes_ireg2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_incr_ireg2[2]_i_1\,
      I1 => sig_sm_ld_calc2_reg,
      I2 => \n_0_sig_strbgen_bytes_ireg2[2]_i_2\,
      I3 => sig_strbgen_bytes_ireg2(2),
      O => \n_0_sig_strbgen_bytes_ireg2[2]_i_1\
    );
\sig_strbgen_bytes_ireg2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      I0 => sig_sm_ld_calc2_reg,
      I1 => \n_0_sig_addr_cntr_incr_ireg2[2]_i_1\,
      I2 => \n_0_sig_addr_cntr_incr_ireg2[5]_i_1\,
      I3 => \n_0_sig_addr_cntr_incr_ireg2[4]_i_1\,
      I4 => \n_0_sig_addr_cntr_incr_ireg2[6]_i_1\,
      I5 => \n_0_sig_addr_cntr_incr_ireg2[3]_i_1\,
      O => \n_0_sig_strbgen_bytes_ireg2[2]_i_2\
    );
\sig_strbgen_bytes_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_strbgen_bytes_ireg2[0]_i_1\,
      Q => sig_strbgen_bytes_ireg2(0),
      R => '0'
    );
\sig_strbgen_bytes_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_strbgen_bytes_ireg2[1]_i_1\,
      Q => sig_strbgen_bytes_ireg2(1),
      R => '0'
    );
\sig_strbgen_bytes_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_strbgen_bytes_ireg2[2]_i_1\,
      Q => sig_strbgen_bytes_ireg2(2),
      R => \^sig_init_reg\
    );
\sig_xfer_end_strb_ireg3[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(1),
      I1 => sig_finish_addr_offset_ireg2(0),
      O => \n_0_sig_xfer_end_strb_ireg3[1]_i_1\
    );
\sig_xfer_end_strb_ireg3[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(1),
      I1 => sig_finish_addr_offset_ireg2(0),
      O => sig_xfer_end_strb_im2(2)
    );
\sig_xfer_end_strb_ireg3[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(1),
      I1 => sig_finish_addr_offset_ireg2(0),
      O => \n_0_sig_xfer_end_strb_ireg3[3]_i_1\
    );
\sig_xfer_end_strb_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => '1',
      Q => sig_xfer_end_strb_ireg3(0),
      R => \^sig_init_reg\
    );
\sig_xfer_end_strb_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \n_0_sig_xfer_end_strb_ireg3[1]_i_1\,
      Q => sig_xfer_end_strb_ireg3(1),
      R => \^sig_init_reg\
    );
\sig_xfer_end_strb_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_end_strb_im2(2),
      Q => sig_xfer_end_strb_ireg3(2),
      R => \^sig_init_reg\
    );
\sig_xfer_end_strb_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \n_0_sig_xfer_end_strb_ireg3[3]_i_1\,
      Q => sig_xfer_end_strb_ireg3(3),
      R => \^sig_init_reg\
    );
sig_xfer_len_eq_0_ireg3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222F2220"
    )
    port map (
      I0 => n_0_sig_xfer_len_eq_0_ireg3_i_2,
      I1 => \^in\(34),
      I2 => \^sig_init_reg\,
      I3 => sig_sm_ld_calc3_reg,
      I4 => n_0_sig_xfer_len_eq_0_ireg3_reg,
      O => n_0_sig_xfer_len_eq_0_ireg3_i_1
    );
sig_xfer_len_eq_0_ireg3_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000001E"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[1]\,
      I1 => \n_0_sig_adjusted_addr_incr_ireg2_reg[0]\,
      I2 => \n_0_sig_adjusted_addr_incr_ireg2_reg[2]\,
      I3 => \^sig_init_reg\,
      I4 => \n_0_sig_adjusted_addr_incr_ireg2_reg[5]\,
      I5 => \n_0_sig_adjusted_addr_incr_ireg2_reg[3]\,
      O => n_0_sig_xfer_len_eq_0_ireg3_i_2
    );
sig_xfer_len_eq_0_ireg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_xfer_len_eq_0_ireg3_i_1,
      Q => n_0_sig_xfer_len_eq_0_ireg3_reg,
      R => '0'
    );
sig_xfer_reg_empty_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF2E"
    )
    port map (
      I0 => n_0_sig_first_xfer_im0_i_2,
      I1 => sig_xfer_reg_empty,
      I2 => sig_ld_xfer_reg,
      I3 => \^sig_init_reg\,
      O => n_0_sig_xfer_reg_empty_i_1
    );
sig_xfer_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_xfer_reg_empty_i_1,
      Q => sig_xfer_reg_empty,
      R => '0'
    );
\sig_xfer_strt_strb_ireg3[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(1),
      I1 => sig_strbgen_addr_ireg2(0),
      O => sig_xfer_strt_strb_im2(0)
    );
\sig_xfer_strt_strb_ireg3[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(1),
      I1 => sig_strbgen_bytes_ireg2(2),
      I2 => sig_strbgen_bytes_ireg2(1),
      I3 => sig_strbgen_addr_ireg2(0),
      O => sig_xfer_strt_strb_im2(1)
    );
\sig_xfer_strt_strb_ireg3[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"37767744"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(0),
      I1 => sig_strbgen_addr_ireg2(1),
      I2 => sig_strbgen_bytes_ireg2(0),
      I3 => sig_strbgen_bytes_ireg2(2),
      I4 => sig_strbgen_bytes_ireg2(1),
      O => sig_xfer_strt_strb_im2(2)
    );
\sig_xfer_strt_strb_ireg3[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3F7CECCC"
    )
    port map (
      I0 => sig_strbgen_bytes_ireg2(0),
      I1 => sig_strbgen_bytes_ireg2(2),
      I2 => sig_strbgen_bytes_ireg2(1),
      I3 => sig_strbgen_addr_ireg2(0),
      I4 => sig_strbgen_addr_ireg2(1),
      O => sig_xfer_strt_strb_im2(3)
    );
\sig_xfer_strt_strb_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(0),
      Q => sig_xfer_strt_strb_ireg3(0),
      R => \^sig_init_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(1),
      Q => sig_xfer_strt_strb_ireg3(1),
      R => \^sig_init_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(2),
      Q => sig_xfer_strt_strb_ireg3(2),
      R => \^sig_init_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(3),
      Q => sig_xfer_strt_strb_ireg3(3),
      R => \^sig_init_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_cdma_0_axi_datamover_pcc__parameterized0\ is
  port (
    sig_mmap_reset_reg : out STD_LOGIC;
    p_17_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    sig_calc_error_pushed : out STD_LOGIC;
    sig_input_reg_empty : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    O3 : out STD_LOGIC;
    p_12_out : out STD_LOGIC;
    p_1_out : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 60 downto 0 );
    I1 : in STD_LOGIC;
    sig_cmd2mstr_cmd_valid : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    I3 : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    I4 : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0_axi_datamover_pcc__parameterized0\ : entity is "axi_datamover_pcc";
end \axi_cdma_0_axi_datamover_pcc__parameterized0\;

architecture STRUCTURE of \axi_cdma_0_axi_datamover_pcc__parameterized0\ is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \n_0_sig_addr_aligned_ireg1_i_1__0\ : STD_LOGIC;
  signal n_0_sig_addr_aligned_ireg1_reg : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[0]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[10]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[11]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[12]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[13]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[14]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[15]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[1]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[1]_i_4__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[2]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[3]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[4]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[5]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[6]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[7]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[8]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[9]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[10]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[10]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[11]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[11]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[12]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[13]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[13]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[14]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[14]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[15]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[1]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[2]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[3]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[4]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[5]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[6]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[6]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[7]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[8]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[9]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[9]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[6]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2_reg[0]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2_reg[10]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2_reg[11]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2_reg[12]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2_reg[13]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2_reg[14]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2_reg[15]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2_reg[1]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2_reg[2]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2_reg[3]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2_reg[4]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2_reg[5]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2_reg[6]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2_reg[7]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2_reg[8]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2_reg[9]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[10]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[11]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[12]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[13]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[14]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[15]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[15]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[6]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[8]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[9]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[10]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[11]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[12]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[13]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[14]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[6]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[7]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[8]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[9]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_kh_reg[0]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_kh_reg[10]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_kh_reg[11]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_kh_reg[12]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_kh_reg[13]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_kh_reg[14]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_kh_reg[15]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_kh_reg[16]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_kh_reg[17]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_kh_reg[18]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_kh_reg[19]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_kh_reg[1]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_kh_reg[20]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_kh_reg[21]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_kh_reg[22]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_kh_reg[23]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_kh_reg[24]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_kh_reg[25]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_kh_reg[26]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_kh_reg[27]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_kh_reg[28]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_kh_reg[29]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_kh_reg[2]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_kh_reg[30]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_kh_reg[31]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_kh_reg[3]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_kh_reg[4]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_kh_reg[5]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_kh_reg[6]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_kh_reg[7]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_kh_reg[8]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_kh_reg[9]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[1]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[2]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[3]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[5]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[0]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[1]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[2]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[3]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[4]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[5]\ : STD_LOGIC;
  signal \n_0_sig_brst_cnt_eq_one_ireg1_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_brst_cnt_eq_one_ireg1_i_2__0\ : STD_LOGIC;
  signal n_0_sig_brst_cnt_eq_one_ireg1_reg : STD_LOGIC;
  signal \n_0_sig_brst_cnt_eq_zero_ireg1_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_brst_cnt_eq_zero_ireg1_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_brst_cnt_eq_zero_ireg1_i_4__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[10]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[11]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[11]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[11]_i_4__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[11]_i_5__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[11]_i_6__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[12]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[13]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[14]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[15]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[15]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[15]_i_4__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[15]_i_5__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[15]_i_6__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[16]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[17]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[18]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[19]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[19]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[19]_i_4__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[19]_i_5__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[19]_i_6__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[20]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[21]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[22]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[22]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[22]_i_4__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[22]_i_5__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[22]_i_6__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[3]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[3]_i_4__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[3]_i_5__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[3]_i_6__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[6]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[7]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[7]_i_4__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[7]_i_5__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[7]_i_6__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[8]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[9]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[0]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[10]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[11]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[11]_i_2\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[12]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[13]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[14]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[15]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[15]_i_2\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[16]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[17]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[18]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[19]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[19]_i_2\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[1]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[20]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[21]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[22]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[2]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[3]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[3]_i_2\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[4]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[5]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[6]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[7]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[7]_i_2\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[8]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[9]\ : STD_LOGIC;
  signal \n_0_sig_btt_eq_b2mbaa_ireg1_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_btt_eq_b2mbaa_ireg1_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_btt_eq_b2mbaa_ireg1_i_4__0\ : STD_LOGIC;
  signal \n_0_sig_btt_eq_b2mbaa_ireg1_i_5__0\ : STD_LOGIC;
  signal \n_0_sig_btt_eq_b2mbaa_ireg1_i_6__0\ : STD_LOGIC;
  signal \n_0_sig_btt_lt_b2mbaa_ireg1_i_10__0\ : STD_LOGIC;
  signal \n_0_sig_btt_lt_b2mbaa_ireg1_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_btt_lt_b2mbaa_ireg1_i_4__0\ : STD_LOGIC;
  signal \n_0_sig_btt_lt_b2mbaa_ireg1_i_5__0\ : STD_LOGIC;
  signal \n_0_sig_btt_lt_b2mbaa_ireg1_i_6__0\ : STD_LOGIC;
  signal \n_0_sig_btt_lt_b2mbaa_ireg1_i_7__0\ : STD_LOGIC;
  signal \n_0_sig_btt_lt_b2mbaa_ireg1_i_8__0\ : STD_LOGIC;
  signal \n_0_sig_btt_lt_b2mbaa_ireg1_i_9__0\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[6]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1_reg[0]\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1_reg[1]\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1_reg[2]\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1_reg[3]\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1_reg[4]\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1_reg[5]\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1_reg[6]\ : STD_LOGIC;
  signal \n_0_sig_calc_error_pushed_i_1__0\ : STD_LOGIC;
  signal n_0_sig_cmd2addr_valid_i_1 : STD_LOGIC;
  signal n_0_sig_cmd2addr_valid_i_2 : STD_LOGIC;
  signal n_0_sig_cmd2data_valid_i_1 : STD_LOGIC;
  signal n_0_sig_cmd2dre_valid_i_1 : STD_LOGIC;
  signal \n_0_sig_finish_addr_offset_ireg2[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_finish_addr_offset_ireg2[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_finish_addr_offset_ireg2_reg[0]\ : STD_LOGIC;
  signal \n_0_sig_finish_addr_offset_ireg2_reg[1]\ : STD_LOGIC;
  signal n_0_sig_first_xfer_im0_i_1 : STD_LOGIC;
  signal \n_0_sig_first_xfer_im0_i_2__0\ : STD_LOGIC;
  signal n_0_sig_input_eof_reg_reg : STD_LOGIC;
  signal \n_0_sig_input_reg_empty_i_1__0\ : STD_LOGIC;
  signal n_0_sig_ld_xfer_reg_i_1 : STD_LOGIC;
  signal n_0_sig_ld_xfer_reg_tmp_i_1 : STD_LOGIC;
  signal n_0_sig_ld_xfer_reg_tmp_reg : STD_LOGIC;
  signal \n_0_sig_no_btt_residue_ireg1_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_no_btt_residue_ireg1_i_2__0\ : STD_LOGIC;
  signal n_0_sig_no_btt_residue_ireg1_reg : STD_LOGIC;
  signal \n_0_sig_parent_done_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_pcc_sm_state[0]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_pcc_sm_state[1]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[11]_i_2\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[11]_i_3\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[11]_i_4\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[11]_i_5\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[15]_i_2\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[15]_i_3\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[15]_i_4\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[15]_i_5\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[3]_i_2\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[3]_i_3\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[3]_i_4\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[3]_i_5\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[7]_i_2\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[7]_i_3\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[7]_i_4\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[7]_i_5\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[0]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[10]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[11]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[11]_i_1\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[12]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[13]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[14]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[1]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[2]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[3]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[4]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[5]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[6]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[7]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[7]_i_1\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[8]\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[9]\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2[0]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2[1]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2[2]_i_1\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2[2]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_xfer_end_strb_ireg3[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_xfer_end_strb_ireg3[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_xfer_len_eq_0_ireg3_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_xfer_len_eq_0_ireg3_i_2__0\ : STD_LOGIC;
  signal n_0_sig_xfer_len_eq_0_ireg3_reg : STD_LOGIC;
  signal n_0_sig_xfer_reg_empty_i_1 : STD_LOGIC;
  signal \n_1_sig_btt_cntr_im0_reg[11]_i_2\ : STD_LOGIC;
  signal \n_1_sig_btt_cntr_im0_reg[15]_i_2\ : STD_LOGIC;
  signal \n_1_sig_btt_cntr_im0_reg[19]_i_2\ : STD_LOGIC;
  signal \n_1_sig_btt_cntr_im0_reg[3]_i_2\ : STD_LOGIC;
  signal \n_1_sig_btt_cntr_im0_reg[7]_i_2\ : STD_LOGIC;
  signal \n_1_sig_btt_lt_b2mbaa_ireg1_reg_i_2__0\ : STD_LOGIC;
  signal \n_1_sig_predict_addr_lsh_ireg3_reg[11]_i_1\ : STD_LOGIC;
  signal \n_1_sig_predict_addr_lsh_ireg3_reg[15]_i_1\ : STD_LOGIC;
  signal \n_1_sig_predict_addr_lsh_ireg3_reg[3]_i_1\ : STD_LOGIC;
  signal \n_1_sig_predict_addr_lsh_ireg3_reg[7]_i_1\ : STD_LOGIC;
  signal \n_2_sig_btt_cntr_im0_reg[11]_i_2\ : STD_LOGIC;
  signal \n_2_sig_btt_cntr_im0_reg[15]_i_2\ : STD_LOGIC;
  signal \n_2_sig_btt_cntr_im0_reg[19]_i_2\ : STD_LOGIC;
  signal \n_2_sig_btt_cntr_im0_reg[22]_i_3\ : STD_LOGIC;
  signal \n_2_sig_btt_cntr_im0_reg[3]_i_2\ : STD_LOGIC;
  signal \n_2_sig_btt_cntr_im0_reg[7]_i_2\ : STD_LOGIC;
  signal \n_2_sig_btt_lt_b2mbaa_ireg1_reg_i_2__0\ : STD_LOGIC;
  signal \n_2_sig_predict_addr_lsh_ireg3_reg[11]_i_1\ : STD_LOGIC;
  signal \n_2_sig_predict_addr_lsh_ireg3_reg[15]_i_1\ : STD_LOGIC;
  signal \n_2_sig_predict_addr_lsh_ireg3_reg[3]_i_1\ : STD_LOGIC;
  signal \n_2_sig_predict_addr_lsh_ireg3_reg[7]_i_1\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_im0_reg[11]_i_2\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_im0_reg[15]_i_2\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_im0_reg[19]_i_2\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_im0_reg[22]_i_3\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_im0_reg[3]_i_2\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_im0_reg[7]_i_2\ : STD_LOGIC;
  signal \n_3_sig_btt_lt_b2mbaa_ireg1_reg_i_2__0\ : STD_LOGIC;
  signal \n_3_sig_predict_addr_lsh_ireg3_reg[11]_i_1\ : STD_LOGIC;
  signal \n_3_sig_predict_addr_lsh_ireg3_reg[15]_i_1\ : STD_LOGIC;
  signal \n_3_sig_predict_addr_lsh_ireg3_reg[3]_i_1\ : STD_LOGIC;
  signal \n_3_sig_predict_addr_lsh_ireg3_reg[7]_i_1\ : STD_LOGIC;
  signal \n_4_sig_btt_cntr_im0_reg[11]_i_2\ : STD_LOGIC;
  signal \n_4_sig_btt_cntr_im0_reg[15]_i_2\ : STD_LOGIC;
  signal \n_4_sig_btt_cntr_im0_reg[19]_i_2\ : STD_LOGIC;
  signal \n_4_sig_btt_cntr_im0_reg[3]_i_2\ : STD_LOGIC;
  signal \n_4_sig_btt_cntr_im0_reg[7]_i_2\ : STD_LOGIC;
  signal \n_4_sig_predict_addr_lsh_ireg3_reg[11]_i_1\ : STD_LOGIC;
  signal \n_4_sig_predict_addr_lsh_ireg3_reg[15]_i_1\ : STD_LOGIC;
  signal \n_4_sig_predict_addr_lsh_ireg3_reg[3]_i_1\ : STD_LOGIC;
  signal \n_4_sig_predict_addr_lsh_ireg3_reg[7]_i_1\ : STD_LOGIC;
  signal \n_5_sig_btt_cntr_im0_reg[11]_i_2\ : STD_LOGIC;
  signal \n_5_sig_btt_cntr_im0_reg[15]_i_2\ : STD_LOGIC;
  signal \n_5_sig_btt_cntr_im0_reg[19]_i_2\ : STD_LOGIC;
  signal \n_5_sig_btt_cntr_im0_reg[22]_i_3\ : STD_LOGIC;
  signal \n_5_sig_btt_cntr_im0_reg[3]_i_2\ : STD_LOGIC;
  signal \n_5_sig_btt_cntr_im0_reg[7]_i_2\ : STD_LOGIC;
  signal \n_5_sig_predict_addr_lsh_ireg3_reg[11]_i_1\ : STD_LOGIC;
  signal \n_5_sig_predict_addr_lsh_ireg3_reg[15]_i_1\ : STD_LOGIC;
  signal \n_5_sig_predict_addr_lsh_ireg3_reg[3]_i_1\ : STD_LOGIC;
  signal \n_5_sig_predict_addr_lsh_ireg3_reg[7]_i_1\ : STD_LOGIC;
  signal \n_6_sig_btt_cntr_im0_reg[11]_i_2\ : STD_LOGIC;
  signal \n_6_sig_btt_cntr_im0_reg[15]_i_2\ : STD_LOGIC;
  signal \n_6_sig_btt_cntr_im0_reg[19]_i_2\ : STD_LOGIC;
  signal \n_6_sig_btt_cntr_im0_reg[22]_i_3\ : STD_LOGIC;
  signal \n_6_sig_btt_cntr_im0_reg[3]_i_2\ : STD_LOGIC;
  signal \n_6_sig_btt_cntr_im0_reg[7]_i_2\ : STD_LOGIC;
  signal \n_6_sig_predict_addr_lsh_ireg3_reg[11]_i_1\ : STD_LOGIC;
  signal \n_6_sig_predict_addr_lsh_ireg3_reg[15]_i_1\ : STD_LOGIC;
  signal \n_6_sig_predict_addr_lsh_ireg3_reg[3]_i_1\ : STD_LOGIC;
  signal \n_6_sig_predict_addr_lsh_ireg3_reg[7]_i_1\ : STD_LOGIC;
  signal \n_7_sig_btt_cntr_im0_reg[11]_i_2\ : STD_LOGIC;
  signal \n_7_sig_btt_cntr_im0_reg[15]_i_2\ : STD_LOGIC;
  signal \n_7_sig_btt_cntr_im0_reg[19]_i_2\ : STD_LOGIC;
  signal \n_7_sig_btt_cntr_im0_reg[22]_i_3\ : STD_LOGIC;
  signal \n_7_sig_btt_cntr_im0_reg[3]_i_2\ : STD_LOGIC;
  signal \n_7_sig_btt_cntr_im0_reg[7]_i_2\ : STD_LOGIC;
  signal \n_7_sig_predict_addr_lsh_ireg3_reg[11]_i_1\ : STD_LOGIC;
  signal \n_7_sig_predict_addr_lsh_ireg3_reg[15]_i_1\ : STD_LOGIC;
  signal \n_7_sig_predict_addr_lsh_ireg3_reg[3]_i_1\ : STD_LOGIC;
  signal \n_7_sig_predict_addr_lsh_ireg3_reg[7]_i_1\ : STD_LOGIC;
  signal \^p_12_out\ : STD_LOGIC;
  signal \^p_17_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_1_in : STD_LOGIC;
  signal \^p_1_out\ : STD_LOGIC;
  signal sig_addr_cntr_im0_msh_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_brst_cnt_eq_zero_im0 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_ireg1 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_im0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_ireg1 : STD_LOGIC;
  signal \^sig_calc_error_pushed\ : STD_LOGIC;
  signal sig_clr_cmd2dre_valid : STD_LOGIC;
  signal sig_first_xfer_im0 : STD_LOGIC;
  signal sig_input_cache_type_reg0 : STD_LOGIC;
  signal \^sig_input_reg_empty\ : STD_LOGIC;
  signal sig_last_xfer_valid_im1 : STD_LOGIC;
  signal sig_ld_xfer_reg : STD_LOGIC;
  signal sig_mbaa_addr_cntr_slice_im0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^sig_mmap_reset_reg\ : STD_LOGIC;
  signal sig_parent_done : STD_LOGIC;
  signal sig_pcc_sm_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_pcc_sm_state_ns : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_predict_addr_lsh_ireg3 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal sig_push_input_reg12_out : STD_LOGIC;
  signal sig_sm_halt_ns : STD_LOGIC;
  signal sig_sm_ld_calc1_reg : STD_LOGIC;
  signal sig_sm_ld_calc1_reg_ns : STD_LOGIC;
  signal sig_sm_ld_calc2_reg : STD_LOGIC;
  signal sig_sm_ld_calc2_reg_ns : STD_LOGIC;
  signal sig_sm_ld_calc3_reg : STD_LOGIC;
  signal sig_sm_ld_calc3_reg_ns : STD_LOGIC;
  signal sig_sm_pop_input_reg : STD_LOGIC;
  signal sig_sm_pop_input_reg_ns : STD_LOGIC;
  signal sig_strbgen_addr_ireg2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_strbgen_bytes_ireg2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_xfer_end_strb_im2 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal sig_xfer_end_strb_ireg3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_xfer_reg_empty : STD_LOGIC;
  signal sig_xfer_strt_strb_im2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_xfer_strt_strb_ireg3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sig_addr_cntr_im0_msh_reg[13]_i_3__0_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sig_addr_cntr_im0_msh_reg[13]_i_3__0_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sig_btt_cntr_im0_reg[22]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sig_btt_cntr_im0_reg[22]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][10]_srl4_i_1__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][11]_srl4_i_1__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][12]_srl4_i_1__0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][13]_srl4_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][14]_srl4_i_1__1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][14]_srl4_i_1__2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][15]_srl4_i_1__1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][15]_srl4_i_1__2\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][16]_srl4_i_1__1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][16]_srl4_i_1__2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][17]_srl4_i_1__1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][17]_srl4_i_1__2\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][18]_srl4_i_1__1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][18]_srl4_i_1__2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][19]_srl4_i_1__1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][19]_srl4_i_1__2\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][20]_srl4_i_1__1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][20]_srl4_i_1__2\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][21]_srl4_i_1__1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][21]_srl4_i_1__2\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][22]_srl4_i_1__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][23]_srl4_i_1__2\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][24]_srl4_i_1__2\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][25]_srl4_i_1__1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][25]_srl4_i_1__2\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][26]_srl4_i_1__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][27]_srl4_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][28]_srl4_i_1__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][29]_srl4_i_1__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][30]_srl4_i_1__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][31]_srl4_i_1__0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][32]_srl4_i_1__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][33]_srl4_i_1__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][34]_srl4_i_1__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][35]_srl4_i_1__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][37]_srl4_i_1__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][38]_srl4_i_1__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][4]_srl4_i_2__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][5]_srl4_i_1__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][6]_srl4_i_1__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][7]_srl4_i_1__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][8]_srl4_i_1__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][9]_srl4_i_1__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_empty_reg_i_2__2\ : label is "soft_lutpair71";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \sig_addr_cntr_im0_msh_reg[13]_i_3__0_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \sig_addr_cntr_im0_msh_reg[13]_i_3__0_CARRY4\ : label is "LO:O";
  attribute XILINX_LEGACY_PRIM of \sig_addr_cntr_im0_msh_reg[1]_i_3__0_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \sig_addr_cntr_im0_msh_reg[1]_i_3__0_CARRY4\ : label is "LO:O";
  attribute XILINX_LEGACY_PRIM of \sig_addr_cntr_im0_msh_reg[5]_i_3__0_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \sig_addr_cntr_im0_msh_reg[5]_i_3__0_CARRY4\ : label is "LO:O";
  attribute XILINX_LEGACY_PRIM of \sig_addr_cntr_im0_msh_reg[9]_i_3__0_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \sig_addr_cntr_im0_msh_reg[9]_i_3__0_CARRY4\ : label is "LO:O";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[0]_i_1__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[1]_i_1__0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[4]_i_1__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[5]_i_1__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[6]_i_1__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[0]_i_1__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[1]_i_2__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[2]_i_1__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[3]_i_1__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[3]_i_2__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[4]_i_1__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[5]_i_2__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \sig_btt_eq_b2mbaa_ireg1_i_3__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \sig_btt_eq_b2mbaa_ireg1_i_5__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \sig_btt_eq_b2mbaa_ireg1_i_6__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \sig_btt_lt_b2mbaa_ireg1_i_10__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[1]_i_1__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[2]_i_1__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[3]_i_1__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[4]_i_1__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \sig_calc_error_pushed_i_1__0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of sig_cmd2addr_valid_i_2 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \sig_finish_addr_offset_ireg2[0]_i_1__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \sig_pcc_sm_state[0]_i_2__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \sig_pcc_sm_state[1]_i_2__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \sig_pcc_sm_state[2]_i_1__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \sig_sm_halt_reg_i_1__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \sig_sm_ld_calc3_reg_i_1__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \sig_sm_pop_input_reg_i_1__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \sig_strbgen_bytes_ireg2[1]_i_2__0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[2]_i_1__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[3]_i_1__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[0]_i_1__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[1]_i_1__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[2]_i_1__0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[3]_i_1__0\ : label is "soft_lutpair56";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  \in\(35 downto 0) <= \^in\(35 downto 0);
  p_12_out <= \^p_12_out\;
  p_17_out(0) <= \^p_17_out\(0);
  p_1_out <= \^p_1_out\;
  sig_calc_error_pushed <= \^sig_calc_error_pushed\;
  sig_input_reg_empty <= \^sig_input_reg_empty\;
  sig_mmap_reset_reg <= \^sig_mmap_reset_reg\;
\INFERRED_GEN.data_reg[3][10]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[6]\,
      I1 => \^p_17_out\(0),
      I2 => \n_0_sig_addr_cntr_lsh_kh_reg[6]\,
      O => \^in\(6)
    );
\INFERRED_GEN.data_reg[3][11]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[7]\,
      I1 => \^p_17_out\(0),
      I2 => \n_0_sig_addr_cntr_lsh_kh_reg[7]\,
      O => \^in\(7)
    );
\INFERRED_GEN.data_reg[3][12]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[8]\,
      I1 => \^p_17_out\(0),
      I2 => \n_0_sig_addr_cntr_lsh_kh_reg[8]\,
      O => \^in\(8)
    );
\INFERRED_GEN.data_reg[3][13]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[9]\,
      I1 => \^p_17_out\(0),
      I2 => \n_0_sig_addr_cntr_lsh_kh_reg[9]\,
      O => \^in\(9)
    );
\INFERRED_GEN.data_reg[3][14]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[10]\,
      I1 => \^p_17_out\(0),
      I2 => \n_0_sig_addr_cntr_lsh_kh_reg[10]\,
      O => \^in\(10)
    );
\INFERRED_GEN.data_reg[3][14]_srl4_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(0),
      I1 => sig_first_xfer_im0,
      O => O5(4)
    );
\INFERRED_GEN.data_reg[3][15]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[11]\,
      I1 => \^p_17_out\(0),
      I2 => \n_0_sig_addr_cntr_lsh_kh_reg[11]\,
      O => \^in\(11)
    );
\INFERRED_GEN.data_reg[3][15]_srl4_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(1),
      I1 => sig_first_xfer_im0,
      O => O5(5)
    );
\INFERRED_GEN.data_reg[3][16]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[12]\,
      I1 => \^p_17_out\(0),
      I2 => \n_0_sig_addr_cntr_lsh_kh_reg[12]\,
      O => \^in\(12)
    );
\INFERRED_GEN.data_reg[3][16]_srl4_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(2),
      I1 => sig_first_xfer_im0,
      O => O5(6)
    );
\INFERRED_GEN.data_reg[3][17]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[13]\,
      I1 => \^p_17_out\(0),
      I2 => \n_0_sig_addr_cntr_lsh_kh_reg[13]\,
      O => \^in\(13)
    );
\INFERRED_GEN.data_reg[3][17]_srl4_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(3),
      I1 => sig_first_xfer_im0,
      O => O5(7)
    );
\INFERRED_GEN.data_reg[3][18]_srl4_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(0),
      I1 => sig_first_xfer_im0,
      I2 => n_0_sig_xfer_len_eq_0_ireg3_reg,
      I3 => sig_xfer_end_strb_ireg3(0),
      I4 => sig_last_xfer_valid_im1,
      O => O5(8)
    );
\INFERRED_GEN.data_reg[3][18]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[14]\,
      I1 => \^p_17_out\(0),
      I2 => \n_0_sig_addr_cntr_lsh_kh_reg[14]\,
      O => \^in\(14)
    );
\INFERRED_GEN.data_reg[3][18]_srl4_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888F0F0F000"
    )
    port map (
      I0 => n_0_sig_brst_cnt_eq_one_ireg1_reg,
      I1 => n_0_sig_addr_aligned_ireg1_reg,
      I2 => sig_brst_cnt_eq_zero_ireg1,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      I4 => sig_btt_eq_b2mbaa_ireg1,
      I5 => n_0_sig_no_btt_residue_ireg1_reg,
      O => sig_last_xfer_valid_im1
    );
\INFERRED_GEN.data_reg[3][19]_srl4_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(1),
      I1 => sig_first_xfer_im0,
      I2 => n_0_sig_xfer_len_eq_0_ireg3_reg,
      I3 => sig_xfer_end_strb_ireg3(1),
      I4 => sig_last_xfer_valid_im1,
      O => O5(9)
    );
\INFERRED_GEN.data_reg[3][19]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => p_1_in,
      I1 => \^p_17_out\(0),
      I2 => \n_0_sig_addr_cntr_lsh_kh_reg[15]\,
      O => \^in\(15)
    );
\INFERRED_GEN.data_reg[3][20]_srl4_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(2),
      I1 => sig_first_xfer_im0,
      I2 => n_0_sig_xfer_len_eq_0_ireg3_reg,
      I3 => sig_xfer_end_strb_ireg3(2),
      I4 => sig_last_xfer_valid_im1,
      O => O5(10)
    );
\INFERRED_GEN.data_reg[3][20]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(0),
      I1 => \^p_17_out\(0),
      I2 => \n_0_sig_addr_cntr_lsh_kh_reg[16]\,
      O => \^in\(16)
    );
\INFERRED_GEN.data_reg[3][21]_srl4_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BFBF"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(3),
      I1 => sig_first_xfer_im0,
      I2 => n_0_sig_xfer_len_eq_0_ireg3_reg,
      I3 => sig_xfer_end_strb_ireg3(3),
      I4 => sig_last_xfer_valid_im1,
      O => O5(11)
    );
\INFERRED_GEN.data_reg[3][21]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(1),
      I1 => \^p_17_out\(0),
      I2 => \n_0_sig_addr_cntr_lsh_kh_reg[17]\,
      O => \^in\(17)
    );
\INFERRED_GEN.data_reg[3][22]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(2),
      I1 => \^p_17_out\(0),
      I2 => \n_0_sig_addr_cntr_lsh_kh_reg[18]\,
      O => \^in\(18)
    );
\INFERRED_GEN.data_reg[3][23]_srl4_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => n_0_sig_input_eof_reg_reg,
      I1 => sig_last_xfer_valid_im1,
      O => O5(12)
    );
\INFERRED_GEN.data_reg[3][23]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(3),
      I1 => \^p_17_out\(0),
      I2 => \n_0_sig_addr_cntr_lsh_kh_reg[19]\,
      O => \^in\(19)
    );
\INFERRED_GEN.data_reg[3][24]_srl4_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0155ABFFABFFABFF"
    )
    port map (
      I0 => n_0_sig_no_btt_residue_ireg1_reg,
      I1 => sig_btt_eq_b2mbaa_ireg1,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => sig_brst_cnt_eq_zero_ireg1,
      I4 => n_0_sig_addr_aligned_ireg1_reg,
      I5 => n_0_sig_brst_cnt_eq_one_ireg1_reg,
      O => O5(13)
    );
\INFERRED_GEN.data_reg[3][24]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(4),
      I1 => \^p_17_out\(0),
      I2 => \n_0_sig_addr_cntr_lsh_kh_reg[20]\,
      O => \^in\(20)
    );
\INFERRED_GEN.data_reg[3][25]_srl4_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o2\,
      I1 => sig_last_xfer_valid_im1,
      O => O5(14)
    );
\INFERRED_GEN.data_reg[3][25]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(5),
      I1 => \^p_17_out\(0),
      I2 => \n_0_sig_addr_cntr_lsh_kh_reg[21]\,
      O => \^in\(21)
    );
\INFERRED_GEN.data_reg[3][26]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(6),
      I1 => \^p_17_out\(0),
      I2 => \n_0_sig_addr_cntr_lsh_kh_reg[22]\,
      O => \^in\(22)
    );
\INFERRED_GEN.data_reg[3][27]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(7),
      I1 => \^p_17_out\(0),
      I2 => \n_0_sig_addr_cntr_lsh_kh_reg[23]\,
      O => \^in\(23)
    );
\INFERRED_GEN.data_reg[3][28]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(8),
      I1 => \^p_17_out\(0),
      I2 => \n_0_sig_addr_cntr_lsh_kh_reg[24]\,
      O => \^in\(24)
    );
\INFERRED_GEN.data_reg[3][29]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(9),
      I1 => \^p_17_out\(0),
      I2 => \n_0_sig_addr_cntr_lsh_kh_reg[25]\,
      O => \^in\(25)
    );
\INFERRED_GEN.data_reg[3][30]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(10),
      I1 => \^p_17_out\(0),
      I2 => \n_0_sig_addr_cntr_lsh_kh_reg[26]\,
      O => \^in\(26)
    );
\INFERRED_GEN.data_reg[3][31]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(11),
      I1 => \^p_17_out\(0),
      I2 => \n_0_sig_addr_cntr_lsh_kh_reg[27]\,
      O => \^in\(27)
    );
\INFERRED_GEN.data_reg[3][32]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(12),
      I1 => \^p_17_out\(0),
      I2 => \n_0_sig_addr_cntr_lsh_kh_reg[28]\,
      O => \^in\(28)
    );
\INFERRED_GEN.data_reg[3][33]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(13),
      I1 => \^p_17_out\(0),
      I2 => \n_0_sig_addr_cntr_lsh_kh_reg[29]\,
      O => \^in\(29)
    );
\INFERRED_GEN.data_reg[3][34]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(14),
      I1 => \^p_17_out\(0),
      I2 => \n_0_sig_addr_cntr_lsh_kh_reg[30]\,
      O => \^in\(30)
    );
\INFERRED_GEN.data_reg[3][35]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(15),
      I1 => \^p_17_out\(0),
      I2 => \n_0_sig_addr_cntr_lsh_kh_reg[31]\,
      O => \^in\(31)
    );
\INFERRED_GEN.data_reg[3][36]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[2]\,
      I1 => \n_0_sig_adjusted_addr_incr_ireg2_reg[0]\,
      I2 => \n_0_sig_adjusted_addr_incr_ireg2_reg[1]\,
      O => \^in\(32)
    );
\INFERRED_GEN.data_reg[3][37]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[3]\,
      I1 => \n_0_sig_adjusted_addr_incr_ireg2_reg[2]\,
      I2 => \n_0_sig_adjusted_addr_incr_ireg2_reg[1]\,
      I3 => \n_0_sig_adjusted_addr_incr_ireg2_reg[0]\,
      O => \^in\(33)
    );
\INFERRED_GEN.data_reg[3][38]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[4]\,
      I1 => \n_0_sig_adjusted_addr_incr_ireg2_reg[3]\,
      I2 => \n_0_sig_adjusted_addr_incr_ireg2_reg[0]\,
      I3 => \n_0_sig_adjusted_addr_incr_ireg2_reg[1]\,
      I4 => \n_0_sig_adjusted_addr_incr_ireg2_reg[2]\,
      O => \^in\(34)
    );
\INFERRED_GEN.data_reg[3][39]_srl4_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[5]\,
      I1 => \n_0_sig_adjusted_addr_incr_ireg2_reg[4]\,
      I2 => \n_0_sig_adjusted_addr_incr_ireg2_reg[2]\,
      I3 => \n_0_sig_adjusted_addr_incr_ireg2_reg[1]\,
      I4 => \n_0_sig_adjusted_addr_incr_ireg2_reg[0]\,
      I5 => \n_0_sig_adjusted_addr_incr_ireg2_reg[3]\,
      O => \^in\(35)
    );
\INFERRED_GEN.data_reg[3][4]_srl4_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => \^p_17_out\(0),
      I2 => \n_0_sig_addr_cntr_lsh_kh_reg[0]\,
      O => \^in\(0)
    );
\INFERRED_GEN.data_reg[3][5]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => \^p_17_out\(0),
      I2 => \n_0_sig_addr_cntr_lsh_kh_reg[1]\,
      O => \^in\(1)
    );
\INFERRED_GEN.data_reg[3][6]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => \^p_17_out\(0),
      I2 => \n_0_sig_addr_cntr_lsh_kh_reg[2]\,
      O => \^in\(2)
    );
\INFERRED_GEN.data_reg[3][7]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => \^p_17_out\(0),
      I2 => \n_0_sig_addr_cntr_lsh_kh_reg[3]\,
      O => \^in\(3)
    );
\INFERRED_GEN.data_reg[3][8]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(4),
      I1 => \^p_17_out\(0),
      I2 => \n_0_sig_addr_cntr_lsh_kh_reg[4]\,
      O => \^in\(4)
    );
\INFERRED_GEN.data_reg[3][9]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => \^p_17_out\(0),
      I2 => \n_0_sig_addr_cntr_lsh_kh_reg[5]\,
      O => \^in\(5)
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => \^sig_calc_error_pushed\,
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^o1\,
      I3 => \^sig_input_reg_empty\,
      O => O3
    );
\sig_addr_aligned_ireg1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C0A"
    )
    port map (
      I0 => n_0_sig_addr_aligned_ireg1_reg,
      I1 => \n_0_sig_bytes_to_mbaa_ireg1[6]_i_1__0\,
      I2 => \^sig_mmap_reset_reg\,
      I3 => sig_sm_ld_calc1_reg,
      O => \n_0_sig_addr_aligned_ireg1_i_1__0\
    );
sig_addr_aligned_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_addr_aligned_ireg1_i_1__0\,
      Q => n_0_sig_addr_aligned_ireg1_reg,
      R => '0'
    );
\sig_addr_cntr_im0_msh[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
    port map (
      I0 => sig_push_input_reg12_out,
      I1 => sig_predict_addr_lsh_ireg3(15),
      I2 => p_1_in,
      I3 => \n_0_sig_first_xfer_im0_i_2__0\,
      O => \n_0_sig_addr_cntr_im0_msh[0]_i_1__0\
    );
\sig_addr_cntr_im0_msh[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555D555555515555"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(0),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^o1\,
      I3 => \^o2\,
      I4 => \^sig_input_reg_empty\,
      I5 => Q(41),
      O => \n_0_sig_addr_cntr_im0_msh[0]_i_3__0\
    );
\sig_addr_cntr_im0_msh[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(51),
      I1 => \^o2\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => sig_addr_cntr_im0_msh_reg(10),
      O => \n_0_sig_addr_cntr_im0_msh[10]_i_2__0\
    );
\sig_addr_cntr_im0_msh[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(52),
      I1 => \^o2\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => sig_addr_cntr_im0_msh_reg(11),
      O => \n_0_sig_addr_cntr_im0_msh[11]_i_2__0\
    );
\sig_addr_cntr_im0_msh[12]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(53),
      I1 => \^o2\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => sig_addr_cntr_im0_msh_reg(12),
      O => \n_0_sig_addr_cntr_im0_msh[12]_i_2__0\
    );
\sig_addr_cntr_im0_msh[13]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(54),
      I1 => \^o2\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => sig_addr_cntr_im0_msh_reg(13),
      O => \n_0_sig_addr_cntr_im0_msh[13]_i_2__0\
    );
\sig_addr_cntr_im0_msh[14]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(55),
      I1 => \^o2\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => sig_addr_cntr_im0_msh_reg(14),
      O => \n_0_sig_addr_cntr_im0_msh[14]_i_2__0\
    );
\sig_addr_cntr_im0_msh[15]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(56),
      I1 => \^o2\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => sig_addr_cntr_im0_msh_reg(15),
      O => \n_0_sig_addr_cntr_im0_msh[15]_i_2__0\
    );
\sig_addr_cntr_im0_msh[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(42),
      I1 => \^o2\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => sig_addr_cntr_im0_msh_reg(1),
      O => \n_0_sig_addr_cntr_im0_msh[1]_i_2__0\
    );
\sig_addr_cntr_im0_msh[1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(41),
      I1 => \^o2\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => sig_addr_cntr_im0_msh_reg(0),
      O => \n_0_sig_addr_cntr_im0_msh[1]_i_4__0\
    );
\sig_addr_cntr_im0_msh[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(43),
      I1 => \^o2\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => sig_addr_cntr_im0_msh_reg(2),
      O => \n_0_sig_addr_cntr_im0_msh[2]_i_2__0\
    );
\sig_addr_cntr_im0_msh[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(44),
      I1 => \^o2\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => sig_addr_cntr_im0_msh_reg(3),
      O => \n_0_sig_addr_cntr_im0_msh[3]_i_2__0\
    );
\sig_addr_cntr_im0_msh[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(45),
      I1 => \^o2\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => sig_addr_cntr_im0_msh_reg(4),
      O => \n_0_sig_addr_cntr_im0_msh[4]_i_2__0\
    );
\sig_addr_cntr_im0_msh[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(46),
      I1 => \^o2\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => sig_addr_cntr_im0_msh_reg(5),
      O => \n_0_sig_addr_cntr_im0_msh[5]_i_2__0\
    );
\sig_addr_cntr_im0_msh[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(47),
      I1 => \^o2\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => sig_addr_cntr_im0_msh_reg(6),
      O => \n_0_sig_addr_cntr_im0_msh[6]_i_2__0\
    );
\sig_addr_cntr_im0_msh[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(48),
      I1 => \^o2\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => sig_addr_cntr_im0_msh_reg(7),
      O => \n_0_sig_addr_cntr_im0_msh[7]_i_2__0\
    );
\sig_addr_cntr_im0_msh[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(49),
      I1 => \^o2\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => sig_addr_cntr_im0_msh_reg(8),
      O => \n_0_sig_addr_cntr_im0_msh[8]_i_2__0\
    );
\sig_addr_cntr_im0_msh[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(50),
      I1 => \^o2\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => sig_addr_cntr_im0_msh_reg(9),
      O => \n_0_sig_addr_cntr_im0_msh[9]_i_2__0\
    );
\sig_addr_cntr_im0_msh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1__0\,
      D => \n_0_sig_addr_cntr_im0_msh_reg[0]_i_2__0\,
      Q => sig_addr_cntr_im0_msh_reg(0),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1__0\,
      D => \n_0_sig_addr_cntr_im0_msh_reg[10]_i_1__0\,
      Q => sig_addr_cntr_im0_msh_reg(10),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1__0\,
      D => \n_0_sig_addr_cntr_im0_msh_reg[11]_i_1__0\,
      Q => sig_addr_cntr_im0_msh_reg(11),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1__0\,
      D => \n_0_sig_addr_cntr_im0_msh_reg[12]_i_1__0\,
      Q => sig_addr_cntr_im0_msh_reg(12),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1__0\,
      D => \n_0_sig_addr_cntr_im0_msh_reg[13]_i_1__0\,
      Q => sig_addr_cntr_im0_msh_reg(13),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[13]_i_3__0_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_addr_cntr_im0_msh_reg[12]_i_3__0\,
      CO(3 downto 2) => \NLW_sig_addr_cntr_im0_msh_reg[13]_i_3__0_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_0_sig_addr_cntr_im0_msh_reg[14]_i_3__0\,
      CO(0) => \n_0_sig_addr_cntr_im0_msh_reg[13]_i_3__0\,
      CYINIT => '0',
      DI(3) => \NLW_sig_addr_cntr_im0_msh_reg[13]_i_3__0_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_0_sig_addr_cntr_im0_msh_reg[15]_i_1__0\,
      O(2) => \n_0_sig_addr_cntr_im0_msh_reg[14]_i_1__0\,
      O(1) => \n_0_sig_addr_cntr_im0_msh_reg[13]_i_1__0\,
      O(0) => \n_0_sig_addr_cntr_im0_msh_reg[12]_i_1__0\,
      S(3) => \n_0_sig_addr_cntr_im0_msh[15]_i_2__0\,
      S(2) => \n_0_sig_addr_cntr_im0_msh[14]_i_2__0\,
      S(1) => \n_0_sig_addr_cntr_im0_msh[13]_i_2__0\,
      S(0) => \n_0_sig_addr_cntr_im0_msh[12]_i_2__0\
    );
\sig_addr_cntr_im0_msh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1__0\,
      D => \n_0_sig_addr_cntr_im0_msh_reg[14]_i_1__0\,
      Q => sig_addr_cntr_im0_msh_reg(14),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1__0\,
      D => \n_0_sig_addr_cntr_im0_msh_reg[15]_i_1__0\,
      Q => sig_addr_cntr_im0_msh_reg(15),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1__0\,
      D => \n_0_sig_addr_cntr_im0_msh_reg[1]_i_1__0\,
      Q => sig_addr_cntr_im0_msh_reg(1),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[1]_i_3__0_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_sig_addr_cntr_im0_msh_reg[4]_i_3__0\,
      CO(2) => \n_0_sig_addr_cntr_im0_msh_reg[3]_i_3__0\,
      CO(1) => \n_0_sig_addr_cntr_im0_msh_reg[2]_i_3__0\,
      CO(0) => \n_0_sig_addr_cntr_im0_msh_reg[1]_i_3__0\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => \n_0_sig_addr_cntr_im0_msh[1]_i_4__0\,
      O(3) => \n_0_sig_addr_cntr_im0_msh_reg[3]_i_1__0\,
      O(2) => \n_0_sig_addr_cntr_im0_msh_reg[2]_i_1__0\,
      O(1) => \n_0_sig_addr_cntr_im0_msh_reg[1]_i_1__0\,
      O(0) => \n_0_sig_addr_cntr_im0_msh_reg[0]_i_2__0\,
      S(3) => \n_0_sig_addr_cntr_im0_msh[3]_i_2__0\,
      S(2) => \n_0_sig_addr_cntr_im0_msh[2]_i_2__0\,
      S(1) => \n_0_sig_addr_cntr_im0_msh[1]_i_2__0\,
      S(0) => \n_0_sig_addr_cntr_im0_msh[0]_i_3__0\
    );
\sig_addr_cntr_im0_msh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1__0\,
      D => \n_0_sig_addr_cntr_im0_msh_reg[2]_i_1__0\,
      Q => sig_addr_cntr_im0_msh_reg(2),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1__0\,
      D => \n_0_sig_addr_cntr_im0_msh_reg[3]_i_1__0\,
      Q => sig_addr_cntr_im0_msh_reg(3),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1__0\,
      D => \n_0_sig_addr_cntr_im0_msh_reg[4]_i_1__0\,
      Q => sig_addr_cntr_im0_msh_reg(4),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1__0\,
      D => \n_0_sig_addr_cntr_im0_msh_reg[5]_i_1__0\,
      Q => sig_addr_cntr_im0_msh_reg(5),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[5]_i_3__0_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_addr_cntr_im0_msh_reg[4]_i_3__0\,
      CO(3) => \n_0_sig_addr_cntr_im0_msh_reg[8]_i_3__0\,
      CO(2) => \n_0_sig_addr_cntr_im0_msh_reg[7]_i_3__0\,
      CO(1) => \n_0_sig_addr_cntr_im0_msh_reg[6]_i_3__0\,
      CO(0) => \n_0_sig_addr_cntr_im0_msh_reg[5]_i_3__0\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_0_sig_addr_cntr_im0_msh_reg[7]_i_1__0\,
      O(2) => \n_0_sig_addr_cntr_im0_msh_reg[6]_i_1__0\,
      O(1) => \n_0_sig_addr_cntr_im0_msh_reg[5]_i_1__0\,
      O(0) => \n_0_sig_addr_cntr_im0_msh_reg[4]_i_1__0\,
      S(3) => \n_0_sig_addr_cntr_im0_msh[7]_i_2__0\,
      S(2) => \n_0_sig_addr_cntr_im0_msh[6]_i_2__0\,
      S(1) => \n_0_sig_addr_cntr_im0_msh[5]_i_2__0\,
      S(0) => \n_0_sig_addr_cntr_im0_msh[4]_i_2__0\
    );
\sig_addr_cntr_im0_msh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1__0\,
      D => \n_0_sig_addr_cntr_im0_msh_reg[6]_i_1__0\,
      Q => sig_addr_cntr_im0_msh_reg(6),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1__0\,
      D => \n_0_sig_addr_cntr_im0_msh_reg[7]_i_1__0\,
      Q => sig_addr_cntr_im0_msh_reg(7),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1__0\,
      D => \n_0_sig_addr_cntr_im0_msh_reg[8]_i_1__0\,
      Q => sig_addr_cntr_im0_msh_reg(8),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1__0\,
      D => \n_0_sig_addr_cntr_im0_msh_reg[9]_i_1__0\,
      Q => sig_addr_cntr_im0_msh_reg(9),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[9]_i_3__0_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_addr_cntr_im0_msh_reg[8]_i_3__0\,
      CO(3) => \n_0_sig_addr_cntr_im0_msh_reg[12]_i_3__0\,
      CO(2) => \n_0_sig_addr_cntr_im0_msh_reg[11]_i_3__0\,
      CO(1) => \n_0_sig_addr_cntr_im0_msh_reg[10]_i_3__0\,
      CO(0) => \n_0_sig_addr_cntr_im0_msh_reg[9]_i_3__0\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_0_sig_addr_cntr_im0_msh_reg[11]_i_1__0\,
      O(2) => \n_0_sig_addr_cntr_im0_msh_reg[10]_i_1__0\,
      O(1) => \n_0_sig_addr_cntr_im0_msh_reg[9]_i_1__0\,
      O(0) => \n_0_sig_addr_cntr_im0_msh_reg[8]_i_1__0\,
      S(3) => \n_0_sig_addr_cntr_im0_msh[11]_i_2__0\,
      S(2) => \n_0_sig_addr_cntr_im0_msh[10]_i_2__0\,
      S(1) => \n_0_sig_addr_cntr_im0_msh[9]_i_2__0\,
      S(0) => \n_0_sig_addr_cntr_im0_msh[8]_i_2__0\
    );
\sig_addr_cntr_incr_ireg2[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D888"
    )
    port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => \n_0_sig_btt_cntr_im0_reg[0]\,
      I2 => \n_0_sig_bytes_to_mbaa_ireg1_reg[0]\,
      I3 => sig_first_xfer_im0,
      O => \n_0_sig_addr_cntr_incr_ireg2[0]_i_1__0\
    );
\sig_addr_cntr_incr_ireg2[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D888"
    )
    port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => \n_0_sig_btt_cntr_im0_reg[1]\,
      I2 => \n_0_sig_bytes_to_mbaa_ireg1_reg[1]\,
      I3 => sig_first_xfer_im0,
      O => \n_0_sig_addr_cntr_incr_ireg2[1]_i_1__0\
    );
\sig_addr_cntr_incr_ireg2[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F088"
    )
    port map (
      I0 => sig_first_xfer_im0,
      I1 => \n_0_sig_bytes_to_mbaa_ireg1_reg[2]\,
      I2 => \n_0_sig_btt_cntr_im0_reg[2]\,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \n_0_sig_addr_cntr_incr_ireg2[2]_i_1__0\
    );
\sig_addr_cntr_incr_ireg2[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[3]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1_reg[3]\,
      O => \n_0_sig_addr_cntr_incr_ireg2[3]_i_1__0\
    );
\sig_addr_cntr_incr_ireg2[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[4]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1_reg[4]\,
      O => \n_0_sig_addr_cntr_incr_ireg2[4]_i_1__0\
    );
\sig_addr_cntr_incr_ireg2[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[5]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1_reg[5]\,
      O => \n_0_sig_addr_cntr_incr_ireg2[5]_i_1__0\
    );
\sig_addr_cntr_incr_ireg2[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
    port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => \n_0_sig_bytes_to_mbaa_ireg1_reg[6]\,
      I2 => sig_first_xfer_im0,
      O => \n_0_sig_addr_cntr_incr_ireg2[6]_i_1__0\
    );
\sig_addr_cntr_incr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[0]_i_1__0\,
      Q => \n_0_sig_addr_cntr_incr_ireg2_reg[0]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => '0',
      Q => \n_0_sig_addr_cntr_incr_ireg2_reg[10]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => '0',
      Q => \n_0_sig_addr_cntr_incr_ireg2_reg[11]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => '0',
      Q => \n_0_sig_addr_cntr_incr_ireg2_reg[12]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => '0',
      Q => \n_0_sig_addr_cntr_incr_ireg2_reg[13]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => '0',
      Q => \n_0_sig_addr_cntr_incr_ireg2_reg[14]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => '0',
      Q => \n_0_sig_addr_cntr_incr_ireg2_reg[15]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[1]_i_1__0\,
      Q => \n_0_sig_addr_cntr_incr_ireg2_reg[1]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[2]_i_1__0\,
      Q => \n_0_sig_addr_cntr_incr_ireg2_reg[2]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[3]_i_1__0\,
      Q => \n_0_sig_addr_cntr_incr_ireg2_reg[3]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[4]_i_1__0\,
      Q => \n_0_sig_addr_cntr_incr_ireg2_reg[4]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[5]_i_1__0\,
      Q => \n_0_sig_addr_cntr_incr_ireg2_reg[5]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[6]_i_1__0\,
      Q => \n_0_sig_addr_cntr_incr_ireg2_reg[6]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => '0',
      Q => \n_0_sig_addr_cntr_incr_ireg2_reg[7]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => '0',
      Q => \n_0_sig_addr_cntr_incr_ireg2_reg[8]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => '0',
      Q => \n_0_sig_addr_cntr_incr_ireg2_reg[9]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(25),
      I1 => \^o2\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[0]\,
      O => \n_0_sig_addr_cntr_lsh_im0[0]_i_1__0\
    );
\sig_addr_cntr_lsh_im0[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(35),
      I1 => \^o2\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[10]\,
      O => \n_0_sig_addr_cntr_lsh_im0[10]_i_1__0\
    );
\sig_addr_cntr_lsh_im0[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(36),
      I1 => \^o2\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[11]\,
      O => \n_0_sig_addr_cntr_lsh_im0[11]_i_1__0\
    );
\sig_addr_cntr_lsh_im0[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(37),
      I1 => \^o2\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[12]\,
      O => \n_0_sig_addr_cntr_lsh_im0[12]_i_1__0\
    );
\sig_addr_cntr_lsh_im0[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(38),
      I1 => \^o2\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[13]\,
      O => \n_0_sig_addr_cntr_lsh_im0[13]_i_1__0\
    );
\sig_addr_cntr_lsh_im0[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(39),
      I1 => \^o2\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[14]\,
      O => \n_0_sig_addr_cntr_lsh_im0[14]_i_1__0\
    );
\sig_addr_cntr_lsh_im0[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0040"
    )
    port map (
      I0 => \^o1\,
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^o2\,
      I4 => \n_0_sig_first_xfer_im0_i_2__0\,
      O => \n_0_sig_addr_cntr_lsh_im0[15]_i_1__0\
    );
\sig_addr_cntr_lsh_im0[15]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(40),
      I1 => \^o2\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => sig_predict_addr_lsh_ireg3(15),
      O => \n_0_sig_addr_cntr_lsh_im0[15]_i_2__0\
    );
\sig_addr_cntr_lsh_im0[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(26),
      I1 => \^o2\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[1]\,
      O => \n_0_sig_addr_cntr_lsh_im0[1]_i_1__0\
    );
\sig_addr_cntr_lsh_im0[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(27),
      I1 => \^o2\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[2]\,
      O => \n_0_sig_addr_cntr_lsh_im0[2]_i_1__0\
    );
\sig_addr_cntr_lsh_im0[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(28),
      I1 => \^o2\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[3]\,
      O => \n_0_sig_addr_cntr_lsh_im0[3]_i_1__0\
    );
\sig_addr_cntr_lsh_im0[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(29),
      I1 => \^o2\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[4]\,
      O => \n_0_sig_addr_cntr_lsh_im0[4]_i_1__0\
    );
\sig_addr_cntr_lsh_im0[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(30),
      I1 => \^o2\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[5]\,
      O => \n_0_sig_addr_cntr_lsh_im0[5]_i_1__0\
    );
\sig_addr_cntr_lsh_im0[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(31),
      I1 => \^o2\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[6]\,
      O => \n_0_sig_addr_cntr_lsh_im0[6]_i_1__0\
    );
\sig_addr_cntr_lsh_im0[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(32),
      I1 => \^o2\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[7]\,
      O => \n_0_sig_addr_cntr_lsh_im0[7]_i_1__0\
    );
\sig_addr_cntr_lsh_im0[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(33),
      I1 => \^o2\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[8]\,
      O => \n_0_sig_addr_cntr_lsh_im0[8]_i_1__0\
    );
\sig_addr_cntr_lsh_im0[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(34),
      I1 => \^o2\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => \n_0_sig_predict_addr_lsh_ireg3_reg[9]\,
      O => \n_0_sig_addr_cntr_lsh_im0[9]_i_1__0\
    );
\sig_addr_cntr_lsh_im0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1__0\,
      D => \n_0_sig_addr_cntr_lsh_im0[0]_i_1__0\,
      Q => sig_mbaa_addr_cntr_slice_im0(0),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1__0\,
      D => \n_0_sig_addr_cntr_lsh_im0[10]_i_1__0\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[10]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1__0\,
      D => \n_0_sig_addr_cntr_lsh_im0[11]_i_1__0\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[11]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1__0\,
      D => \n_0_sig_addr_cntr_lsh_im0[12]_i_1__0\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[12]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1__0\,
      D => \n_0_sig_addr_cntr_lsh_im0[13]_i_1__0\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[13]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1__0\,
      D => \n_0_sig_addr_cntr_lsh_im0[14]_i_1__0\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[14]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1__0\,
      D => \n_0_sig_addr_cntr_lsh_im0[15]_i_2__0\,
      Q => p_1_in,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1__0\,
      D => \n_0_sig_addr_cntr_lsh_im0[1]_i_1__0\,
      Q => sig_mbaa_addr_cntr_slice_im0(1),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1__0\,
      D => \n_0_sig_addr_cntr_lsh_im0[2]_i_1__0\,
      Q => sig_mbaa_addr_cntr_slice_im0(2),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1__0\,
      D => \n_0_sig_addr_cntr_lsh_im0[3]_i_1__0\,
      Q => sig_mbaa_addr_cntr_slice_im0(3),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1__0\,
      D => \n_0_sig_addr_cntr_lsh_im0[4]_i_1__0\,
      Q => sig_mbaa_addr_cntr_slice_im0(4),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1__0\,
      D => \n_0_sig_addr_cntr_lsh_im0[5]_i_1__0\,
      Q => sig_mbaa_addr_cntr_slice_im0(5),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1__0\,
      D => \n_0_sig_addr_cntr_lsh_im0[6]_i_1__0\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[6]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1__0\,
      D => \n_0_sig_addr_cntr_lsh_im0[7]_i_1__0\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[7]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1__0\,
      D => \n_0_sig_addr_cntr_lsh_im0[8]_i_1__0\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[8]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1__0\,
      D => \n_0_sig_addr_cntr_lsh_im0[9]_i_1__0\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[9]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(25),
      Q => \n_0_sig_addr_cntr_lsh_kh_reg[0]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(35),
      Q => \n_0_sig_addr_cntr_lsh_kh_reg[10]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(36),
      Q => \n_0_sig_addr_cntr_lsh_kh_reg[11]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(37),
      Q => \n_0_sig_addr_cntr_lsh_kh_reg[12]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(38),
      Q => \n_0_sig_addr_cntr_lsh_kh_reg[13]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(39),
      Q => \n_0_sig_addr_cntr_lsh_kh_reg[14]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(40),
      Q => \n_0_sig_addr_cntr_lsh_kh_reg[15]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(41),
      Q => \n_0_sig_addr_cntr_lsh_kh_reg[16]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(42),
      Q => \n_0_sig_addr_cntr_lsh_kh_reg[17]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(43),
      Q => \n_0_sig_addr_cntr_lsh_kh_reg[18]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(44),
      Q => \n_0_sig_addr_cntr_lsh_kh_reg[19]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(26),
      Q => \n_0_sig_addr_cntr_lsh_kh_reg[1]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(45),
      Q => \n_0_sig_addr_cntr_lsh_kh_reg[20]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(46),
      Q => \n_0_sig_addr_cntr_lsh_kh_reg[21]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(47),
      Q => \n_0_sig_addr_cntr_lsh_kh_reg[22]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(48),
      Q => \n_0_sig_addr_cntr_lsh_kh_reg[23]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(49),
      Q => \n_0_sig_addr_cntr_lsh_kh_reg[24]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(50),
      Q => \n_0_sig_addr_cntr_lsh_kh_reg[25]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(51),
      Q => \n_0_sig_addr_cntr_lsh_kh_reg[26]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(52),
      Q => \n_0_sig_addr_cntr_lsh_kh_reg[27]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(53),
      Q => \n_0_sig_addr_cntr_lsh_kh_reg[28]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(54),
      Q => \n_0_sig_addr_cntr_lsh_kh_reg[29]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(27),
      Q => \n_0_sig_addr_cntr_lsh_kh_reg[2]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(55),
      Q => \n_0_sig_addr_cntr_lsh_kh_reg[30]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(56),
      Q => \n_0_sig_addr_cntr_lsh_kh_reg[31]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(28),
      Q => \n_0_sig_addr_cntr_lsh_kh_reg[3]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(29),
      Q => \n_0_sig_addr_cntr_lsh_kh_reg[4]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(30),
      Q => \n_0_sig_addr_cntr_lsh_kh_reg[5]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(31),
      Q => \n_0_sig_addr_cntr_lsh_kh_reg[6]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(32),
      Q => \n_0_sig_addr_cntr_lsh_kh_reg[7]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(33),
      Q => \n_0_sig_addr_cntr_lsh_kh_reg[8]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(34),
      Q => \n_0_sig_addr_cntr_lsh_kh_reg[9]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"596A6A6A"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => \n_0_sig_btt_cntr_im0_reg[0]\,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1_reg[0]\,
      I4 => sig_first_xfer_im0,
      O => \n_0_sig_adjusted_addr_incr_ireg2[0]_i_1__0\
    );
\sig_adjusted_addr_incr_ireg2[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55AA6A6AAA559595"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2[1]_i_2__0\,
      I1 => sig_first_xfer_im0,
      I2 => \n_0_sig_bytes_to_mbaa_ireg1_reg[1]\,
      I3 => \n_0_sig_btt_cntr_im0_reg[1]\,
      I4 => sig_btt_lt_b2mbaa_ireg1,
      I5 => sig_mbaa_addr_cntr_slice_im0(1),
      O => \n_0_sig_adjusted_addr_incr_ireg2[1]_i_1__0\
    );
\sig_adjusted_addr_incr_ireg2[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2777FFFF"
    )
    port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => \n_0_sig_btt_cntr_im0_reg[0]\,
      I2 => \n_0_sig_bytes_to_mbaa_ireg1_reg[0]\,
      I3 => sig_first_xfer_im0,
      I4 => sig_mbaa_addr_cntr_slice_im0(0),
      O => \n_0_sig_adjusted_addr_incr_ireg2[1]_i_2__0\
    );
\sig_adjusted_addr_incr_ireg2[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D8882777"
    )
    port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => \n_0_sig_btt_cntr_im0_reg[2]\,
      I2 => \n_0_sig_bytes_to_mbaa_ireg1_reg[2]\,
      I3 => sig_first_xfer_im0,
      I4 => \n_0_sig_adjusted_addr_incr_ireg2[2]_i_2__0\,
      O => \n_0_sig_adjusted_addr_incr_ireg2[2]_i_1__0\
    );
\sig_adjusted_addr_incr_ireg2[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"082A2A2AAEBFBFBF"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2[1]_i_2__0\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => \n_0_sig_btt_cntr_im0_reg[1]\,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1_reg[1]\,
      I4 => sig_first_xfer_im0,
      I5 => sig_mbaa_addr_cntr_slice_im0(1),
      O => \n_0_sig_adjusted_addr_incr_ireg2[2]_i_2__0\
    );
\sig_adjusted_addr_incr_ireg2[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A959595"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2[3]_i_2__0\,
      I1 => \n_0_sig_btt_cntr_im0_reg[3]\,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => sig_first_xfer_im0,
      I4 => \n_0_sig_bytes_to_mbaa_ireg1_reg[3]\,
      O => \n_0_sig_adjusted_addr_incr_ireg2[3]_i_1__0\
    );
\sig_adjusted_addr_incr_ireg2[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEBFBFBF"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2[2]_i_2__0\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => \n_0_sig_btt_cntr_im0_reg[2]\,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1_reg[2]\,
      I4 => sig_first_xfer_im0,
      O => \n_0_sig_adjusted_addr_incr_ireg2[3]_i_2__0\
    );
\sig_adjusted_addr_incr_ireg2[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F7F808"
    )
    port map (
      I0 => \n_0_sig_bytes_to_mbaa_ireg1_reg[4]\,
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \n_0_sig_btt_cntr_im0_reg[4]\,
      I4 => \n_0_sig_adjusted_addr_incr_ireg2[5]_i_2__0\,
      O => \n_0_sig_adjusted_addr_incr_ireg2[4]_i_1__0\
    );
\sig_adjusted_addr_incr_ireg2[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F7F808F808F808"
    )
    port map (
      I0 => \n_0_sig_bytes_to_mbaa_ireg1_reg[5]\,
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \n_0_sig_btt_cntr_im0_reg[5]\,
      I4 => \n_0_sig_adjusted_addr_incr_ireg2[5]_i_2__0\,
      I5 => \n_0_sig_addr_cntr_incr_ireg2[4]_i_1__0\,
      O => \n_0_sig_adjusted_addr_incr_ireg2[5]_i_1__0\
    );
\sig_adjusted_addr_incr_ireg2[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
    port map (
      I0 => \n_0_sig_bytes_to_mbaa_ireg1_reg[3]\,
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \n_0_sig_btt_cntr_im0_reg[3]\,
      I4 => \n_0_sig_adjusted_addr_incr_ireg2[3]_i_2__0\,
      O => \n_0_sig_adjusted_addr_incr_ireg2[5]_i_2__0\
    );
\sig_adjusted_addr_incr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_adjusted_addr_incr_ireg2[0]_i_1__0\,
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[0]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_adjusted_addr_incr_ireg2[1]_i_1__0\,
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[1]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_adjusted_addr_incr_ireg2[2]_i_1__0\,
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[2]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_adjusted_addr_incr_ireg2[3]_i_1__0\,
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[3]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_adjusted_addr_incr_ireg2[4]_i_1__0\,
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[4]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_adjusted_addr_incr_ireg2[5]_i_1__0\,
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[5]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_brst_cnt_eq_one_ireg1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222F2220"
    )
    port map (
      I0 => \n_0_sig_brst_cnt_eq_zero_ireg1_i_2__0\,
      I1 => \n_0_sig_brst_cnt_eq_one_ireg1_i_2__0\,
      I2 => \^sig_mmap_reset_reg\,
      I3 => sig_sm_ld_calc1_reg,
      I4 => n_0_sig_brst_cnt_eq_one_ireg1_reg,
      O => \n_0_sig_brst_cnt_eq_one_ireg1_i_1__0\
    );
\sig_brst_cnt_eq_one_ireg1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[16]\,
      I1 => \n_0_sig_btt_cntr_im0_reg[15]\,
      I2 => \^sig_mmap_reset_reg\,
      I3 => \n_0_sig_btt_cntr_im0_reg[6]\,
      I4 => \n_0_sig_btt_cntr_im0_reg[9]\,
      I5 => \n_0_sig_btt_cntr_im0_reg[21]\,
      O => \n_0_sig_brst_cnt_eq_one_ireg1_i_2__0\
    );
sig_brst_cnt_eq_one_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_brst_cnt_eq_one_ireg1_i_1__0\,
      Q => n_0_sig_brst_cnt_eq_one_ireg1_reg,
      R => '0'
    );
\sig_brst_cnt_eq_zero_ireg1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
    port map (
      I0 => \n_0_sig_brst_cnt_eq_zero_ireg1_i_2__0\,
      I1 => \n_0_sig_btt_cntr_im0_reg[6]\,
      I2 => \n_0_sig_btt_cntr_im0_reg[16]\,
      I3 => \n_0_sig_btt_cntr_im0_reg[15]\,
      I4 => \n_0_sig_btt_cntr_im0_reg[9]\,
      I5 => \n_0_sig_btt_cntr_im0_reg[21]\,
      O => sig_brst_cnt_eq_zero_im0
    );
\sig_brst_cnt_eq_zero_ireg1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_sig_brst_cnt_eq_zero_ireg1_i_3__0\,
      I1 => \n_0_sig_brst_cnt_eq_zero_ireg1_i_4__0\,
      O => \n_0_sig_brst_cnt_eq_zero_ireg1_i_2__0\
    );
\sig_brst_cnt_eq_zero_ireg1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[20]\,
      I1 => \n_0_sig_btt_cntr_im0_reg[19]\,
      I2 => \n_0_sig_btt_cntr_im0_reg[10]\,
      I3 => \n_0_sig_btt_cntr_im0_reg[17]\,
      I4 => \n_0_sig_btt_cntr_im0_reg[11]\,
      I5 => \n_0_sig_btt_cntr_im0_reg[12]\,
      O => \n_0_sig_brst_cnt_eq_zero_ireg1_i_3__0\
    );
\sig_brst_cnt_eq_zero_ireg1_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[14]\,
      I1 => \n_0_sig_btt_cntr_im0_reg[13]\,
      I2 => \n_0_sig_btt_cntr_im0_reg[18]\,
      I3 => \n_0_sig_btt_cntr_im0_reg[22]\,
      I4 => \n_0_sig_btt_cntr_im0_reg[7]\,
      I5 => \n_0_sig_btt_cntr_im0_reg[8]\,
      O => \n_0_sig_brst_cnt_eq_zero_ireg1_i_4__0\
    );
sig_brst_cnt_eq_zero_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_brst_cnt_eq_zero_im0,
      Q => sig_brst_cnt_eq_zero_ireg1,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(0),
      I1 => \^o2\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => \n_7_sig_btt_cntr_im0_reg[3]_i_2\,
      O => \n_0_sig_btt_cntr_im0[0]_i_1__0\
    );
\sig_btt_cntr_im0[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(10),
      I1 => \^o2\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => \n_5_sig_btt_cntr_im0_reg[11]_i_2\,
      O => \n_0_sig_btt_cntr_im0[10]_i_1__0\
    );
\sig_btt_cntr_im0[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(11),
      I1 => \^o2\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => \n_4_sig_btt_cntr_im0_reg[11]_i_2\,
      O => \n_0_sig_btt_cntr_im0[11]_i_1__0\
    );
\sig_btt_cntr_im0[11]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[11]\,
      I1 => \n_0_sig_addr_cntr_incr_ireg2_reg[11]\,
      O => \n_0_sig_btt_cntr_im0[11]_i_3__0\
    );
\sig_btt_cntr_im0[11]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[10]\,
      I1 => \n_0_sig_addr_cntr_incr_ireg2_reg[10]\,
      O => \n_0_sig_btt_cntr_im0[11]_i_4__0\
    );
\sig_btt_cntr_im0[11]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[9]\,
      I1 => \n_0_sig_addr_cntr_incr_ireg2_reg[9]\,
      O => \n_0_sig_btt_cntr_im0[11]_i_5__0\
    );
\sig_btt_cntr_im0[11]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[8]\,
      I1 => \n_0_sig_addr_cntr_incr_ireg2_reg[8]\,
      O => \n_0_sig_btt_cntr_im0[11]_i_6__0\
    );
\sig_btt_cntr_im0[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(12),
      I1 => \^o2\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => \n_7_sig_btt_cntr_im0_reg[15]_i_2\,
      O => \n_0_sig_btt_cntr_im0[12]_i_1__0\
    );
\sig_btt_cntr_im0[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(13),
      I1 => \^o2\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => \n_6_sig_btt_cntr_im0_reg[15]_i_2\,
      O => \n_0_sig_btt_cntr_im0[13]_i_1__0\
    );
\sig_btt_cntr_im0[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(14),
      I1 => \^o2\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => \n_5_sig_btt_cntr_im0_reg[15]_i_2\,
      O => \n_0_sig_btt_cntr_im0[14]_i_1__0\
    );
\sig_btt_cntr_im0[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(15),
      I1 => \^o2\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => \n_4_sig_btt_cntr_im0_reg[15]_i_2\,
      O => \n_0_sig_btt_cntr_im0[15]_i_1__0\
    );
\sig_btt_cntr_im0[15]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[15]\,
      I1 => \n_0_sig_addr_cntr_incr_ireg2_reg[15]\,
      O => \n_0_sig_btt_cntr_im0[15]_i_3__0\
    );
\sig_btt_cntr_im0[15]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[14]\,
      I1 => \n_0_sig_addr_cntr_incr_ireg2_reg[14]\,
      O => \n_0_sig_btt_cntr_im0[15]_i_4__0\
    );
\sig_btt_cntr_im0[15]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[13]\,
      I1 => \n_0_sig_addr_cntr_incr_ireg2_reg[13]\,
      O => \n_0_sig_btt_cntr_im0[15]_i_5__0\
    );
\sig_btt_cntr_im0[15]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[12]\,
      I1 => \n_0_sig_addr_cntr_incr_ireg2_reg[12]\,
      O => \n_0_sig_btt_cntr_im0[15]_i_6__0\
    );
\sig_btt_cntr_im0[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(16),
      I1 => \^o2\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => \n_7_sig_btt_cntr_im0_reg[19]_i_2\,
      O => \n_0_sig_btt_cntr_im0[16]_i_1__0\
    );
\sig_btt_cntr_im0[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(17),
      I1 => \^o2\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => \n_6_sig_btt_cntr_im0_reg[19]_i_2\,
      O => \n_0_sig_btt_cntr_im0[17]_i_1__0\
    );
\sig_btt_cntr_im0[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(18),
      I1 => \^o2\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => \n_5_sig_btt_cntr_im0_reg[19]_i_2\,
      O => \n_0_sig_btt_cntr_im0[18]_i_1__0\
    );
\sig_btt_cntr_im0[19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(19),
      I1 => \^o2\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => \n_4_sig_btt_cntr_im0_reg[19]_i_2\,
      O => \n_0_sig_btt_cntr_im0[19]_i_1__0\
    );
\sig_btt_cntr_im0[19]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[19]\,
      O => \n_0_sig_btt_cntr_im0[19]_i_3__0\
    );
\sig_btt_cntr_im0[19]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[18]\,
      O => \n_0_sig_btt_cntr_im0[19]_i_4__0\
    );
\sig_btt_cntr_im0[19]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[17]\,
      O => \n_0_sig_btt_cntr_im0[19]_i_5__0\
    );
\sig_btt_cntr_im0[19]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[16]\,
      O => \n_0_sig_btt_cntr_im0[19]_i_6__0\
    );
\sig_btt_cntr_im0[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(1),
      I1 => \^o2\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => \n_6_sig_btt_cntr_im0_reg[3]_i_2\,
      O => \n_0_sig_btt_cntr_im0[1]_i_1__0\
    );
\sig_btt_cntr_im0[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(20),
      I1 => \^o2\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => \n_7_sig_btt_cntr_im0_reg[22]_i_3\,
      O => \n_0_sig_btt_cntr_im0[20]_i_1__0\
    );
\sig_btt_cntr_im0[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(21),
      I1 => \^o2\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => \n_6_sig_btt_cntr_im0_reg[22]_i_3\,
      O => \n_0_sig_btt_cntr_im0[21]_i_1__0\
    );
\sig_btt_cntr_im0[22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0040"
    )
    port map (
      I0 => \^o1\,
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^o2\,
      I4 => \n_0_sig_first_xfer_im0_i_2__0\,
      O => \n_0_sig_btt_cntr_im0[22]_i_1__0\
    );
\sig_btt_cntr_im0[22]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(22),
      I1 => \^o2\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => \n_5_sig_btt_cntr_im0_reg[22]_i_3\,
      O => \n_0_sig_btt_cntr_im0[22]_i_2__0\
    );
\sig_btt_cntr_im0[22]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[22]\,
      O => \n_0_sig_btt_cntr_im0[22]_i_4__0\
    );
\sig_btt_cntr_im0[22]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[21]\,
      O => \n_0_sig_btt_cntr_im0[22]_i_5__0\
    );
\sig_btt_cntr_im0[22]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[20]\,
      O => \n_0_sig_btt_cntr_im0[22]_i_6__0\
    );
\sig_btt_cntr_im0[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(2),
      I1 => \^o2\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => \n_5_sig_btt_cntr_im0_reg[3]_i_2\,
      O => \n_0_sig_btt_cntr_im0[2]_i_1__0\
    );
\sig_btt_cntr_im0[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(3),
      I1 => \^o2\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => \n_4_sig_btt_cntr_im0_reg[3]_i_2\,
      O => \n_0_sig_btt_cntr_im0[3]_i_1__0\
    );
\sig_btt_cntr_im0[3]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[3]\,
      I1 => \n_0_sig_addr_cntr_incr_ireg2_reg[3]\,
      O => \n_0_sig_btt_cntr_im0[3]_i_3__0\
    );
\sig_btt_cntr_im0[3]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[2]\,
      I1 => \n_0_sig_addr_cntr_incr_ireg2_reg[2]\,
      O => \n_0_sig_btt_cntr_im0[3]_i_4__0\
    );
\sig_btt_cntr_im0[3]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[1]\,
      I1 => \n_0_sig_addr_cntr_incr_ireg2_reg[1]\,
      O => \n_0_sig_btt_cntr_im0[3]_i_5__0\
    );
\sig_btt_cntr_im0[3]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[0]\,
      I1 => \n_0_sig_addr_cntr_incr_ireg2_reg[0]\,
      O => \n_0_sig_btt_cntr_im0[3]_i_6__0\
    );
\sig_btt_cntr_im0[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(4),
      I1 => \^o2\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => \n_7_sig_btt_cntr_im0_reg[7]_i_2\,
      O => \n_0_sig_btt_cntr_im0[4]_i_1__0\
    );
\sig_btt_cntr_im0[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(5),
      I1 => \^o2\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => \n_6_sig_btt_cntr_im0_reg[7]_i_2\,
      O => \n_0_sig_btt_cntr_im0[5]_i_1__0\
    );
\sig_btt_cntr_im0[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(6),
      I1 => \^o2\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => \n_5_sig_btt_cntr_im0_reg[7]_i_2\,
      O => \n_0_sig_btt_cntr_im0[6]_i_1__0\
    );
\sig_btt_cntr_im0[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(7),
      I1 => \^o2\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => \n_4_sig_btt_cntr_im0_reg[7]_i_2\,
      O => \n_0_sig_btt_cntr_im0[7]_i_1__0\
    );
\sig_btt_cntr_im0[7]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[7]\,
      I1 => \n_0_sig_addr_cntr_incr_ireg2_reg[7]\,
      O => \n_0_sig_btt_cntr_im0[7]_i_3__0\
    );
\sig_btt_cntr_im0[7]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[6]\,
      I1 => \n_0_sig_addr_cntr_incr_ireg2_reg[6]\,
      O => \n_0_sig_btt_cntr_im0[7]_i_4__0\
    );
\sig_btt_cntr_im0[7]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[5]\,
      I1 => \n_0_sig_addr_cntr_incr_ireg2_reg[5]\,
      O => \n_0_sig_btt_cntr_im0[7]_i_5__0\
    );
\sig_btt_cntr_im0[7]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[4]\,
      I1 => \n_0_sig_addr_cntr_incr_ireg2_reg[4]\,
      O => \n_0_sig_btt_cntr_im0[7]_i_6__0\
    );
\sig_btt_cntr_im0[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(8),
      I1 => \^o2\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => \n_7_sig_btt_cntr_im0_reg[11]_i_2\,
      O => \n_0_sig_btt_cntr_im0[8]_i_1__0\
    );
\sig_btt_cntr_im0[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => Q(9),
      I1 => \^o2\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^o1\,
      I5 => \n_6_sig_btt_cntr_im0_reg[11]_i_2\,
      O => \n_0_sig_btt_cntr_im0[9]_i_1__0\
    );
\sig_btt_cntr_im0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \n_0_sig_btt_cntr_im0[0]_i_1__0\,
      Q => \n_0_sig_btt_cntr_im0_reg[0]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \n_0_sig_btt_cntr_im0[10]_i_1__0\,
      Q => \n_0_sig_btt_cntr_im0_reg[10]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \n_0_sig_btt_cntr_im0[11]_i_1__0\,
      Q => \n_0_sig_btt_cntr_im0_reg[11]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[11]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_btt_cntr_im0_reg[7]_i_2\,
      CO(3) => \n_0_sig_btt_cntr_im0_reg[11]_i_2\,
      CO(2) => \n_1_sig_btt_cntr_im0_reg[11]_i_2\,
      CO(1) => \n_2_sig_btt_cntr_im0_reg[11]_i_2\,
      CO(0) => \n_3_sig_btt_cntr_im0_reg[11]_i_2\,
      CYINIT => '0',
      DI(3) => \n_0_sig_btt_cntr_im0_reg[11]\,
      DI(2) => \n_0_sig_btt_cntr_im0_reg[10]\,
      DI(1) => \n_0_sig_btt_cntr_im0_reg[9]\,
      DI(0) => \n_0_sig_btt_cntr_im0_reg[8]\,
      O(3) => \n_4_sig_btt_cntr_im0_reg[11]_i_2\,
      O(2) => \n_5_sig_btt_cntr_im0_reg[11]_i_2\,
      O(1) => \n_6_sig_btt_cntr_im0_reg[11]_i_2\,
      O(0) => \n_7_sig_btt_cntr_im0_reg[11]_i_2\,
      S(3) => \n_0_sig_btt_cntr_im0[11]_i_3__0\,
      S(2) => \n_0_sig_btt_cntr_im0[11]_i_4__0\,
      S(1) => \n_0_sig_btt_cntr_im0[11]_i_5__0\,
      S(0) => \n_0_sig_btt_cntr_im0[11]_i_6__0\
    );
\sig_btt_cntr_im0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \n_0_sig_btt_cntr_im0[12]_i_1__0\,
      Q => \n_0_sig_btt_cntr_im0_reg[12]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \n_0_sig_btt_cntr_im0[13]_i_1__0\,
      Q => \n_0_sig_btt_cntr_im0_reg[13]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \n_0_sig_btt_cntr_im0[14]_i_1__0\,
      Q => \n_0_sig_btt_cntr_im0_reg[14]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \n_0_sig_btt_cntr_im0[15]_i_1__0\,
      Q => \n_0_sig_btt_cntr_im0_reg[15]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[15]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_btt_cntr_im0_reg[11]_i_2\,
      CO(3) => \n_0_sig_btt_cntr_im0_reg[15]_i_2\,
      CO(2) => \n_1_sig_btt_cntr_im0_reg[15]_i_2\,
      CO(1) => \n_2_sig_btt_cntr_im0_reg[15]_i_2\,
      CO(0) => \n_3_sig_btt_cntr_im0_reg[15]_i_2\,
      CYINIT => '0',
      DI(3) => \n_0_sig_btt_cntr_im0_reg[15]\,
      DI(2) => \n_0_sig_btt_cntr_im0_reg[14]\,
      DI(1) => \n_0_sig_btt_cntr_im0_reg[13]\,
      DI(0) => \n_0_sig_btt_cntr_im0_reg[12]\,
      O(3) => \n_4_sig_btt_cntr_im0_reg[15]_i_2\,
      O(2) => \n_5_sig_btt_cntr_im0_reg[15]_i_2\,
      O(1) => \n_6_sig_btt_cntr_im0_reg[15]_i_2\,
      O(0) => \n_7_sig_btt_cntr_im0_reg[15]_i_2\,
      S(3) => \n_0_sig_btt_cntr_im0[15]_i_3__0\,
      S(2) => \n_0_sig_btt_cntr_im0[15]_i_4__0\,
      S(1) => \n_0_sig_btt_cntr_im0[15]_i_5__0\,
      S(0) => \n_0_sig_btt_cntr_im0[15]_i_6__0\
    );
\sig_btt_cntr_im0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \n_0_sig_btt_cntr_im0[16]_i_1__0\,
      Q => \n_0_sig_btt_cntr_im0_reg[16]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \n_0_sig_btt_cntr_im0[17]_i_1__0\,
      Q => \n_0_sig_btt_cntr_im0_reg[17]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \n_0_sig_btt_cntr_im0[18]_i_1__0\,
      Q => \n_0_sig_btt_cntr_im0_reg[18]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \n_0_sig_btt_cntr_im0[19]_i_1__0\,
      Q => \n_0_sig_btt_cntr_im0_reg[19]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[19]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_btt_cntr_im0_reg[15]_i_2\,
      CO(3) => \n_0_sig_btt_cntr_im0_reg[19]_i_2\,
      CO(2) => \n_1_sig_btt_cntr_im0_reg[19]_i_2\,
      CO(1) => \n_2_sig_btt_cntr_im0_reg[19]_i_2\,
      CO(0) => \n_3_sig_btt_cntr_im0_reg[19]_i_2\,
      CYINIT => '0',
      DI(3) => \n_0_sig_btt_cntr_im0_reg[19]\,
      DI(2) => \n_0_sig_btt_cntr_im0_reg[18]\,
      DI(1) => \n_0_sig_btt_cntr_im0_reg[17]\,
      DI(0) => \n_0_sig_btt_cntr_im0_reg[16]\,
      O(3) => \n_4_sig_btt_cntr_im0_reg[19]_i_2\,
      O(2) => \n_5_sig_btt_cntr_im0_reg[19]_i_2\,
      O(1) => \n_6_sig_btt_cntr_im0_reg[19]_i_2\,
      O(0) => \n_7_sig_btt_cntr_im0_reg[19]_i_2\,
      S(3) => \n_0_sig_btt_cntr_im0[19]_i_3__0\,
      S(2) => \n_0_sig_btt_cntr_im0[19]_i_4__0\,
      S(1) => \n_0_sig_btt_cntr_im0[19]_i_5__0\,
      S(0) => \n_0_sig_btt_cntr_im0[19]_i_6__0\
    );
\sig_btt_cntr_im0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \n_0_sig_btt_cntr_im0[1]_i_1__0\,
      Q => \n_0_sig_btt_cntr_im0_reg[1]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \n_0_sig_btt_cntr_im0[20]_i_1__0\,
      Q => \n_0_sig_btt_cntr_im0_reg[20]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \n_0_sig_btt_cntr_im0[21]_i_1__0\,
      Q => \n_0_sig_btt_cntr_im0_reg[21]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \n_0_sig_btt_cntr_im0[22]_i_2__0\,
      Q => \n_0_sig_btt_cntr_im0_reg[22]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[22]_i_3\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_btt_cntr_im0_reg[19]_i_2\,
      CO(3 downto 2) => \NLW_sig_btt_cntr_im0_reg[22]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_2_sig_btt_cntr_im0_reg[22]_i_3\,
      CO(0) => \n_3_sig_btt_cntr_im0_reg[22]_i_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => \n_0_sig_btt_cntr_im0_reg[21]\,
      DI(0) => \n_0_sig_btt_cntr_im0_reg[20]\,
      O(3) => \NLW_sig_btt_cntr_im0_reg[22]_i_3_O_UNCONNECTED\(3),
      O(2) => \n_5_sig_btt_cntr_im0_reg[22]_i_3\,
      O(1) => \n_6_sig_btt_cntr_im0_reg[22]_i_3\,
      O(0) => \n_7_sig_btt_cntr_im0_reg[22]_i_3\,
      S(3) => '0',
      S(2) => \n_0_sig_btt_cntr_im0[22]_i_4__0\,
      S(1) => \n_0_sig_btt_cntr_im0[22]_i_5__0\,
      S(0) => \n_0_sig_btt_cntr_im0[22]_i_6__0\
    );
\sig_btt_cntr_im0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \n_0_sig_btt_cntr_im0[2]_i_1__0\,
      Q => \n_0_sig_btt_cntr_im0_reg[2]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \n_0_sig_btt_cntr_im0[3]_i_1__0\,
      Q => \n_0_sig_btt_cntr_im0_reg[3]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[3]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_sig_btt_cntr_im0_reg[3]_i_2\,
      CO(2) => \n_1_sig_btt_cntr_im0_reg[3]_i_2\,
      CO(1) => \n_2_sig_btt_cntr_im0_reg[3]_i_2\,
      CO(0) => \n_3_sig_btt_cntr_im0_reg[3]_i_2\,
      CYINIT => '1',
      DI(3) => \n_0_sig_btt_cntr_im0_reg[3]\,
      DI(2) => \n_0_sig_btt_cntr_im0_reg[2]\,
      DI(1) => \n_0_sig_btt_cntr_im0_reg[1]\,
      DI(0) => \n_0_sig_btt_cntr_im0_reg[0]\,
      O(3) => \n_4_sig_btt_cntr_im0_reg[3]_i_2\,
      O(2) => \n_5_sig_btt_cntr_im0_reg[3]_i_2\,
      O(1) => \n_6_sig_btt_cntr_im0_reg[3]_i_2\,
      O(0) => \n_7_sig_btt_cntr_im0_reg[3]_i_2\,
      S(3) => \n_0_sig_btt_cntr_im0[3]_i_3__0\,
      S(2) => \n_0_sig_btt_cntr_im0[3]_i_4__0\,
      S(1) => \n_0_sig_btt_cntr_im0[3]_i_5__0\,
      S(0) => \n_0_sig_btt_cntr_im0[3]_i_6__0\
    );
\sig_btt_cntr_im0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \n_0_sig_btt_cntr_im0[4]_i_1__0\,
      Q => \n_0_sig_btt_cntr_im0_reg[4]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \n_0_sig_btt_cntr_im0[5]_i_1__0\,
      Q => \n_0_sig_btt_cntr_im0_reg[5]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \n_0_sig_btt_cntr_im0[6]_i_1__0\,
      Q => \n_0_sig_btt_cntr_im0_reg[6]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \n_0_sig_btt_cntr_im0[7]_i_1__0\,
      Q => \n_0_sig_btt_cntr_im0_reg[7]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[7]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_btt_cntr_im0_reg[3]_i_2\,
      CO(3) => \n_0_sig_btt_cntr_im0_reg[7]_i_2\,
      CO(2) => \n_1_sig_btt_cntr_im0_reg[7]_i_2\,
      CO(1) => \n_2_sig_btt_cntr_im0_reg[7]_i_2\,
      CO(0) => \n_3_sig_btt_cntr_im0_reg[7]_i_2\,
      CYINIT => '0',
      DI(3) => \n_0_sig_btt_cntr_im0_reg[7]\,
      DI(2) => \n_0_sig_btt_cntr_im0_reg[6]\,
      DI(1) => \n_0_sig_btt_cntr_im0_reg[5]\,
      DI(0) => \n_0_sig_btt_cntr_im0_reg[4]\,
      O(3) => \n_4_sig_btt_cntr_im0_reg[7]_i_2\,
      O(2) => \n_5_sig_btt_cntr_im0_reg[7]_i_2\,
      O(1) => \n_6_sig_btt_cntr_im0_reg[7]_i_2\,
      O(0) => \n_7_sig_btt_cntr_im0_reg[7]_i_2\,
      S(3) => \n_0_sig_btt_cntr_im0[7]_i_3__0\,
      S(2) => \n_0_sig_btt_cntr_im0[7]_i_4__0\,
      S(1) => \n_0_sig_btt_cntr_im0[7]_i_5__0\,
      S(0) => \n_0_sig_btt_cntr_im0[7]_i_6__0\
    );
\sig_btt_cntr_im0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \n_0_sig_btt_cntr_im0[8]_i_1__0\,
      Q => \n_0_sig_btt_cntr_im0_reg[8]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \n_0_sig_btt_cntr_im0[9]_i_1__0\,
      Q => \n_0_sig_btt_cntr_im0_reg[9]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_eq_b2mbaa_ireg1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
    port map (
      I0 => \n_0_sig_btt_eq_b2mbaa_ireg1_i_2__0\,
      I1 => sig_brst_cnt_eq_zero_im0,
      I2 => \n_0_sig_bytes_to_mbaa_ireg1[6]_i_1__0\,
      I3 => \n_0_sig_btt_eq_b2mbaa_ireg1_i_3__0\,
      I4 => \n_0_sig_btt_eq_b2mbaa_ireg1_i_4__0\,
      O => sig_btt_eq_b2mbaa_im0
    );
\sig_btt_eq_b2mbaa_ireg1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660600906600660"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => \n_0_sig_btt_cntr_im0_reg[5]\,
      I2 => sig_mbaa_addr_cntr_slice_im0(4),
      I3 => \n_0_sig_btt_cntr_im0_reg[4]\,
      I4 => \n_0_sig_btt_eq_b2mbaa_ireg1_i_5__0\,
      I5 => \n_0_sig_btt_eq_b2mbaa_ireg1_i_6__0\,
      O => \n_0_sig_btt_eq_b2mbaa_ireg1_i_2__0\
    );
\sig_btt_eq_b2mbaa_ireg1_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1881"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[0]\,
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      I2 => sig_mbaa_addr_cntr_slice_im0(1),
      I3 => \n_0_sig_btt_cntr_im0_reg[1]\,
      O => \n_0_sig_btt_eq_b2mbaa_ireg1_i_3__0\
    );
\sig_btt_eq_b2mbaa_ireg1_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1428142814282841"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[2]\,
      I1 => sig_mbaa_addr_cntr_slice_im0(3),
      I2 => \n_0_sig_btt_cntr_im0_reg[3]\,
      I3 => sig_mbaa_addr_cntr_slice_im0(2),
      I4 => sig_mbaa_addr_cntr_slice_im0(1),
      I5 => sig_mbaa_addr_cntr_slice_im0(0),
      O => \n_0_sig_btt_eq_b2mbaa_ireg1_i_4__0\
    );
\sig_btt_eq_b2mbaa_ireg1_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      O => \n_0_sig_btt_eq_b2mbaa_ireg1_i_5__0\
    );
\sig_btt_eq_b2mbaa_ireg1_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => sig_mbaa_addr_cntr_slice_im0(3),
      O => \n_0_sig_btt_eq_b2mbaa_ireg1_i_6__0\
    );
sig_btt_eq_b2mbaa_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_btt_eq_b2mbaa_im0,
      Q => sig_btt_eq_b2mbaa_ireg1,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_lt_b2mbaa_ireg1_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => sig_mbaa_addr_cntr_slice_im0(2),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => sig_mbaa_addr_cntr_slice_im0(1),
      O => \n_0_sig_btt_lt_b2mbaa_ireg1_i_10__0\
    );
\sig_btt_lt_b2mbaa_ireg1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_btt_lt_b2mbaa_im01,
      I1 => sig_brst_cnt_eq_zero_im0,
      O => sig_btt_lt_b2mbaa_im0
    );
\sig_btt_lt_b2mbaa_ireg1_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"040B0D9B"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(4),
      I1 => \n_0_sig_btt_lt_b2mbaa_ireg1_i_10__0\,
      I2 => \n_0_sig_btt_cntr_im0_reg[5]\,
      I3 => sig_mbaa_addr_cntr_slice_im0(5),
      I4 => \n_0_sig_btt_cntr_im0_reg[4]\,
      O => \n_0_sig_btt_lt_b2mbaa_ireg1_i_3__0\
    );
\sig_btt_lt_b2mbaa_ireg1_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000100FE001F1EFE"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      I2 => sig_mbaa_addr_cntr_slice_im0(2),
      I3 => \n_0_sig_btt_cntr_im0_reg[3]\,
      I4 => sig_mbaa_addr_cntr_slice_im0(3),
      I5 => \n_0_sig_btt_cntr_im0_reg[2]\,
      O => \n_0_sig_btt_lt_b2mbaa_ireg1_i_4__0\
    );
\sig_btt_lt_b2mbaa_ireg1_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1474"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[1]\,
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => \n_0_sig_btt_cntr_im0_reg[0]\,
      O => \n_0_sig_btt_lt_b2mbaa_ireg1_i_5__0\
    );
\sig_btt_lt_b2mbaa_ireg1_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      I2 => sig_mbaa_addr_cntr_slice_im0(3),
      I3 => sig_mbaa_addr_cntr_slice_im0(2),
      I4 => sig_mbaa_addr_cntr_slice_im0(5),
      I5 => sig_mbaa_addr_cntr_slice_im0(4),
      O => \n_0_sig_btt_lt_b2mbaa_ireg1_i_6__0\
    );
\sig_btt_lt_b2mbaa_ireg1_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660600906600660"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => \n_0_sig_btt_cntr_im0_reg[5]\,
      I2 => sig_mbaa_addr_cntr_slice_im0(4),
      I3 => \n_0_sig_btt_cntr_im0_reg[4]\,
      I4 => \n_0_sig_btt_eq_b2mbaa_ireg1_i_5__0\,
      I5 => \n_0_sig_btt_eq_b2mbaa_ireg1_i_6__0\,
      O => \n_0_sig_btt_lt_b2mbaa_ireg1_i_7__0\
    );
\sig_btt_lt_b2mbaa_ireg1_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1428142814282841"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[2]\,
      I1 => sig_mbaa_addr_cntr_slice_im0(3),
      I2 => \n_0_sig_btt_cntr_im0_reg[3]\,
      I3 => sig_mbaa_addr_cntr_slice_im0(2),
      I4 => sig_mbaa_addr_cntr_slice_im0(1),
      I5 => sig_mbaa_addr_cntr_slice_im0(0),
      O => \n_0_sig_btt_lt_b2mbaa_ireg1_i_8__0\
    );
\sig_btt_lt_b2mbaa_ireg1_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1881"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[0]\,
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      I2 => sig_mbaa_addr_cntr_slice_im0(1),
      I3 => \n_0_sig_btt_cntr_im0_reg[1]\,
      O => \n_0_sig_btt_lt_b2mbaa_ireg1_i_9__0\
    );
sig_btt_lt_b2mbaa_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_btt_lt_b2mbaa_im0,
      Q => sig_btt_lt_b2mbaa_ireg1,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_lt_b2mbaa_ireg1_reg_i_2__0\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => sig_btt_lt_b2mbaa_im01,
      CO(2) => \n_1_sig_btt_lt_b2mbaa_ireg1_reg_i_2__0\,
      CO(1) => \n_2_sig_btt_lt_b2mbaa_ireg1_reg_i_2__0\,
      CO(0) => \n_3_sig_btt_lt_b2mbaa_ireg1_reg_i_2__0\,
      CYINIT => '0',
      DI(3) => \n_0_sig_bytes_to_mbaa_ireg1[6]_i_1__0\,
      DI(2) => \n_0_sig_btt_lt_b2mbaa_ireg1_i_3__0\,
      DI(1) => \n_0_sig_btt_lt_b2mbaa_ireg1_i_4__0\,
      DI(0) => \n_0_sig_btt_lt_b2mbaa_ireg1_i_5__0\,
      O(3 downto 0) => \NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_sig_btt_lt_b2mbaa_ireg1_i_6__0\,
      S(2) => \n_0_sig_btt_lt_b2mbaa_ireg1_i_7__0\,
      S(1) => \n_0_sig_btt_lt_b2mbaa_ireg1_i_8__0\,
      S(0) => \n_0_sig_btt_lt_b2mbaa_ireg1_i_9__0\
    );
\sig_bytes_to_mbaa_ireg1[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      O => \n_0_sig_bytes_to_mbaa_ireg1[1]_i_1__0\
    );
\sig_bytes_to_mbaa_ireg1[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      I2 => sig_mbaa_addr_cntr_slice_im0(2),
      O => \n_0_sig_bytes_to_mbaa_ireg1[2]_i_1__0\
    );
\sig_bytes_to_mbaa_ireg1[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      I2 => sig_mbaa_addr_cntr_slice_im0(2),
      I3 => sig_mbaa_addr_cntr_slice_im0(3),
      O => \n_0_sig_bytes_to_mbaa_ireg1[3]_i_1__0\
    );
\sig_bytes_to_mbaa_ireg1[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => sig_mbaa_addr_cntr_slice_im0(2),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => sig_mbaa_addr_cntr_slice_im0(1),
      I4 => sig_mbaa_addr_cntr_slice_im0(4),
      O => \n_0_sig_bytes_to_mbaa_ireg1[4]_i_1__0\
    );
\sig_bytes_to_mbaa_ireg1[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      I2 => sig_mbaa_addr_cntr_slice_im0(2),
      I3 => sig_mbaa_addr_cntr_slice_im0(3),
      I4 => sig_mbaa_addr_cntr_slice_im0(4),
      I5 => sig_mbaa_addr_cntr_slice_im0(5),
      O => \n_0_sig_bytes_to_mbaa_ireg1[5]_i_1__0\
    );
\sig_bytes_to_mbaa_ireg1[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(4),
      I1 => sig_mbaa_addr_cntr_slice_im0(5),
      I2 => sig_mbaa_addr_cntr_slice_im0(2),
      I3 => sig_mbaa_addr_cntr_slice_im0(3),
      I4 => sig_mbaa_addr_cntr_slice_im0(0),
      I5 => sig_mbaa_addr_cntr_slice_im0(1),
      O => \n_0_sig_bytes_to_mbaa_ireg1[6]_i_1__0\
    );
\sig_bytes_to_mbaa_ireg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_mbaa_addr_cntr_slice_im0(0),
      Q => \n_0_sig_bytes_to_mbaa_ireg1_reg[0]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \n_0_sig_bytes_to_mbaa_ireg1[1]_i_1__0\,
      Q => \n_0_sig_bytes_to_mbaa_ireg1_reg[1]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \n_0_sig_bytes_to_mbaa_ireg1[2]_i_1__0\,
      Q => \n_0_sig_bytes_to_mbaa_ireg1_reg[2]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \n_0_sig_bytes_to_mbaa_ireg1[3]_i_1__0\,
      Q => \n_0_sig_bytes_to_mbaa_ireg1_reg[3]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \n_0_sig_bytes_to_mbaa_ireg1[4]_i_1__0\,
      Q => \n_0_sig_bytes_to_mbaa_ireg1_reg[4]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \n_0_sig_bytes_to_mbaa_ireg1[5]_i_1__0\,
      Q => \n_0_sig_bytes_to_mbaa_ireg1_reg[5]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \n_0_sig_bytes_to_mbaa_ireg1[6]_i_1__0\,
      Q => \n_0_sig_bytes_to_mbaa_ireg1_reg[6]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_calc_error_pushed_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => \^o2\,
      I1 => sig_xfer_reg_empty,
      I2 => sig_ld_xfer_reg,
      I3 => \^sig_calc_error_pushed\,
      O => \n_0_sig_calc_error_pushed_i_1__0\
    );
sig_calc_error_pushed_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_calc_error_pushed_i_1__0\,
      Q => \^sig_calc_error_pushed\,
      R => \^sig_mmap_reset_reg\
    );
\sig_calc_error_reg_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABAAA"
    )
    port map (
      I0 => \^sig_mmap_reset_reg\,
      I1 => \^o1\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => \^sig_input_reg_empty\,
      I4 => \^o2\,
      O => O4
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => I1,
      Q => \^o2\,
      R => '0'
    );
sig_cmd2addr_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E2EE"
    )
    port map (
      I0 => n_0_sig_cmd2addr_valid_i_2,
      I1 => \^p_12_out\,
      I2 => I4,
      I3 => sig_inhibit_rdy_n_0,
      I4 => \^sig_mmap_reset_reg\,
      O => n_0_sig_cmd2addr_valid_i_1
    );
sig_cmd2addr_valid_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => sig_pcc_sm_state(1),
      I1 => sig_pcc_sm_state(2),
      I2 => sig_pcc_sm_state(0),
      O => n_0_sig_cmd2addr_valid_i_2
    );
sig_cmd2addr_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_cmd2addr_valid_i_1,
      Q => \^p_12_out\,
      R => '0'
    );
sig_cmd2data_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AABA"
    )
    port map (
      I0 => \^p_1_out\,
      I1 => sig_pcc_sm_state(0),
      I2 => sig_pcc_sm_state(2),
      I3 => sig_pcc_sm_state(1),
      I4 => sig_wr_fifo,
      I5 => \^sig_mmap_reset_reg\,
      O => n_0_sig_cmd2data_valid_i_1
    );
sig_cmd2data_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_cmd2data_valid_i_1,
      Q => \^p_1_out\,
      R => '0'
    );
sig_cmd2dre_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
    port map (
      I0 => sig_pcc_sm_state(1),
      I1 => sig_pcc_sm_state(2),
      I2 => sig_pcc_sm_state(0),
      I3 => sig_first_xfer_im0,
      I4 => sig_clr_cmd2dre_valid,
      I5 => \^sig_mmap_reset_reg\,
      O => n_0_sig_cmd2dre_valid_i_1
    );
sig_cmd2dre_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_cmd2dre_valid_i_1,
      Q => sig_clr_cmd2dre_valid,
      R => '0'
    );
\sig_finish_addr_offset_ireg2[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"596A6A6A"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => \n_0_sig_btt_cntr_im0_reg[0]\,
      I3 => \n_0_sig_bytes_to_mbaa_ireg1_reg[0]\,
      I4 => sig_first_xfer_im0,
      O => \n_0_sig_finish_addr_offset_ireg2[0]_i_1__0\
    );
\sig_finish_addr_offset_ireg2[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55AA6A6AAA559595"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2[1]_i_2__0\,
      I1 => sig_first_xfer_im0,
      I2 => \n_0_sig_bytes_to_mbaa_ireg1_reg[1]\,
      I3 => \n_0_sig_btt_cntr_im0_reg[1]\,
      I4 => sig_btt_lt_b2mbaa_ireg1,
      I5 => sig_mbaa_addr_cntr_slice_im0(1),
      O => \n_0_sig_finish_addr_offset_ireg2[1]_i_1__0\
    );
\sig_finish_addr_offset_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_finish_addr_offset_ireg2[0]_i_1__0\,
      Q => \n_0_sig_finish_addr_offset_ireg2_reg[0]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_finish_addr_offset_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_finish_addr_offset_ireg2[1]_i_1__0\,
      Q => \n_0_sig_finish_addr_offset_ireg2_reg[1]\,
      R => \^sig_mmap_reset_reg\
    );
sig_first_xfer_im0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
    port map (
      I0 => sig_first_xfer_im0,
      I1 => sig_push_input_reg12_out,
      I2 => \n_0_sig_first_xfer_im0_i_2__0\,
      I3 => \^sig_mmap_reset_reg\,
      O => n_0_sig_first_xfer_im0_i_1
    );
\sig_first_xfer_im0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002F002F3F2F002F"
    )
    port map (
      I0 => sig_clr_cmd2dre_valid,
      I1 => \^p_12_out\,
      I2 => I2,
      I3 => \^p_1_out\,
      I4 => sig_inhibit_rdy_n,
      I5 => I3,
      O => \n_0_sig_first_xfer_im0_i_2__0\
    );
sig_first_xfer_im0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_first_xfer_im0_i_1,
      Q => sig_first_xfer_im0,
      R => '0'
    );
sig_input_burst_type_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(23),
      Q => \^p_17_out\(0),
      R => sig_input_cache_type_reg0
    );
sig_input_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(24),
      Q => n_0_sig_input_eof_reg_reg,
      R => sig_input_cache_type_reg0
    );
\sig_input_reg_empty_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF4"
    )
    port map (
      I0 => sig_push_input_reg12_out,
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_mmap_reset_reg\,
      I3 => \^sig_calc_error_pushed\,
      I4 => sig_sm_pop_input_reg,
      O => \n_0_sig_input_reg_empty_i_1__0\
    );
sig_input_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_input_reg_empty_i_1__0\,
      Q => \^sig_input_reg_empty\,
      R => '0'
    );
\sig_input_tag_reg[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => sig_sm_pop_input_reg,
      I1 => \^sig_calc_error_pushed\,
      I2 => \^sig_mmap_reset_reg\,
      O => sig_input_cache_type_reg0
    );
\sig_input_tag_reg[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => \^o2\,
      I1 => \^sig_input_reg_empty\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => \^o1\,
      O => sig_push_input_reg12_out
    );
\sig_input_tag_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(57),
      Q => O5(0),
      R => sig_input_cache_type_reg0
    );
\sig_input_tag_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(58),
      Q => O5(1),
      R => sig_input_cache_type_reg0
    );
\sig_input_tag_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(59),
      Q => O5(2),
      R => sig_input_cache_type_reg0
    );
\sig_input_tag_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_input_reg12_out,
      D => Q(60),
      Q => O5(3),
      R => sig_input_cache_type_reg0
    );
sig_ld_xfer_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000004FF04"
    )
    port map (
      I0 => sig_pcc_sm_state(0),
      I1 => sig_pcc_sm_state(2),
      I2 => sig_pcc_sm_state(1),
      I3 => sig_ld_xfer_reg,
      I4 => sig_xfer_reg_empty,
      I5 => \^sig_mmap_reset_reg\,
      O => n_0_sig_ld_xfer_reg_i_1
    );
sig_ld_xfer_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_ld_xfer_reg_i_1,
      Q => sig_ld_xfer_reg,
      R => '0'
    );
sig_ld_xfer_reg_tmp_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AABA"
    )
    port map (
      I0 => n_0_sig_ld_xfer_reg_tmp_reg,
      I1 => sig_pcc_sm_state(0),
      I2 => sig_pcc_sm_state(2),
      I3 => sig_pcc_sm_state(1),
      I4 => \n_0_sig_first_xfer_im0_i_2__0\,
      I5 => \^sig_mmap_reset_reg\,
      O => n_0_sig_ld_xfer_reg_tmp_i_1
    );
sig_ld_xfer_reg_tmp_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_ld_xfer_reg_tmp_i_1,
      Q => n_0_sig_ld_xfer_reg_tmp_reg,
      R => '0'
    );
sig_mmap_reset_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => SR(0),
      Q => \^sig_mmap_reset_reg\,
      R => '0'
    );
\sig_no_btt_residue_ireg1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222F2220"
    )
    port map (
      I0 => \n_0_sig_no_btt_residue_ireg1_i_2__0\,
      I1 => \n_0_sig_btt_cntr_im0_reg[0]\,
      I2 => \^sig_mmap_reset_reg\,
      I3 => sig_sm_ld_calc1_reg,
      I4 => n_0_sig_no_btt_residue_ireg1_reg,
      O => \n_0_sig_no_btt_residue_ireg1_i_1__0\
    );
\sig_no_btt_residue_ireg1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[3]\,
      I1 => \n_0_sig_btt_cntr_im0_reg[1]\,
      I2 => \n_0_sig_btt_cntr_im0_reg[4]\,
      I3 => \^sig_mmap_reset_reg\,
      I4 => \n_0_sig_btt_cntr_im0_reg[2]\,
      I5 => \n_0_sig_btt_cntr_im0_reg[5]\,
      O => \n_0_sig_no_btt_residue_ireg1_i_2__0\
    );
sig_no_btt_residue_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_no_btt_residue_ireg1_i_1__0\,
      Q => n_0_sig_no_btt_residue_ireg1_reg,
      R => '0'
    );
\sig_parent_done_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
    port map (
      I0 => sig_parent_done,
      I1 => n_0_sig_ld_xfer_reg_tmp_reg,
      I2 => sig_last_xfer_valid_im1,
      I3 => sig_push_input_reg12_out,
      I4 => \^sig_mmap_reset_reg\,
      O => \n_0_sig_parent_done_i_1__0\
    );
sig_parent_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_parent_done_i_1__0\,
      Q => sig_parent_done,
      R => '0'
    );
\sig_pcc_sm_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0530003F053FFFF"
    )
    port map (
      I0 => \n_0_sig_first_xfer_im0_i_2__0\,
      I1 => sig_push_input_reg12_out,
      I2 => sig_pcc_sm_state(2),
      I3 => sig_pcc_sm_state(1),
      I4 => sig_pcc_sm_state(0),
      I5 => \n_0_sig_pcc_sm_state[0]_i_2__0\,
      O => sig_pcc_sm_state_ns(0)
    );
\sig_pcc_sm_state[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => sig_pcc_sm_state(2),
      I1 => sig_pcc_sm_state(1),
      I2 => sig_parent_done,
      I3 => \^sig_calc_error_pushed\,
      O => \n_0_sig_pcc_sm_state[0]_i_2__0\
    );
\sig_pcc_sm_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0ACF0AC0F00FF00"
    )
    port map (
      I0 => \n_0_sig_first_xfer_im0_i_2__0\,
      I1 => sig_push_input_reg12_out,
      I2 => sig_pcc_sm_state(2),
      I3 => sig_pcc_sm_state(1),
      I4 => \n_0_sig_pcc_sm_state[1]_i_2__0\,
      I5 => sig_pcc_sm_state(0),
      O => sig_pcc_sm_state_ns(1)
    );
\sig_pcc_sm_state[1]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_parent_done,
      I1 => \^sig_calc_error_pushed\,
      O => \n_0_sig_pcc_sm_state[1]_i_2__0\
    );
\sig_pcc_sm_state[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FC8C"
    )
    port map (
      I0 => \^sig_calc_error_pushed\,
      I1 => sig_pcc_sm_state(2),
      I2 => sig_pcc_sm_state(1),
      I3 => sig_pcc_sm_state(0),
      O => sig_pcc_sm_state_ns(2)
    );
\sig_pcc_sm_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_pcc_sm_state_ns(0),
      Q => sig_pcc_sm_state(0),
      R => \^sig_mmap_reset_reg\
    );
\sig_pcc_sm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_pcc_sm_state_ns(1),
      Q => sig_pcc_sm_state(1),
      R => \^sig_mmap_reset_reg\
    );
\sig_pcc_sm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_pcc_sm_state_ns(2),
      Q => sig_pcc_sm_state(2),
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[11]\,
      I1 => \n_0_sig_addr_cntr_incr_ireg2_reg[11]\,
      O => \n_0_sig_predict_addr_lsh_ireg3[11]_i_2\
    );
\sig_predict_addr_lsh_ireg3[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[10]\,
      I1 => \n_0_sig_addr_cntr_incr_ireg2_reg[10]\,
      O => \n_0_sig_predict_addr_lsh_ireg3[11]_i_3\
    );
\sig_predict_addr_lsh_ireg3[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[9]\,
      I1 => \n_0_sig_addr_cntr_incr_ireg2_reg[9]\,
      O => \n_0_sig_predict_addr_lsh_ireg3[11]_i_4\
    );
\sig_predict_addr_lsh_ireg3[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[8]\,
      I1 => \n_0_sig_addr_cntr_incr_ireg2_reg[8]\,
      O => \n_0_sig_predict_addr_lsh_ireg3[11]_i_5\
    );
\sig_predict_addr_lsh_ireg3[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => p_1_in,
      I1 => \n_0_sig_addr_cntr_incr_ireg2_reg[15]\,
      O => \n_0_sig_predict_addr_lsh_ireg3[15]_i_2\
    );
\sig_predict_addr_lsh_ireg3[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[14]\,
      I1 => \n_0_sig_addr_cntr_incr_ireg2_reg[14]\,
      O => \n_0_sig_predict_addr_lsh_ireg3[15]_i_3\
    );
\sig_predict_addr_lsh_ireg3[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[13]\,
      I1 => \n_0_sig_addr_cntr_incr_ireg2_reg[13]\,
      O => \n_0_sig_predict_addr_lsh_ireg3[15]_i_4\
    );
\sig_predict_addr_lsh_ireg3[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[12]\,
      I1 => \n_0_sig_addr_cntr_incr_ireg2_reg[12]\,
      O => \n_0_sig_predict_addr_lsh_ireg3[15]_i_5\
    );
\sig_predict_addr_lsh_ireg3[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => \n_0_sig_addr_cntr_incr_ireg2_reg[3]\,
      O => \n_0_sig_predict_addr_lsh_ireg3[3]_i_2\
    );
\sig_predict_addr_lsh_ireg3[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => \n_0_sig_addr_cntr_incr_ireg2_reg[2]\,
      O => \n_0_sig_predict_addr_lsh_ireg3[3]_i_3\
    );
\sig_predict_addr_lsh_ireg3[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => \n_0_sig_addr_cntr_incr_ireg2_reg[1]\,
      O => \n_0_sig_predict_addr_lsh_ireg3[3]_i_4\
    );
\sig_predict_addr_lsh_ireg3[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => \n_0_sig_addr_cntr_incr_ireg2_reg[0]\,
      O => \n_0_sig_predict_addr_lsh_ireg3[3]_i_5\
    );
\sig_predict_addr_lsh_ireg3[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[7]\,
      I1 => \n_0_sig_addr_cntr_incr_ireg2_reg[7]\,
      O => \n_0_sig_predict_addr_lsh_ireg3[7]_i_2\
    );
\sig_predict_addr_lsh_ireg3[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[6]\,
      I1 => \n_0_sig_addr_cntr_incr_ireg2_reg[6]\,
      O => \n_0_sig_predict_addr_lsh_ireg3[7]_i_3\
    );
\sig_predict_addr_lsh_ireg3[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => \n_0_sig_addr_cntr_incr_ireg2_reg[5]\,
      O => \n_0_sig_predict_addr_lsh_ireg3[7]_i_4\
    );
\sig_predict_addr_lsh_ireg3[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(4),
      I1 => \n_0_sig_addr_cntr_incr_ireg2_reg[4]\,
      O => \n_0_sig_predict_addr_lsh_ireg3[7]_i_5\
    );
\sig_predict_addr_lsh_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \n_7_sig_predict_addr_lsh_ireg3_reg[3]_i_1\,
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[0]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \n_5_sig_predict_addr_lsh_ireg3_reg[11]_i_1\,
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[10]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \n_4_sig_predict_addr_lsh_ireg3_reg[11]_i_1\,
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[11]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[11]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_predict_addr_lsh_ireg3_reg[7]_i_1\,
      CO(3) => \n_0_sig_predict_addr_lsh_ireg3_reg[11]_i_1\,
      CO(2) => \n_1_sig_predict_addr_lsh_ireg3_reg[11]_i_1\,
      CO(1) => \n_2_sig_predict_addr_lsh_ireg3_reg[11]_i_1\,
      CO(0) => \n_3_sig_predict_addr_lsh_ireg3_reg[11]_i_1\,
      CYINIT => '0',
      DI(3) => \n_0_sig_addr_cntr_lsh_im0_reg[11]\,
      DI(2) => \n_0_sig_addr_cntr_lsh_im0_reg[10]\,
      DI(1) => \n_0_sig_addr_cntr_lsh_im0_reg[9]\,
      DI(0) => \n_0_sig_addr_cntr_lsh_im0_reg[8]\,
      O(3) => \n_4_sig_predict_addr_lsh_ireg3_reg[11]_i_1\,
      O(2) => \n_5_sig_predict_addr_lsh_ireg3_reg[11]_i_1\,
      O(1) => \n_6_sig_predict_addr_lsh_ireg3_reg[11]_i_1\,
      O(0) => \n_7_sig_predict_addr_lsh_ireg3_reg[11]_i_1\,
      S(3) => \n_0_sig_predict_addr_lsh_ireg3[11]_i_2\,
      S(2) => \n_0_sig_predict_addr_lsh_ireg3[11]_i_3\,
      S(1) => \n_0_sig_predict_addr_lsh_ireg3[11]_i_4\,
      S(0) => \n_0_sig_predict_addr_lsh_ireg3[11]_i_5\
    );
\sig_predict_addr_lsh_ireg3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \n_7_sig_predict_addr_lsh_ireg3_reg[15]_i_1\,
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[12]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \n_6_sig_predict_addr_lsh_ireg3_reg[15]_i_1\,
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[13]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \n_5_sig_predict_addr_lsh_ireg3_reg[15]_i_1\,
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[14]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \n_4_sig_predict_addr_lsh_ireg3_reg[15]_i_1\,
      Q => sig_predict_addr_lsh_ireg3(15),
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[15]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_predict_addr_lsh_ireg3_reg[11]_i_1\,
      CO(3) => \NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \n_1_sig_predict_addr_lsh_ireg3_reg[15]_i_1\,
      CO(1) => \n_2_sig_predict_addr_lsh_ireg3_reg[15]_i_1\,
      CO(0) => \n_3_sig_predict_addr_lsh_ireg3_reg[15]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \n_0_sig_addr_cntr_lsh_im0_reg[14]\,
      DI(1) => \n_0_sig_addr_cntr_lsh_im0_reg[13]\,
      DI(0) => \n_0_sig_addr_cntr_lsh_im0_reg[12]\,
      O(3) => \n_4_sig_predict_addr_lsh_ireg3_reg[15]_i_1\,
      O(2) => \n_5_sig_predict_addr_lsh_ireg3_reg[15]_i_1\,
      O(1) => \n_6_sig_predict_addr_lsh_ireg3_reg[15]_i_1\,
      O(0) => \n_7_sig_predict_addr_lsh_ireg3_reg[15]_i_1\,
      S(3) => \n_0_sig_predict_addr_lsh_ireg3[15]_i_2\,
      S(2) => \n_0_sig_predict_addr_lsh_ireg3[15]_i_3\,
      S(1) => \n_0_sig_predict_addr_lsh_ireg3[15]_i_4\,
      S(0) => \n_0_sig_predict_addr_lsh_ireg3[15]_i_5\
    );
\sig_predict_addr_lsh_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \n_6_sig_predict_addr_lsh_ireg3_reg[3]_i_1\,
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[1]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \n_5_sig_predict_addr_lsh_ireg3_reg[3]_i_1\,
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[2]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \n_4_sig_predict_addr_lsh_ireg3_reg[3]_i_1\,
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[3]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[3]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_sig_predict_addr_lsh_ireg3_reg[3]_i_1\,
      CO(2) => \n_1_sig_predict_addr_lsh_ireg3_reg[3]_i_1\,
      CO(1) => \n_2_sig_predict_addr_lsh_ireg3_reg[3]_i_1\,
      CO(0) => \n_3_sig_predict_addr_lsh_ireg3_reg[3]_i_1\,
      CYINIT => '0',
      DI(3 downto 0) => sig_mbaa_addr_cntr_slice_im0(3 downto 0),
      O(3) => \n_4_sig_predict_addr_lsh_ireg3_reg[3]_i_1\,
      O(2) => \n_5_sig_predict_addr_lsh_ireg3_reg[3]_i_1\,
      O(1) => \n_6_sig_predict_addr_lsh_ireg3_reg[3]_i_1\,
      O(0) => \n_7_sig_predict_addr_lsh_ireg3_reg[3]_i_1\,
      S(3) => \n_0_sig_predict_addr_lsh_ireg3[3]_i_2\,
      S(2) => \n_0_sig_predict_addr_lsh_ireg3[3]_i_3\,
      S(1) => \n_0_sig_predict_addr_lsh_ireg3[3]_i_4\,
      S(0) => \n_0_sig_predict_addr_lsh_ireg3[3]_i_5\
    );
\sig_predict_addr_lsh_ireg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \n_7_sig_predict_addr_lsh_ireg3_reg[7]_i_1\,
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[4]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \n_6_sig_predict_addr_lsh_ireg3_reg[7]_i_1\,
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[5]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \n_5_sig_predict_addr_lsh_ireg3_reg[7]_i_1\,
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[6]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \n_4_sig_predict_addr_lsh_ireg3_reg[7]_i_1\,
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[7]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[7]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_predict_addr_lsh_ireg3_reg[3]_i_1\,
      CO(3) => \n_0_sig_predict_addr_lsh_ireg3_reg[7]_i_1\,
      CO(2) => \n_1_sig_predict_addr_lsh_ireg3_reg[7]_i_1\,
      CO(1) => \n_2_sig_predict_addr_lsh_ireg3_reg[7]_i_1\,
      CO(0) => \n_3_sig_predict_addr_lsh_ireg3_reg[7]_i_1\,
      CYINIT => '0',
      DI(3) => \n_0_sig_addr_cntr_lsh_im0_reg[7]\,
      DI(2) => \n_0_sig_addr_cntr_lsh_im0_reg[6]\,
      DI(1 downto 0) => sig_mbaa_addr_cntr_slice_im0(5 downto 4),
      O(3) => \n_4_sig_predict_addr_lsh_ireg3_reg[7]_i_1\,
      O(2) => \n_5_sig_predict_addr_lsh_ireg3_reg[7]_i_1\,
      O(1) => \n_6_sig_predict_addr_lsh_ireg3_reg[7]_i_1\,
      O(0) => \n_7_sig_predict_addr_lsh_ireg3_reg[7]_i_1\,
      S(3) => \n_0_sig_predict_addr_lsh_ireg3[7]_i_2\,
      S(2) => \n_0_sig_predict_addr_lsh_ireg3[7]_i_3\,
      S(1) => \n_0_sig_predict_addr_lsh_ireg3[7]_i_4\,
      S(0) => \n_0_sig_predict_addr_lsh_ireg3[7]_i_5\
    );
\sig_predict_addr_lsh_ireg3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \n_7_sig_predict_addr_lsh_ireg3_reg[11]_i_1\,
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[8]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \n_6_sig_predict_addr_lsh_ireg3_reg[11]_i_1\,
      Q => \n_0_sig_predict_addr_lsh_ireg3_reg[9]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_sm_halt_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E003"
    )
    port map (
      I0 => \^sig_calc_error_pushed\,
      I1 => sig_pcc_sm_state(0),
      I2 => sig_pcc_sm_state(1),
      I3 => sig_pcc_sm_state(2),
      O => sig_sm_halt_ns
    );
sig_sm_halt_reg_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_halt_ns,
      Q => \^o1\,
      S => \^sig_mmap_reset_reg\
    );
\sig_sm_ld_calc1_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000800083008"
    )
    port map (
      I0 => sig_push_input_reg12_out,
      I1 => sig_pcc_sm_state(0),
      I2 => sig_pcc_sm_state(2),
      I3 => sig_pcc_sm_state(1),
      I4 => sig_parent_done,
      I5 => \^sig_calc_error_pushed\,
      O => sig_sm_ld_calc1_reg_ns
    );
sig_sm_ld_calc1_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_ld_calc1_reg_ns,
      Q => sig_sm_ld_calc1_reg,
      R => \^sig_mmap_reset_reg\
    );
\sig_sm_ld_calc2_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => sig_pcc_sm_state(0),
      I1 => sig_pcc_sm_state(1),
      I2 => sig_pcc_sm_state(2),
      O => sig_sm_ld_calc2_reg_ns
    );
sig_sm_ld_calc2_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_ld_calc2_reg_ns,
      Q => sig_sm_ld_calc2_reg,
      R => \^sig_mmap_reset_reg\
    );
\sig_sm_ld_calc3_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => sig_pcc_sm_state(0),
      I1 => sig_pcc_sm_state(1),
      I2 => sig_pcc_sm_state(2),
      O => sig_sm_ld_calc3_reg_ns
    );
sig_sm_ld_calc3_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_ld_calc3_reg_ns,
      Q => sig_sm_ld_calc3_reg,
      R => \^sig_mmap_reset_reg\
    );
\sig_sm_pop_input_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
    port map (
      I0 => \^sig_calc_error_pushed\,
      I1 => sig_parent_done,
      I2 => sig_pcc_sm_state(1),
      I3 => sig_pcc_sm_state(0),
      I4 => sig_pcc_sm_state(2),
      O => sig_sm_pop_input_reg_ns
    );
sig_sm_pop_input_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_pop_input_reg_ns,
      Q => sig_sm_pop_input_reg,
      R => \^sig_mmap_reset_reg\
    );
\sig_strbgen_addr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_mbaa_addr_cntr_slice_im0(0),
      Q => sig_strbgen_addr_ireg2(0),
      R => \^sig_mmap_reset_reg\
    );
\sig_strbgen_addr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_mbaa_addr_cntr_slice_im0(1),
      Q => sig_strbgen_addr_ireg2(1),
      R => \^sig_mmap_reset_reg\
    );
\sig_strbgen_bytes_ireg2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000002E"
    )
    port map (
      I0 => sig_strbgen_bytes_ireg2(0),
      I1 => sig_sm_ld_calc2_reg,
      I2 => \n_0_sig_strbgen_bytes_ireg2[0]_i_2__0\,
      I3 => \n_0_sig_strbgen_bytes_ireg2[2]_i_2__0\,
      I4 => \^sig_mmap_reset_reg\,
      O => \n_0_sig_strbgen_bytes_ireg2[0]_i_1\
    );
\sig_strbgen_bytes_ireg2[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F77"
    )
    port map (
      I0 => sig_first_xfer_im0,
      I1 => \n_0_sig_bytes_to_mbaa_ireg1_reg[0]\,
      I2 => \n_0_sig_btt_cntr_im0_reg[0]\,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \n_0_sig_strbgen_bytes_ireg2[0]_i_2__0\
    );
\sig_strbgen_bytes_ireg2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000002E"
    )
    port map (
      I0 => sig_strbgen_bytes_ireg2(1),
      I1 => sig_sm_ld_calc2_reg,
      I2 => \n_0_sig_strbgen_bytes_ireg2[1]_i_2__0\,
      I3 => \n_0_sig_strbgen_bytes_ireg2[2]_i_2__0\,
      I4 => \^sig_mmap_reset_reg\,
      O => \n_0_sig_strbgen_bytes_ireg2[1]_i_1\
    );
\sig_strbgen_bytes_ireg2[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F77"
    )
    port map (
      I0 => sig_first_xfer_im0,
      I1 => \n_0_sig_bytes_to_mbaa_ireg1_reg[1]\,
      I2 => \n_0_sig_btt_cntr_im0_reg[1]\,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \n_0_sig_strbgen_bytes_ireg2[1]_i_2__0\
    );
\sig_strbgen_bytes_ireg2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_incr_ireg2[2]_i_1__0\,
      I1 => sig_sm_ld_calc2_reg,
      I2 => \n_0_sig_strbgen_bytes_ireg2[2]_i_2__0\,
      I3 => sig_strbgen_bytes_ireg2(2),
      O => \n_0_sig_strbgen_bytes_ireg2[2]_i_1\
    );
\sig_strbgen_bytes_ireg2[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      I0 => sig_sm_ld_calc2_reg,
      I1 => \n_0_sig_addr_cntr_incr_ireg2[2]_i_1__0\,
      I2 => \n_0_sig_addr_cntr_incr_ireg2[5]_i_1__0\,
      I3 => \n_0_sig_addr_cntr_incr_ireg2[4]_i_1__0\,
      I4 => \n_0_sig_addr_cntr_incr_ireg2[6]_i_1__0\,
      I5 => \n_0_sig_addr_cntr_incr_ireg2[3]_i_1__0\,
      O => \n_0_sig_strbgen_bytes_ireg2[2]_i_2__0\
    );
\sig_strbgen_bytes_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_strbgen_bytes_ireg2[0]_i_1\,
      Q => sig_strbgen_bytes_ireg2(0),
      R => '0'
    );
\sig_strbgen_bytes_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_strbgen_bytes_ireg2[1]_i_1\,
      Q => sig_strbgen_bytes_ireg2(1),
      R => '0'
    );
\sig_strbgen_bytes_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_strbgen_bytes_ireg2[2]_i_1\,
      Q => sig_strbgen_bytes_ireg2(2),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \n_0_sig_finish_addr_offset_ireg2_reg[1]\,
      I1 => \n_0_sig_finish_addr_offset_ireg2_reg[0]\,
      O => \n_0_sig_xfer_end_strb_ireg3[1]_i_1__0\
    );
\sig_xfer_end_strb_ireg3[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_finish_addr_offset_ireg2_reg[1]\,
      I1 => \n_0_sig_finish_addr_offset_ireg2_reg[0]\,
      O => sig_xfer_end_strb_im2(2)
    );
\sig_xfer_end_strb_ireg3[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_finish_addr_offset_ireg2_reg[1]\,
      I1 => \n_0_sig_finish_addr_offset_ireg2_reg[0]\,
      O => \n_0_sig_xfer_end_strb_ireg3[3]_i_1__0\
    );
\sig_xfer_end_strb_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => '1',
      Q => sig_xfer_end_strb_ireg3(0),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \n_0_sig_xfer_end_strb_ireg3[1]_i_1__0\,
      Q => sig_xfer_end_strb_ireg3(1),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_end_strb_im2(2),
      Q => sig_xfer_end_strb_ireg3(2),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \n_0_sig_xfer_end_strb_ireg3[3]_i_1__0\,
      Q => sig_xfer_end_strb_ireg3(3),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_len_eq_0_ireg3_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222F2220"
    )
    port map (
      I0 => \n_0_sig_xfer_len_eq_0_ireg3_i_2__0\,
      I1 => \^in\(35),
      I2 => \^sig_mmap_reset_reg\,
      I3 => sig_sm_ld_calc3_reg,
      I4 => n_0_sig_xfer_len_eq_0_ireg3_reg,
      O => \n_0_sig_xfer_len_eq_0_ireg3_i_1__0\
    );
\sig_xfer_len_eq_0_ireg3_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000100010100"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[4]\,
      I1 => \^sig_mmap_reset_reg\,
      I2 => \n_0_sig_adjusted_addr_incr_ireg2_reg[3]\,
      I3 => \n_0_sig_adjusted_addr_incr_ireg2_reg[2]\,
      I4 => \n_0_sig_adjusted_addr_incr_ireg2_reg[0]\,
      I5 => \n_0_sig_adjusted_addr_incr_ireg2_reg[1]\,
      O => \n_0_sig_xfer_len_eq_0_ireg3_i_2__0\
    );
sig_xfer_len_eq_0_ireg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_xfer_len_eq_0_ireg3_i_1__0\,
      Q => n_0_sig_xfer_len_eq_0_ireg3_reg,
      R => '0'
    );
sig_xfer_reg_empty_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF2E"
    )
    port map (
      I0 => \n_0_sig_first_xfer_im0_i_2__0\,
      I1 => sig_xfer_reg_empty,
      I2 => sig_ld_xfer_reg,
      I3 => \^sig_mmap_reset_reg\,
      O => n_0_sig_xfer_reg_empty_i_1
    );
sig_xfer_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_xfer_reg_empty_i_1,
      Q => sig_xfer_reg_empty,
      R => '0'
    );
\sig_xfer_strt_strb_ireg3[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(1),
      I1 => sig_strbgen_addr_ireg2(0),
      O => sig_xfer_strt_strb_im2(0)
    );
\sig_xfer_strt_strb_ireg3[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(1),
      I1 => sig_strbgen_bytes_ireg2(2),
      I2 => sig_strbgen_bytes_ireg2(1),
      I3 => sig_strbgen_addr_ireg2(0),
      O => sig_xfer_strt_strb_im2(1)
    );
\sig_xfer_strt_strb_ireg3[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"37767744"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(0),
      I1 => sig_strbgen_addr_ireg2(1),
      I2 => sig_strbgen_bytes_ireg2(0),
      I3 => sig_strbgen_bytes_ireg2(2),
      I4 => sig_strbgen_bytes_ireg2(1),
      O => sig_xfer_strt_strb_im2(2)
    );
\sig_xfer_strt_strb_ireg3[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3F7CECCC"
    )
    port map (
      I0 => sig_strbgen_bytes_ireg2(0),
      I1 => sig_strbgen_bytes_ireg2(2),
      I2 => sig_strbgen_bytes_ireg2(1),
      I3 => sig_strbgen_addr_ireg2(0),
      I4 => sig_strbgen_addr_ireg2(1),
      O => sig_xfer_strt_strb_im2(3)
    );
\sig_xfer_strt_strb_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(0),
      Q => sig_xfer_strt_strb_ireg3(0),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(1),
      Q => sig_xfer_strt_strb_ireg3(1),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(2),
      Q => sig_xfer_strt_strb_ireg3(2),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(3),
      Q => sig_xfer_strt_strb_ireg3(3),
      R => \^sig_mmap_reset_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_cdma_0_axi_datamover_rd_status_cntl is
  port (
    I4 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_rsc2stat_status_valid : out STD_LOGIC;
    sig_rsc2data_ready : out STD_LOGIC;
    sig_rd_sts_interr_reg0 : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_rd_sts_decerr_reg0 : in STD_LOGIC;
    sig_rd_sts_reg_full0 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_data2rsc_valid : in STD_LOGIC;
    sig_data2rsc_slverr : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0_axi_datamover_rd_status_cntl : entity is "axi_datamover_rd_status_cntl";
end axi_cdma_0_axi_datamover_rd_status_cntl;

architecture STRUCTURE of axi_cdma_0_axi_datamover_rd_status_cntl is
  signal \^i4\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \n_0_sig_rd_sts_tag_reg[3]_i_1\ : STD_LOGIC;
  signal sig_push_rd_sts_reg : STD_LOGIC;
  signal sig_rd_sts_slverr_reg0 : STD_LOGIC;
  signal \^sig_rsc2data_ready\ : STD_LOGIC;
  signal \^sig_rsc2stat_status_valid\ : STD_LOGIC;
begin
  I4(6 downto 0) <= \^i4\(6 downto 0);
  sig_rsc2data_ready <= \^sig_rsc2data_ready\;
  sig_rsc2stat_status_valid <= \^sig_rsc2stat_status_valid\;
sig_rd_sts_decerr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_decerr_reg0,
      Q => \^i4\(5),
      R => \n_0_sig_rd_sts_tag_reg[3]_i_1\
    );
sig_rd_sts_interr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_interr_reg0,
      Q => \^i4\(4),
      R => \n_0_sig_rd_sts_tag_reg[3]_i_1\
    );
sig_rd_sts_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_rd_sts_reg,
      D => I1,
      Q => \^sig_rsc2data_ready\,
      S => \n_0_sig_rd_sts_tag_reg[3]_i_1\
    );
sig_rd_sts_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_reg_full0,
      Q => \^sig_rsc2stat_status_valid\,
      R => \n_0_sig_rd_sts_tag_reg[3]_i_1\
    );
\sig_rd_sts_slverr_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^i4\(6),
      I1 => sig_data2rsc_slverr,
      O => sig_rd_sts_slverr_reg0
    );
sig_rd_sts_slverr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_slverr_reg0,
      Q => \^i4\(6),
      R => \n_0_sig_rd_sts_tag_reg[3]_i_1\
    );
\sig_rd_sts_tag_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
    port map (
      I0 => \^sig_rsc2stat_status_valid\,
      I1 => sig_stat2rsc_status_ready,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \n_0_sig_rd_sts_tag_reg[3]_i_1\
    );
\sig_rd_sts_tag_reg[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^sig_rsc2data_ready\,
      I1 => sig_data2rsc_valid,
      O => sig_push_rd_sts_reg
    );
\sig_rd_sts_tag_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_rd_sts_reg,
      D => D(0),
      Q => \^i4\(0),
      R => \n_0_sig_rd_sts_tag_reg[3]_i_1\
    );
\sig_rd_sts_tag_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_rd_sts_reg,
      D => D(1),
      Q => \^i4\(1),
      R => \n_0_sig_rd_sts_tag_reg[3]_i_1\
    );
\sig_rd_sts_tag_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_rd_sts_reg,
      D => D(2),
      Q => \^i4\(2),
      R => \n_0_sig_rd_sts_tag_reg[3]_i_1\
    );
\sig_rd_sts_tag_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_rd_sts_reg,
      D => D(3),
      Q => \^i4\(3),
      R => \n_0_sig_rd_sts_tag_reg[3]_i_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_cdma_0_axi_datamover_reset is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC;
    sig_dm_s2mm_halt_cmplt : out STD_LOGIC;
    sig_rst2dm_resetn : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_sgcntl2rst_halt_cmplt : in STD_LOGIC;
    sig_cntlr2rst_halt_cmplt : in STD_LOGIC;
    sig_dm_mm2s_halt_cmplt : in STD_LOGIC;
    sig_rst2s2mm_halt : in STD_LOGIC;
    sig_halt_request0 : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0_axi_datamover_reset : entity is "axi_datamover_reset";
end axi_cdma_0_axi_datamover_reset;

architecture STRUCTURE of axi_cdma_0_axi_datamover_reset is
  signal \^o1\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal n_0_sig_halt_cmplt_i_1 : STD_LOGIC;
  signal \^sig_dm_s2mm_halt_cmplt\ : STD_LOGIC;
begin
  O1 <= \^o1\;
  SR(0) <= \^sr\(0);
  sig_dm_s2mm_halt_cmplt <= \^sig_dm_s2mm_halt_cmplt\;
sig_cmd_stat_rst_user_reg_n_cdc_from_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_rst2dm_resetn,
      Q => \^o1\,
      R => '0'
    );
sig_halt_cmplt_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => I1,
      I1 => \^sig_dm_s2mm_halt_cmplt\,
      O => n_0_sig_halt_cmplt_i_1
    );
\sig_halt_cmplt_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
    port map (
      I0 => sig_sgcntl2rst_halt_cmplt,
      I1 => sig_cntlr2rst_halt_cmplt,
      I2 => \^sig_dm_s2mm_halt_cmplt\,
      I3 => sig_dm_mm2s_halt_cmplt,
      I4 => sig_rst2s2mm_halt,
      I5 => sig_halt_request0,
      O => O3
    );
sig_halt_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_halt_cmplt_i_1,
      Q => \^sig_dm_s2mm_halt_cmplt\,
      R => \^sr\(0)
    );
sig_s_h_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => I2,
      Q => O2,
      R => \^sr\(0)
    );
\sig_strb_reg_out[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o1\,
      O => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_cdma_0_axi_datamover_reset_12 is
  port (
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_rst2all_stop_request : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_dm_mm2s_halt_cmplt : out STD_LOGIC;
    sig_rst2dm_resetn : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0_axi_datamover_reset_12 : entity is "axi_datamover_reset";
end axi_cdma_0_axi_datamover_reset_12;

architecture STRUCTURE of axi_cdma_0_axi_datamover_reset_12 is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal n_0_sig_halt_cmplt_i_2 : STD_LOGIC;
  signal \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\ : STD_LOGIC;
  signal \^sig_dm_mm2s_halt_cmplt\ : STD_LOGIC;
begin
  SR(0) <= \^sr\(0);
  sig_cmd_stat_rst_user_reg_n_cdc_from_reg <= \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\;
  sig_dm_mm2s_halt_cmplt <= \^sig_dm_mm2s_halt_cmplt\;
\sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_rst2dm_resetn,
      Q => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      R => '0'
    );
sig_halt_cmplt_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      O => \^sr\(0)
    );
sig_halt_cmplt_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => I2,
      I1 => \^sig_dm_mm2s_halt_cmplt\,
      O => n_0_sig_halt_cmplt_i_2
    );
sig_halt_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_halt_cmplt_i_2,
      Q => \^sig_dm_mm2s_halt_cmplt\,
      R => \^sr\(0)
    );
sig_s_h_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => I1,
      Q => sig_rst2all_stop_request,
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_cdma_0_axi_datamover_skid2mm_buf is
  port (
    p_0_in3_in : out STD_LOGIC;
    sig_skid2data_wready : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    sig_last_skid_reg : out STD_LOGIC;
    m_axi_wlast : out STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_data2skid_wlast : in STD_LOGIC;
    sig_last_skid_mux_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_mmap_reset_reg : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    I2 : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0_axi_datamover_skid2mm_buf : entity is "axi_datamover_skid2mm_buf";
end axi_cdma_0_axi_datamover_skid2mm_buf;

architecture STRUCTURE of axi_cdma_0_axi_datamover_skid2mm_buf is
  signal n_0_sig_m_valid_dup_i_1 : STD_LOGIC;
  signal n_0_sig_s_ready_dup_i_1 : STD_LOGIC;
  signal sig_data_reg_out_en : STD_LOGIC;
  signal sig_data_skid_mux_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_data_skid_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup : signal is "no";
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  attribute equivalent_register_removal of sig_m_valid_out : signal is "no";
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup : signal is "no";
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_out : signal is "no";
  attribute KEEP : string;
  attribute KEEP of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute KEEP of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute KEEP of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute KEEP of sig_s_ready_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
begin
  m_axi_wvalid <= sig_m_valid_out;
  p_0_in3_in <= sig_s_ready_dup;
  sig_skid2data_wready <= sig_s_ready_out;
\sig_data_reg_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(0),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(0),
      O => sig_data_skid_mux_out(0)
    );
\sig_data_reg_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(10),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(10),
      O => sig_data_skid_mux_out(10)
    );
\sig_data_reg_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(11),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(11),
      O => sig_data_skid_mux_out(11)
    );
\sig_data_reg_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(12),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(12),
      O => sig_data_skid_mux_out(12)
    );
\sig_data_reg_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(13),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(13),
      O => sig_data_skid_mux_out(13)
    );
\sig_data_reg_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(14),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(14),
      O => sig_data_skid_mux_out(14)
    );
\sig_data_reg_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(15),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(15),
      O => sig_data_skid_mux_out(15)
    );
\sig_data_reg_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(16),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(16),
      O => sig_data_skid_mux_out(16)
    );
\sig_data_reg_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(17),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(17),
      O => sig_data_skid_mux_out(17)
    );
\sig_data_reg_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(18),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(18),
      O => sig_data_skid_mux_out(18)
    );
\sig_data_reg_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(19),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(19),
      O => sig_data_skid_mux_out(19)
    );
\sig_data_reg_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(1),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(1),
      O => sig_data_skid_mux_out(1)
    );
\sig_data_reg_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(20),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(20),
      O => sig_data_skid_mux_out(20)
    );
\sig_data_reg_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(21),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(21),
      O => sig_data_skid_mux_out(21)
    );
\sig_data_reg_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(22),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(22),
      O => sig_data_skid_mux_out(22)
    );
\sig_data_reg_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(23),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(23),
      O => sig_data_skid_mux_out(23)
    );
\sig_data_reg_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(24),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(24),
      O => sig_data_skid_mux_out(24)
    );
\sig_data_reg_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(25),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(25),
      O => sig_data_skid_mux_out(25)
    );
\sig_data_reg_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(26),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(26),
      O => sig_data_skid_mux_out(26)
    );
\sig_data_reg_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(27),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(27),
      O => sig_data_skid_mux_out(27)
    );
\sig_data_reg_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(28),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(28),
      O => sig_data_skid_mux_out(28)
    );
\sig_data_reg_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(29),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(29),
      O => sig_data_skid_mux_out(29)
    );
\sig_data_reg_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(2),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(2),
      O => sig_data_skid_mux_out(2)
    );
\sig_data_reg_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(30),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(30),
      O => sig_data_skid_mux_out(30)
    );
\sig_data_reg_out[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => m_axi_wready,
      I1 => sig_m_valid_dup,
      O => sig_data_reg_out_en
    );
\sig_data_reg_out[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(31),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(31),
      O => sig_data_skid_mux_out(31)
    );
\sig_data_reg_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(3),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(3),
      O => sig_data_skid_mux_out(3)
    );
\sig_data_reg_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(4),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(4),
      O => sig_data_skid_mux_out(4)
    );
\sig_data_reg_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(5),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(5),
      O => sig_data_skid_mux_out(5)
    );
\sig_data_reg_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(6),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(6),
      O => sig_data_skid_mux_out(6)
    );
\sig_data_reg_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(7),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(7),
      O => sig_data_skid_mux_out(7)
    );
\sig_data_reg_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(8),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(8),
      O => sig_data_skid_mux_out(8)
    );
\sig_data_reg_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(9),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(9),
      O => sig_data_skid_mux_out(9)
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(0),
      Q => m_axi_wdata(0),
      R => '0'
    );
\sig_data_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(10),
      Q => m_axi_wdata(10),
      R => '0'
    );
\sig_data_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(11),
      Q => m_axi_wdata(11),
      R => '0'
    );
\sig_data_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(12),
      Q => m_axi_wdata(12),
      R => '0'
    );
\sig_data_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(13),
      Q => m_axi_wdata(13),
      R => '0'
    );
\sig_data_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(14),
      Q => m_axi_wdata(14),
      R => '0'
    );
\sig_data_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(15),
      Q => m_axi_wdata(15),
      R => '0'
    );
\sig_data_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(16),
      Q => m_axi_wdata(16),
      R => '0'
    );
\sig_data_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(17),
      Q => m_axi_wdata(17),
      R => '0'
    );
\sig_data_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(18),
      Q => m_axi_wdata(18),
      R => '0'
    );
\sig_data_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(19),
      Q => m_axi_wdata(19),
      R => '0'
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(1),
      Q => m_axi_wdata(1),
      R => '0'
    );
\sig_data_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(20),
      Q => m_axi_wdata(20),
      R => '0'
    );
\sig_data_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(21),
      Q => m_axi_wdata(21),
      R => '0'
    );
\sig_data_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(22),
      Q => m_axi_wdata(22),
      R => '0'
    );
\sig_data_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(23),
      Q => m_axi_wdata(23),
      R => '0'
    );
\sig_data_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(24),
      Q => m_axi_wdata(24),
      R => '0'
    );
\sig_data_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(25),
      Q => m_axi_wdata(25),
      R => '0'
    );
\sig_data_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(26),
      Q => m_axi_wdata(26),
      R => '0'
    );
\sig_data_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(27),
      Q => m_axi_wdata(27),
      R => '0'
    );
\sig_data_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(28),
      Q => m_axi_wdata(28),
      R => '0'
    );
\sig_data_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(29),
      Q => m_axi_wdata(29),
      R => '0'
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(2),
      Q => m_axi_wdata(2),
      R => '0'
    );
\sig_data_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(30),
      Q => m_axi_wdata(30),
      R => '0'
    );
\sig_data_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(31),
      Q => m_axi_wdata(31),
      R => '0'
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(3),
      Q => m_axi_wdata(3),
      R => '0'
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(4),
      Q => m_axi_wdata(4),
      R => '0'
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(5),
      Q => m_axi_wdata(5),
      R => '0'
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(6),
      Q => m_axi_wdata(6),
      R => '0'
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(7),
      Q => m_axi_wdata(7),
      R => '0'
    );
\sig_data_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(8),
      Q => m_axi_wdata(8),
      R => '0'
    );
\sig_data_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(9),
      Q => m_axi_wdata(9),
      R => '0'
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(0),
      Q => sig_data_skid_reg(0),
      R => '0'
    );
\sig_data_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(10),
      Q => sig_data_skid_reg(10),
      R => '0'
    );
\sig_data_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(11),
      Q => sig_data_skid_reg(11),
      R => '0'
    );
\sig_data_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(12),
      Q => sig_data_skid_reg(12),
      R => '0'
    );
\sig_data_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(13),
      Q => sig_data_skid_reg(13),
      R => '0'
    );
\sig_data_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(14),
      Q => sig_data_skid_reg(14),
      R => '0'
    );
\sig_data_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(15),
      Q => sig_data_skid_reg(15),
      R => '0'
    );
\sig_data_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(16),
      Q => sig_data_skid_reg(16),
      R => '0'
    );
\sig_data_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(17),
      Q => sig_data_skid_reg(17),
      R => '0'
    );
\sig_data_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(18),
      Q => sig_data_skid_reg(18),
      R => '0'
    );
\sig_data_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(19),
      Q => sig_data_skid_reg(19),
      R => '0'
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(1),
      Q => sig_data_skid_reg(1),
      R => '0'
    );
\sig_data_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(20),
      Q => sig_data_skid_reg(20),
      R => '0'
    );
\sig_data_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(21),
      Q => sig_data_skid_reg(21),
      R => '0'
    );
\sig_data_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(22),
      Q => sig_data_skid_reg(22),
      R => '0'
    );
\sig_data_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(23),
      Q => sig_data_skid_reg(23),
      R => '0'
    );
\sig_data_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(24),
      Q => sig_data_skid_reg(24),
      R => '0'
    );
\sig_data_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(25),
      Q => sig_data_skid_reg(25),
      R => '0'
    );
\sig_data_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(26),
      Q => sig_data_skid_reg(26),
      R => '0'
    );
\sig_data_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(27),
      Q => sig_data_skid_reg(27),
      R => '0'
    );
\sig_data_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(28),
      Q => sig_data_skid_reg(28),
      R => '0'
    );
\sig_data_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(29),
      Q => sig_data_skid_reg(29),
      R => '0'
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(2),
      Q => sig_data_skid_reg(2),
      R => '0'
    );
\sig_data_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(30),
      Q => sig_data_skid_reg(30),
      R => '0'
    );
\sig_data_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(31),
      Q => sig_data_skid_reg(31),
      R => '0'
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(3),
      Q => sig_data_skid_reg(3),
      R => '0'
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(4),
      Q => sig_data_skid_reg(4),
      R => '0'
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(5),
      Q => sig_data_skid_reg(5),
      R => '0'
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(6),
      Q => sig_data_skid_reg(6),
      R => '0'
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(7),
      Q => sig_data_skid_reg(7),
      R => '0'
    );
\sig_data_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(8),
      Q => sig_data_skid_reg(8),
      R => '0'
    );
\sig_data_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(9),
      Q => sig_data_skid_reg(9),
      R => '0'
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_last_skid_mux_out,
      Q => m_axi_wlast,
      R => SR(0)
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => sig_data2skid_wlast,
      Q => sig_last_skid_reg,
      R => SR(0)
    );
sig_m_valid_dup_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005DDD0000"
    )
    port map (
      I0 => I2,
      I1 => sig_m_valid_dup,
      I2 => sig_s_ready_dup,
      I3 => m_axi_wready,
      I4 => I1,
      I5 => sig_mmap_reset_reg,
      O => n_0_sig_m_valid_dup_i_1
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_m_valid_dup_i_1,
      Q => sig_m_valid_dup,
      R => '0'
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_m_valid_dup_i_1,
      Q => sig_m_valid_out,
      R => '0'
    );
sig_s_ready_dup_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAAA8A8A8A8"
    )
    port map (
      I0 => I1,
      I1 => sig_mmap_reset_reg,
      I2 => m_axi_wready,
      I3 => I2,
      I4 => sig_m_valid_dup,
      I5 => sig_s_ready_dup,
      O => n_0_sig_s_ready_dup_i_1
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_s_ready_dup_i_1,
      Q => sig_s_ready_dup,
      R => '0'
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_s_ready_dup_i_1,
      Q => sig_s_ready_out,
      R => '0'
    );
\sig_strb_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => I3(0),
      Q => m_axi_wstrb(0),
      R => SR(0)
    );
\sig_strb_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => I3(1),
      Q => m_axi_wstrb(1),
      R => SR(0)
    );
\sig_strb_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => I3(2),
      Q => m_axi_wstrb(2),
      R => SR(0)
    );
\sig_strb_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => I3(3),
      Q => m_axi_wstrb(3),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(0),
      Q => Q(0),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(1),
      Q => Q(1),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(2),
      Q => Q(2),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(3),
      Q => Q(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_cdma_0_axi_sg_addr_cntl is
  port (
    m_axi_sg_arvalid : out STD_LOGIC;
    sig_addr2rsc_cmd_fifo_empty : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_push_addr_reg1_out : in STD_LOGIC;
    sm_set_error : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_halt_reg : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    m_axi_sg_arready : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_cmd2mstr_cmd_valid : in STD_LOGIC;
    sig_cmd_reg_empty : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0_axi_sg_addr_cntl : entity is "axi_sg_addr_cntl";
end axi_cdma_0_axi_sg_addr_cntl;

architecture STRUCTURE of axi_cdma_0_axi_sg_addr_cntl is
  signal \n_0_sig_addr_reg_empty_i_1__1\ : STD_LOGIC;
  signal n_0_sig_addr_reg_full_i_1 : STD_LOGIC;
  signal n_0_sig_addr_valid_reg_i_1 : STD_LOGIC;
  signal sig_addr2rsc_calc_error : STD_LOGIC;
  signal \^sig_addr2rsc_cmd_fifo_empty\ : STD_LOGIC;
  signal sig_addr_reg_full : STD_LOGIC;
  signal sig_posted_to_axi : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_posted_to_axi : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_posted_to_axi : signal is "no";
  signal sig_posted_to_axi_2 : STD_LOGIC;
  attribute RTL_KEEP of sig_posted_to_axi_2 : signal is "true";
  attribute equivalent_register_removal of sig_posted_to_axi_2 : signal is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_empty_reg_i_2__0\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \sig_addr_reg_empty_i_1__1\ : label is "soft_lutpair224";
  attribute KEEP : string;
  attribute KEEP of sig_posted_to_axi_2_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_2_reg : label is "no";
  attribute KEEP of sig_posted_to_axi_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_reg : label is "no";
begin
  sig_addr2rsc_cmd_fifo_empty <= \^sig_addr2rsc_cmd_fifo_empty\;
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => sig_halt_reg,
      I1 => \^sig_addr2rsc_cmd_fifo_empty\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_cmd_reg_empty,
      O => O2
    );
\sig_addr_reg_empty_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => \^sig_addr2rsc_cmd_fifo_empty\,
      I1 => sig_halt_reg,
      I2 => sig_mstr2addr_cmd_valid,
      O => \n_0_sig_addr_reg_empty_i_1__1\
    );
sig_addr_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_addr_reg_empty_i_1__1\,
      Q => \^sig_addr2rsc_cmd_fifo_empty\,
      S => n_0_sig_addr_valid_reg_i_1
    );
sig_addr_reg_full_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8C808C8"
    )
    port map (
      I0 => sig_push_addr_reg1_out,
      I1 => I2,
      I2 => sig_addr_reg_full,
      I3 => m_axi_sg_arready,
      I4 => sig_addr2rsc_calc_error,
      O => n_0_sig_addr_reg_full_i_1
    );
sig_addr_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_addr_reg_full_i_1,
      Q => sig_addr_reg_full,
      R => '0'
    );
sig_addr_valid_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
    port map (
      I0 => sig_addr2rsc_calc_error,
      I1 => m_axi_sg_arready,
      I2 => sig_addr_reg_full,
      I3 => I2,
      O => n_0_sig_addr_valid_reg_i_1
    );
sig_addr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => I1,
      Q => m_axi_sg_arvalid,
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_btt_is_zero_reg_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => sig_halt_reg,
      I1 => \^sig_addr2rsc_cmd_fifo_empty\,
      I2 => I2,
      O => O1
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sm_set_error,
      Q => sig_addr2rsc_calc_error,
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(0),
      Q => m_axi_sg_araddr(0),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(10),
      Q => m_axi_sg_araddr(10),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(11),
      Q => m_axi_sg_araddr(11),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(12),
      Q => m_axi_sg_araddr(12),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(13),
      Q => m_axi_sg_araddr(13),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(14),
      Q => m_axi_sg_araddr(14),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(15),
      Q => m_axi_sg_araddr(15),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(16),
      Q => m_axi_sg_araddr(16),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(17),
      Q => m_axi_sg_araddr(17),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(18),
      Q => m_axi_sg_araddr(18),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(19),
      Q => m_axi_sg_araddr(19),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(1),
      Q => m_axi_sg_araddr(1),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(20),
      Q => m_axi_sg_araddr(20),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(21),
      Q => m_axi_sg_araddr(21),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(22),
      Q => m_axi_sg_araddr(22),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(23),
      Q => m_axi_sg_araddr(23),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(24),
      Q => m_axi_sg_araddr(24),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(25),
      Q => m_axi_sg_araddr(25),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(26),
      Q => m_axi_sg_araddr(26),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(27),
      Q => m_axi_sg_araddr(27),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(28),
      Q => m_axi_sg_araddr(28),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(29),
      Q => m_axi_sg_araddr(29),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(2),
      Q => m_axi_sg_araddr(2),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(30),
      Q => m_axi_sg_araddr(30),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(31),
      Q => m_axi_sg_araddr(31),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(3),
      Q => m_axi_sg_araddr(3),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(4),
      Q => m_axi_sg_araddr(4),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(5),
      Q => m_axi_sg_araddr(5),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(6),
      Q => m_axi_sg_araddr(6),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(7),
      Q => m_axi_sg_araddr(7),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(8),
      Q => m_axi_sg_araddr(8),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(9),
      Q => m_axi_sg_araddr(9),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => I3(0),
      Q => m_axi_sg_arburst(0),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_burst_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => I3(1),
      Q => m_axi_sg_arburst(1),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_len_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => '1',
      Q => m_axi_sg_arlen(0),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_len_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => '1',
      Q => m_axi_sg_arlen(1),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_len_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => '1',
      Q => m_axi_sg_arlen(2),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_len_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => m_axi_sg_arlen(3),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_len_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => m_axi_sg_arlen(4),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_len_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => m_axi_sg_arlen(5),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_len_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => m_axi_sg_arlen(6),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_len_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => m_axi_sg_arlen(7),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_size_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => m_axi_sg_arsize(0),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_size_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => '1',
      Q => m_axi_sg_arsize(1),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_size_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => m_axi_sg_arsize(2),
      R => n_0_sig_addr_valid_reg_i_1
    );
sig_posted_to_axi_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_push_addr_reg1_out,
      Q => sig_posted_to_axi_2,
      R => SR(0)
    );
sig_posted_to_axi_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_push_addr_reg1_out,
      Q => sig_posted_to_axi,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_cdma_0_axi_sg_addr_cntl__parameterized0\ is
  port (
    sig_addr2data_addr_posted : out STD_LOGIC;
    m_axi_sg_awvalid : out STD_LOGIC;
    sig_addr2wsc_cmd_fifo_empty : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    m_axi_sg_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_push_addr_reg1_out : in STD_LOGIC;
    sig_calc2dm_calc_err : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    sig_data2all_tlast_error : in STD_LOGIC;
    I4 : in STD_LOGIC;
    m_axi_sg_awready : in STD_LOGIC;
    sig_cmd2mstr_cmd_valid : in STD_LOGIC;
    sig_cmd_reg_empty : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I5 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0_axi_sg_addr_cntl__parameterized0\ : entity is "axi_sg_addr_cntl";
end \axi_cdma_0_axi_sg_addr_cntl__parameterized0\;

architecture STRUCTURE of \axi_cdma_0_axi_sg_addr_cntl__parameterized0\ is
  signal n_0_sig_addr_reg_full_i_1 : STD_LOGIC;
  signal \n_0_sig_addr_valid_reg_i_1__0\ : STD_LOGIC;
  signal sig_addr2wsc_calc_error : STD_LOGIC;
  signal \^sig_addr2wsc_cmd_fifo_empty\ : STD_LOGIC;
  signal sig_addr_reg_full : STD_LOGIC;
  signal sig_posted_to_axi : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_posted_to_axi : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_posted_to_axi : signal is "no";
  signal sig_posted_to_axi_2 : STD_LOGIC;
  attribute RTL_KEEP of sig_posted_to_axi_2 : signal is "true";
  attribute equivalent_register_removal of sig_posted_to_axi_2 : signal is "no";
  attribute KEEP : string;
  attribute KEEP of sig_posted_to_axi_2_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_2_reg : label is "no";
  attribute KEEP of sig_posted_to_axi_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_reg : label is "no";
begin
  sig_addr2data_addr_posted <= sig_posted_to_axi;
  sig_addr2wsc_cmd_fifo_empty <= \^sig_addr2wsc_cmd_fifo_empty\;
\USE_SINGLE_REG.sig_regfifo_full_reg_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
    port map (
      I0 => \^sig_addr2wsc_cmd_fifo_empty\,
      I1 => I3,
      I2 => sig_data2all_tlast_error,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => sig_cmd_reg_empty,
      O => O2
    );
sig_addr_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => I2,
      Q => \^sig_addr2wsc_cmd_fifo_empty\,
      S => \n_0_sig_addr_valid_reg_i_1__0\
    );
sig_addr_reg_full_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8C808C8"
    )
    port map (
      I0 => sig_push_addr_reg1_out,
      I1 => I4,
      I2 => sig_addr_reg_full,
      I3 => m_axi_sg_awready,
      I4 => sig_addr2wsc_calc_error,
      O => n_0_sig_addr_reg_full_i_1
    );
sig_addr_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_addr_reg_full_i_1,
      Q => sig_addr_reg_full,
      R => '0'
    );
\sig_addr_valid_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
    port map (
      I0 => sig_addr2wsc_calc_error,
      I1 => m_axi_sg_awready,
      I2 => sig_addr_reg_full,
      I3 => I4,
      O => \n_0_sig_addr_valid_reg_i_1__0\
    );
sig_addr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => I1,
      Q => m_axi_sg_awvalid,
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
sig_btt_is_zero_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => \^sig_addr2wsc_cmd_fifo_empty\,
      I1 => I3,
      I2 => sig_data2all_tlast_error,
      I3 => I4,
      O => O1
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_calc2dm_calc_err,
      Q => sig_addr2wsc_calc_error,
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(0),
      Q => m_axi_sg_awaddr(0),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(10),
      Q => m_axi_sg_awaddr(10),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(11),
      Q => m_axi_sg_awaddr(11),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(12),
      Q => m_axi_sg_awaddr(12),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(13),
      Q => m_axi_sg_awaddr(13),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(14),
      Q => m_axi_sg_awaddr(14),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(15),
      Q => m_axi_sg_awaddr(15),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(16),
      Q => m_axi_sg_awaddr(16),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(17),
      Q => m_axi_sg_awaddr(17),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(18),
      Q => m_axi_sg_awaddr(18),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(19),
      Q => m_axi_sg_awaddr(19),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(1),
      Q => m_axi_sg_awaddr(1),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(20),
      Q => m_axi_sg_awaddr(20),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(21),
      Q => m_axi_sg_awaddr(21),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(22),
      Q => m_axi_sg_awaddr(22),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(23),
      Q => m_axi_sg_awaddr(23),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(24),
      Q => m_axi_sg_awaddr(24),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(25),
      Q => m_axi_sg_awaddr(25),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(26),
      Q => m_axi_sg_awaddr(26),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(27),
      Q => m_axi_sg_awaddr(27),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(28),
      Q => m_axi_sg_awaddr(28),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(29),
      Q => m_axi_sg_awaddr(29),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(2),
      Q => m_axi_sg_awaddr(2),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(30),
      Q => m_axi_sg_awaddr(30),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(31),
      Q => m_axi_sg_awaddr(31),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(3),
      Q => m_axi_sg_awaddr(3),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(4),
      Q => m_axi_sg_awaddr(4),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(5),
      Q => m_axi_sg_awaddr(5),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(6),
      Q => m_axi_sg_awaddr(6),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(7),
      Q => m_axi_sg_awaddr(7),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(8),
      Q => m_axi_sg_awaddr(8),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(9),
      Q => m_axi_sg_awaddr(9),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => I5(0),
      Q => m_axi_sg_awburst(0),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_burst_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => I5(1),
      Q => m_axi_sg_awburst(1),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_len_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => m_axi_sg_awlen(0),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_len_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => m_axi_sg_awlen(1),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_len_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => m_axi_sg_awlen(2),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_len_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => m_axi_sg_awlen(3),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_len_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => m_axi_sg_awlen(4),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_len_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => m_axi_sg_awlen(5),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_len_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => m_axi_sg_awlen(6),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_len_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => m_axi_sg_awlen(7),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_size_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => m_axi_sg_awsize(0),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_size_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => '1',
      Q => m_axi_sg_awsize(1),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_size_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => m_axi_sg_awsize(2),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
sig_posted_to_axi_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_push_addr_reg1_out,
      Q => sig_posted_to_axi_2,
      R => SR(0)
    );
sig_posted_to_axi_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_push_addr_reg1_out,
      Q => sig_posted_to_axi,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_cdma_0_axi_sg_fifo is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    p_18_out : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_cmd_reg_empty : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0_axi_sg_fifo : entity is "axi_sg_fifo";
end axi_cdma_0_axi_sg_fifo;

architecture STRUCTURE of axi_cdma_0_axi_sg_fifo is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_is_zero_reg_i_2__0\ : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal sig_push_regfifo : STD_LOGIC;
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  O5 <= \^o5\;
\USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o3\,
      I1 => p_18_out,
      O => sig_push_regfifo
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => '0',
      Q => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\,
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => '0',
      Q => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]\,
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => '1',
      Q => Q(0),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => '1',
      Q => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]\,
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => '0',
      Q => Q(1),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => '0',
      Q => Q(2),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => '1',
      Q => Q(3),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => '1',
      Q => Q(4),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I5(0),
      Q => Q(5),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I5(1),
      Q => Q(6),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I5(2),
      Q => Q(7),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I5(3),
      Q => Q(8),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => '0',
      Q => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]\,
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I5(4),
      Q => Q(9),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I5(5),
      Q => Q(10),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I5(6),
      Q => Q(11),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I5(7),
      Q => Q(12),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I5(8),
      Q => Q(13),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I5(9),
      Q => Q(14),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I5(10),
      Q => Q(15),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I5(11),
      Q => Q(16),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I5(12),
      Q => Q(17),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I5(13),
      Q => Q(18),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => '0',
      Q => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\,
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I5(14),
      Q => Q(19),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I5(15),
      Q => Q(20),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I5(16),
      Q => Q(21),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I5(17),
      Q => Q(22),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I5(18),
      Q => Q(23),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I5(19),
      Q => Q(24),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I5(20),
      Q => Q(25),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I5(21),
      Q => Q(26),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I5(22),
      Q => Q(27),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I5(23),
      Q => Q(28),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => '0',
      Q => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\,
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I5(24),
      Q => Q(29),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I5(25),
      Q => Q(30),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I5(26),
      Q => Q(31),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I5(27),
      Q => Q(32),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => '0',
      Q => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\,
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE0000"
    )
    port map (
      I0 => I1,
      I1 => \^o3\,
      I2 => p_18_out,
      I3 => sig_init_done,
      I4 => I2,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1\,
      Q => \^o3\,
      R => '0'
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA00"
    )
    port map (
      I0 => \^o5\,
      I1 => p_18_out,
      I2 => \^o3\,
      I3 => I2,
      I4 => I1,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\,
      Q => \^o5\,
      R => '0'
    );
\sig_btt_is_zero_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFF000040000000"
    )
    port map (
      I0 => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\,
      I1 => \n_0_sig_btt_is_zero_reg_i_2__0\,
      I2 => \^o5\,
      I3 => sig_cmd_reg_empty,
      I4 => I3,
      I5 => I4,
      O => O4
    );
\sig_btt_is_zero_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]\,
      I1 => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]\,
      I2 => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\,
      I3 => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\,
      I4 => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]\,
      I5 => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\,
      O => \n_0_sig_btt_is_zero_reg_i_2__0\
    );
\sig_cmd_reg_empty_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_cmd_reg_empty,
      O => O6
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \^o2\,
      I1 => \^o1\,
      I2 => I2,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => '0'
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \^o1\,
      Q => \^o2\,
      S => SR(0)
    );
sig_init_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => SR(0),
      Q => \^o1\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_cdma_0_axi_sg_fifo_4 is
  port (
    s_axis_ftch_cmd_tready : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    s_axis_ftch_cmd_tvalid : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_cmd_reg_empty : in STD_LOGIC;
    I3 : in STD_LOGIC;
    sig_btt_is_zero_reg : in STD_LOGIC;
    I4 : in STD_LOGIC_VECTOR ( 26 downto 0 );
    sig_init_reg2 : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_addr2rsc_cmd_fifo_empty : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0_axi_sg_fifo_4 : entity is "axi_sg_fifo";
end axi_cdma_0_axi_sg_fifo_4;

architecture STRUCTURE of axi_cdma_0_axi_sg_fifo_4 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o2\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\ : STD_LOGIC;
  signal n_0_sig_btt_is_zero_reg_i_2 : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal \^s_axis_ftch_cmd_tready\ : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal sig_push_regfifo : STD_LOGIC;
begin
  D(0) <= \^d\(0);
  O2 <= \^o2\;
  s_axis_ftch_cmd_tready <= \^s_axis_ftch_cmd_tready\;
\GEN_QUEUE.FTCH_QUEUE_I_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => I4(0),
      O => \^d\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^s_axis_ftch_cmd_tready\,
      I1 => s_axis_ftch_cmd_tvalid,
      O => sig_push_regfifo
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => '0',
      Q => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\,
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => '0',
      Q => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]\,
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => '1',
      Q => Q(0),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => '0',
      Q => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]\,
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => '0',
      Q => Q(1),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => '0',
      Q => Q(2),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => '0',
      Q => Q(3),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => '0',
      Q => Q(4),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => '0',
      Q => Q(5),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => '0',
      Q => Q(6),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I4(1),
      Q => Q(7),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I4(2),
      Q => Q(8),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => '0',
      Q => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]\,
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I4(3),
      Q => Q(9),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I4(4),
      Q => Q(10),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I4(5),
      Q => Q(11),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I4(6),
      Q => Q(12),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I4(7),
      Q => Q(13),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I4(8),
      Q => Q(14),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I4(9),
      Q => Q(15),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I4(10),
      Q => Q(16),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I4(11),
      Q => Q(17),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I4(12),
      Q => Q(18),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => \^d\(0),
      Q => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\,
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I4(13),
      Q => Q(19),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I4(14),
      Q => Q(20),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I4(15),
      Q => Q(21),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I4(16),
      Q => Q(22),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I4(17),
      Q => Q(23),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I4(18),
      Q => Q(24),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I4(19),
      Q => Q(25),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I4(20),
      Q => Q(26),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I4(21),
      Q => Q(27),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I4(22),
      Q => Q(28),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I4(0),
      Q => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\,
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I4(23),
      Q => Q(29),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I4(24),
      Q => Q(30),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I4(25),
      Q => Q(31),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I4(26),
      Q => Q(32),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => '0',
      Q => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\,
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE0000"
    )
    port map (
      I0 => I1,
      I1 => \^s_axis_ftch_cmd_tready\,
      I2 => s_axis_ftch_cmd_tvalid,
      I3 => sig_init_done,
      I4 => I2,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1\,
      Q => \^s_axis_ftch_cmd_tready\,
      R => '0'
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0CC8888CCCC8888"
    )
    port map (
      I0 => sig_push_regfifo,
      I1 => I2,
      I2 => sig_halt_reg,
      I3 => sig_addr2rsc_cmd_fifo_empty,
      I4 => \^o2\,
      I5 => sig_cmd_reg_empty,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\,
      Q => \^o2\,
      R => '0'
    );
sig_btt_is_zero_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFF000040000000"
    )
    port map (
      I0 => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]\,
      I1 => n_0_sig_btt_is_zero_reg_i_2,
      I2 => \^o2\,
      I3 => sig_cmd_reg_empty,
      I4 => I3,
      I5 => sig_btt_is_zero_reg,
      O => O1
    );
sig_btt_is_zero_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]\,
      I1 => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\,
      I2 => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\,
      I3 => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]\,
      I4 => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\,
      I5 => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\,
      O => n_0_sig_btt_is_zero_reg_i_2
    );
sig_cmd_reg_empty_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => \^o2\,
      I1 => sig_cmd_reg_empty,
      O => O3
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_init_reg2,
      I1 => sig_init_reg,
      I2 => I2,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_cdma_0_axi_sg_fifo__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    updt_decerr_i : out STD_LOGIC;
    updt_interr_i : out STD_LOGIC;
    updt_slverr_i : out STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    p_16_out : in STD_LOGIC;
    sig_rst2sg_resetn : in STD_LOGIC;
    O2 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0_axi_sg_fifo__parameterized0\ : entity is "axi_sg_fifo";
end \axi_cdma_0_axi_sg_fifo__parameterized0\;

architecture STRUCTURE of \axi_cdma_0_axi_sg_fifo__parameterized0\ is
  signal \^o1\ : STD_LOGIC;
  signal m_axis_updt_sts_tdata : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal m_axis_updt_sts_tvalid : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\ : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal sig_push_regfifo : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of updt_decerr_i_i_1 : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of updt_slverr_i_i_1 : label is "soft_lutpair231";
begin
  O1 <= \^o1\;
\USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o1\,
      I1 => sig_wsc2stat_status_valid,
      O => sig_push_regfifo
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(0),
      Q => m_axis_updt_sts_tdata(4),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(1),
      Q => m_axis_updt_sts_tdata(5),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(2),
      Q => m_axis_updt_sts_tdata(6),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(3),
      Q => m_axis_updt_sts_tdata(7),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA080808"
    )
    port map (
      I0 => I2,
      I1 => \^o1\,
      I2 => sig_wsc2stat_status_valid,
      I3 => p_16_out,
      I4 => m_axis_updt_sts_tvalid,
      I5 => sig_init_done,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2\,
      Q => \^o1\,
      R => '0'
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F08080"
    )
    port map (
      I0 => sig_wsc2stat_status_valid,
      I1 => \^o1\,
      I2 => I2,
      I3 => p_16_out,
      I4 => m_axis_updt_sts_tvalid,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\,
      Q => m_axis_updt_sts_tvalid,
      R => '0'
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => O2,
      I1 => I1,
      I2 => I2,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => '0'
    );
updt_decerr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => m_axis_updt_sts_tvalid,
      I1 => m_axis_updt_sts_tdata(5),
      O => updt_decerr_i
    );
updt_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
    port map (
      I0 => m_axis_updt_sts_tdata(4),
      I1 => m_axis_updt_sts_tdata(6),
      I2 => m_axis_updt_sts_tdata(5),
      I3 => m_axis_updt_sts_tdata(7),
      I4 => m_axis_updt_sts_tvalid,
      I5 => sig_rst2sg_resetn,
      O => O5
    );
updt_interr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => m_axis_updt_sts_tvalid,
      I1 => m_axis_updt_sts_tdata(4),
      O => updt_interr_i
    );
updt_slverr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => m_axis_updt_sts_tvalid,
      I1 => m_axis_updt_sts_tdata(6),
      O => updt_slverr_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_cdma_0_axi_sg_fifo__parameterized0_3\ is
  port (
    O1 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    ftch_decerr_i : out STD_LOGIC;
    ftch_interr_i : out STD_LOGIC;
    ftch_slverr_i : out STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    p_16_out : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I5 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0_axi_sg_fifo__parameterized0_3\ : entity is "axi_sg_fifo";
end \axi_cdma_0_axi_sg_fifo__parameterized0_3\;

architecture STRUCTURE of \axi_cdma_0_axi_sg_fifo__parameterized0_3\ is
  signal \^o1\ : STD_LOGIC;
  signal m_axis_ftch_sts_tdata : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal m_axis_ftch_sts_tvalid : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\ : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal sig_push_regfifo : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ftch_decerr_i_i_1 : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of ftch_done_i_1 : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of ftch_interr_i_i_1 : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of ftch_slverr_i_i_1 : label is "soft_lutpair226";
begin
  O1 <= \^o1\;
\USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o1\,
      I1 => sig_rsc2stat_status_valid,
      O => sig_push_regfifo
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I5(0),
      Q => m_axis_ftch_sts_tdata(4),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I5(1),
      Q => m_axis_ftch_sts_tdata(5),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I5(2),
      Q => m_axis_ftch_sts_tdata(6),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I5(3),
      Q => m_axis_ftch_sts_tdata(7),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA080808"
    )
    port map (
      I0 => I2,
      I1 => \^o1\,
      I2 => sig_rsc2stat_status_valid,
      I3 => m_axis_ftch_sts_tvalid,
      I4 => p_16_out,
      I5 => sig_init_done,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0\,
      Q => \^o1\,
      R => '0'
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080F080"
    )
    port map (
      I0 => sig_rsc2stat_status_valid,
      I1 => \^o1\,
      I2 => I2,
      I3 => m_axis_ftch_sts_tvalid,
      I4 => p_16_out,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\,
      Q => m_axis_ftch_sts_tvalid,
      R => '0'
    );
ftch_decerr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => m_axis_ftch_sts_tvalid,
      I1 => m_axis_ftch_sts_tdata(5),
      O => ftch_decerr_i
    );
ftch_done_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => m_axis_ftch_sts_tdata(7),
      I1 => m_axis_ftch_sts_tvalid,
      O => O5
    );
ftch_interr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => m_axis_ftch_sts_tvalid,
      I1 => m_axis_ftch_sts_tdata(4),
      O => ftch_interr_i
    );
ftch_slverr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => m_axis_ftch_sts_tvalid,
      I1 => m_axis_ftch_sts_tdata(6),
      O => ftch_slverr_i
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_init_reg2,
      I1 => sig_init_reg,
      I2 => I2,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_cdma_0_axi_sg_ftch_cmdsts_if is
  port (
    p_16_out : out STD_LOGIC;
    ftch_done : out STD_LOGIC;
    ftch_decerr : out STD_LOGIC;
    ftch_interr : out STD_LOGIC;
    ftch_slverr : out STD_LOGIC;
    s_axis_ftch_cmd_tvalid : out STD_LOGIC;
    O1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_rst2sg_resetn : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    ftch_decerr_i : in STD_LOGIC;
    ftch_interr_i : in STD_LOGIC;
    ftch_slverr_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_ftch_cmd_tready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0_axi_sg_ftch_cmdsts_if : entity is "axi_sg_ftch_cmdsts_if";
end axi_cdma_0_axi_sg_ftch_cmdsts_if;

architecture STRUCTURE of axi_cdma_0_axi_sg_ftch_cmdsts_if is
  signal \^o1\ : STD_LOGIC;
  signal \^ftch_decerr\ : STD_LOGIC;
  signal \^ftch_done\ : STD_LOGIC;
  signal \^ftch_interr\ : STD_LOGIC;
  signal \^ftch_slverr\ : STD_LOGIC;
  signal n_0_ftch_error_i_1 : STD_LOGIC;
  signal n_0_s_axis_ftch_cmd_tvalid_i_1 : STD_LOGIC;
  signal \^s_axis_ftch_cmd_tvalid\ : STD_LOGIC;
begin
  O1 <= \^o1\;
  ftch_decerr <= \^ftch_decerr\;
  ftch_done <= \^ftch_done\;
  ftch_interr <= \^ftch_interr\;
  ftch_slverr <= \^ftch_slverr\;
  s_axis_ftch_cmd_tvalid <= \^s_axis_ftch_cmd_tvalid\;
\ftch_cs[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
    port map (
      I0 => \^ftch_done\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \^o1\,
      O => D(0)
    );
ftch_decerr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => ftch_decerr_i,
      Q => \^ftch_decerr\,
      R => SR(0)
    );
ftch_done_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => I2,
      Q => \^ftch_done\,
      R => SR(0)
    );
ftch_error_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \^ftch_decerr\,
      I1 => \^ftch_interr\,
      I2 => \^ftch_slverr\,
      I3 => \^o1\,
      O => n_0_ftch_error_i_1
    );
ftch_error_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_ftch_error_i_1,
      Q => \^o1\,
      R => SR(0)
    );
ftch_interr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => ftch_interr_i,
      Q => \^ftch_interr\,
      R => SR(0)
    );
ftch_slverr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => ftch_slverr_i,
      Q => \^ftch_slverr\,
      R => SR(0)
    );
m_axis_ftch_sts_tready_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_rst2sg_resetn,
      Q => p_16_out,
      R => '0'
    );
s_axis_ftch_cmd_tvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000FF0010001000"
    )
    port map (
      I0 => \^o1\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => sig_rst2sg_resetn,
      I4 => s_axis_ftch_cmd_tready,
      I5 => \^s_axis_ftch_cmd_tvalid\,
      O => n_0_s_axis_ftch_cmd_tvalid_i_1
    );
s_axis_ftch_cmd_tvalid_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_s_axis_ftch_cmd_tvalid_i_1,
      Q => \^s_axis_ftch_cmd_tvalid\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_cdma_0_axi_sg_ftch_pntr is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 22 downto 0 );
    O2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ch1_sg_idle : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 25 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    I3 : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_ftch_active : in STD_LOGIC;
    O18 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O17 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ch1_nxtdesc_wren : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sig_rst2sg_resetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0_axi_sg_ftch_pntr : entity is "axi_sg_ftch_pntr";
end axi_cdma_0_axi_sg_ftch_pntr;

architecture STRUCTURE of axi_cdma_0_axi_sg_ftch_pntr is
  signal ch1_fetch_address_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ch1_run_stop_d1 : STD_LOGIC;
  signal ch1_use_crntdesc : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[0]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[10]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[11]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[12]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[13]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[14]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[15]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[16]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[17]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[18]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[19]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[1]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[20]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[21]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[22]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[23]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[24]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[25]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[26]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[27]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[28]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[29]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[2]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[30]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[3]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[4]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[5]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[6]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[7]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[8]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[9]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_13\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_14\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_16\ : STD_LOGIC;
  signal \n_0_GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1\ : STD_LOGIC;
  signal \n_1_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8\ : STD_LOGIC;
  signal \n_2_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8\ : STD_LOGIC;
  signal \n_3_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8\ : STD_LOGIC;
  signal \NLW_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute KEEP : string;
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[0]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[10]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[11]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[12]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[13]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[14]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[15]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[16]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[17]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[18]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[19]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[1]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[20]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[21]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[22]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[23]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[24]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[25]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[26]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[27]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[28]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[29]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[2]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[30]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[3]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[4]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[5]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[6]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[7]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[8]\ : label is "yes";
  attribute KEEP of \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[9]\ : label is "yes";
begin
  \out\(22 downto 3) <= ch1_fetch_address_i(31 downto 12);
  \out\(2 downto 0) <= ch1_fetch_address_i(5 downto 3);
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O17(0),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I6(0),
      I4 => ch1_fetch_address_i(0),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[0]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O17(10),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I6(10),
      I4 => ch1_fetch_address_i(10),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[10]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O17(11),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I6(11),
      I4 => ch1_fetch_address_i(11),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[11]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O17(12),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I6(12),
      I4 => ch1_fetch_address_i(12),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[12]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O17(13),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I6(13),
      I4 => ch1_fetch_address_i(13),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[13]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O17(14),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I6(14),
      I4 => ch1_fetch_address_i(14),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[14]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O17(15),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I6(15),
      I4 => ch1_fetch_address_i(15),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[15]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O17(16),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I6(16),
      I4 => ch1_fetch_address_i(16),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[16]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O17(17),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I6(17),
      I4 => ch1_fetch_address_i(17),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[17]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O17(18),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I6(18),
      I4 => ch1_fetch_address_i(18),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[18]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O17(19),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I6(19),
      I4 => ch1_fetch_address_i(19),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[19]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O17(1),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I6(1),
      I4 => ch1_fetch_address_i(1),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[1]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O17(20),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I6(20),
      I4 => ch1_fetch_address_i(20),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[20]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O17(21),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I6(21),
      I4 => ch1_fetch_address_i(21),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[21]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O17(22),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I6(22),
      I4 => ch1_fetch_address_i(22),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[22]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O17(23),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I6(23),
      I4 => ch1_fetch_address_i(23),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[23]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O17(24),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I6(24),
      I4 => ch1_fetch_address_i(24),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[24]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O17(25),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I6(25),
      I4 => ch1_fetch_address_i(25),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[25]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O17(26),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I6(26),
      I4 => ch1_fetch_address_i(26),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[26]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O17(27),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I6(27),
      I4 => ch1_fetch_address_i(27),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[27]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O17(28),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I6(28),
      I4 => ch1_fetch_address_i(28),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[28]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O17(29),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I6(29),
      I4 => ch1_fetch_address_i(29),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[29]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O17(2),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I6(2),
      I4 => ch1_fetch_address_i(2),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[2]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O17(30),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I6(30),
      I4 => ch1_fetch_address_i(30),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[30]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O17(31),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I6(31),
      I4 => ch1_fetch_address_i(31),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O17(3),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I6(3),
      I4 => ch1_fetch_address_i(3),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[3]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O17(4),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I6(4),
      I4 => ch1_fetch_address_i(4),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[4]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O17(5),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I6(5),
      I4 => ch1_fetch_address_i(5),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[5]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O17(6),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I6(6),
      I4 => ch1_fetch_address_i(6),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[6]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O17(7),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I6(7),
      I4 => ch1_fetch_address_i(7),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[7]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O17(8),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I6(8),
      I4 => ch1_fetch_address_i(8),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[8]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
    port map (
      I0 => O17(9),
      I1 => ch1_use_crntdesc,
      I2 => ch1_nxtdesc_wren,
      I3 => I6(9),
      I4 => ch1_fetch_address_i(9),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[9]_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[0]_i_1\,
      Q => ch1_fetch_address_i(0),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[10]_i_1\,
      Q => ch1_fetch_address_i(10),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[11]_i_1\,
      Q => ch1_fetch_address_i(11),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[12]_i_1\,
      Q => ch1_fetch_address_i(12),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[13]_i_1\,
      Q => ch1_fetch_address_i(13),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[14]_i_1\,
      Q => ch1_fetch_address_i(14),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[15]_i_1\,
      Q => ch1_fetch_address_i(15),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[16]_i_1\,
      Q => ch1_fetch_address_i(16),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[17]_i_1\,
      Q => ch1_fetch_address_i(17),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[18]_i_1\,
      Q => ch1_fetch_address_i(18),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[19]_i_1\,
      Q => ch1_fetch_address_i(19),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[1]_i_1\,
      Q => ch1_fetch_address_i(1),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[20]_i_1\,
      Q => ch1_fetch_address_i(20),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[21]_i_1\,
      Q => ch1_fetch_address_i(21),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[22]_i_1\,
      Q => ch1_fetch_address_i(22),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[23]_i_1\,
      Q => ch1_fetch_address_i(23),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[24]_i_1\,
      Q => ch1_fetch_address_i(24),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[25]_i_1\,
      Q => ch1_fetch_address_i(25),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[26]_i_1\,
      Q => ch1_fetch_address_i(26),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[27]_i_1\,
      Q => ch1_fetch_address_i(27),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[28]_i_1\,
      Q => ch1_fetch_address_i(28),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[29]_i_1\,
      Q => ch1_fetch_address_i(29),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[2]_i_1\,
      Q => ch1_fetch_address_i(2),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[30]_i_1\,
      Q => ch1_fetch_address_i(30),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1\,
      Q => ch1_fetch_address_i(31),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[3]_i_1\,
      Q => ch1_fetch_address_i(3),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[4]_i_1\,
      Q => ch1_fetch_address_i(4),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[5]_i_1\,
      Q => ch1_fetch_address_i(5),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[6]_i_1\,
      Q => ch1_fetch_address_i(6),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[7]_i_1\,
      Q => ch1_fetch_address_i(7),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[8]_i_1\,
      Q => ch1_fetch_address_i(8),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_fetch_address_i[9]_i_1\,
      Q => ch1_fetch_address_i(9),
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_run_stop_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => I1,
      Q => ch1_run_stop_d1,
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => ch1_fetch_address_i(11),
      I1 => O18(8),
      I2 => ch1_fetch_address_i(9),
      I3 => O18(6),
      I4 => O18(7),
      I5 => ch1_fetch_address_i(10),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_13\
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => ch1_fetch_address_i(7),
      I1 => O18(4),
      I2 => ch1_fetch_address_i(6),
      I3 => O18(3),
      I4 => O18(5),
      I5 => ch1_fetch_address_i(8),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_14\
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => ch1_fetch_address_i(1),
      I1 => O18(1),
      I2 => ch1_fetch_address_i(0),
      I3 => O18(0),
      I4 => O18(2),
      I5 => ch1_fetch_address_i(2),
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_16\
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => I3,
      Q => ch1_sg_idle,
      R => '0'
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => \n_1_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8\,
      CO(1) => \n_2_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8\,
      CO(0) => \n_3_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_13\,
      S(2) => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_14\,
      S(1) => S(0),
      S(0) => \n_0_GEN_PNTR_FOR_CH1.ch1_sg_idle_i_16\
    );
\GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA00"
    )
    port map (
      I0 => ch1_use_crntdesc,
      I1 => ch1_run_stop_d1,
      I2 => I1,
      I3 => sig_rst2sg_resetn,
      I4 => ch1_nxtdesc_wren,
      O => \n_0_GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1\
    );
\GEN_PNTR_FOR_CH1.ch1_use_crntdesc_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1\,
      Q => ch1_use_crntdesc,
      R => '0'
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ch1_ftch_active,
      I1 => ch1_fetch_address_i(24),
      O => D(18)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ch1_ftch_active,
      I1 => ch1_fetch_address_i(23),
      O => D(17)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ch1_ftch_active,
      I1 => ch1_fetch_address_i(22),
      O => D(16)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ch1_ftch_active,
      I1 => ch1_fetch_address_i(21),
      O => D(15)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ch1_ftch_active,
      I1 => ch1_fetch_address_i(20),
      O => D(14)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ch1_ftch_active,
      I1 => ch1_fetch_address_i(19),
      O => D(13)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ch1_ftch_active,
      I1 => ch1_fetch_address_i(18),
      O => D(12)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ch1_ftch_active,
      I1 => ch1_fetch_address_i(17),
      O => D(11)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ch1_ftch_active,
      I1 => ch1_fetch_address_i(16),
      O => D(10)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ch1_ftch_active,
      I1 => ch1_fetch_address_i(15),
      O => D(9)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ch1_ftch_active,
      I1 => ch1_fetch_address_i(14),
      O => D(8)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ch1_ftch_active,
      I1 => ch1_fetch_address_i(13),
      O => D(7)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ch1_ftch_active,
      I1 => ch1_fetch_address_i(12),
      O => D(6)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ch1_ftch_active,
      I1 => ch1_fetch_address_i(11),
      O => D(5)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ch1_ftch_active,
      I1 => ch1_fetch_address_i(10),
      O => D(4)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ch1_ftch_active,
      I1 => ch1_fetch_address_i(9),
      O => D(3)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ch1_ftch_active,
      I1 => ch1_fetch_address_i(8),
      O => D(2)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ch1_ftch_active,
      I1 => ch1_fetch_address_i(7),
      O => D(1)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ch1_ftch_active,
      I1 => ch1_fetch_address_i(6),
      O => D(0)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ch1_ftch_active,
      I1 => ch1_fetch_address_i(31),
      O => D(25)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ch1_ftch_active,
      I1 => ch1_fetch_address_i(30),
      O => D(24)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ch1_ftch_active,
      I1 => ch1_fetch_address_i(29),
      O => D(23)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ch1_ftch_active,
      I1 => ch1_fetch_address_i(28),
      O => D(22)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ch1_ftch_active,
      I1 => ch1_fetch_address_i(27),
      O => D(21)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ch1_ftch_active,
      I1 => ch1_fetch_address_i(26),
      O => D(20)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ch1_ftch_active,
      I1 => ch1_fetch_address_i(25),
      O => D(19)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O2(31)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O2(30)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O2(21)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O2(20)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O2(19)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O2(18)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O2(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O2(16)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O2(15)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O2(14)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O2(13)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O2(12)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O2(29)
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O2(11)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O2(10)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O2(9)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O2(8)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O2(7)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O2(6)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O2(5)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O2(4)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O2(3)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O2(2)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O2(28)
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O2(1)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O2(0)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O2(27)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O2(26)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O2(25)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O2(24)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O2(23)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O2(22)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_cdma_0_axi_sg_ftch_queue is
  port (
    m_axi_sg_aclk : in STD_LOGIC;
    m_axi_primary_aclk : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    p_reset_n : in STD_LOGIC;
    ch2_sg_idle : in STD_LOGIC;
    desc1_flush : in STD_LOGIC;
    ch1_cntrl_strm_stop : in STD_LOGIC;
    desc2_flush : in STD_LOGIC;
    ftch1_active : in STD_LOGIC;
    ftch2_active : in STD_LOGIC;
    ftch1_queue_empty : out STD_LOGIC;
    ftch2_queue_empty : out STD_LOGIC;
    ftch1_queue_full : out STD_LOGIC;
    ftch2_queue_full : out STD_LOGIC;
    ftch1_pause : out STD_LOGIC;
    ftch2_pause : out STD_LOGIC;
    writing_nxtdesc_in : in STD_LOGIC;
    writing1_curdesc_out : out STD_LOGIC;
    writing2_curdesc_out : out STD_LOGIC;
    ftch_cmnd_wr : in STD_LOGIC;
    ftch_cmnd_data : in STD_LOGIC_VECTOR ( 71 downto 0 );
    m_axis_mm2s_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_tlast : in STD_LOGIC;
    m_axis_mm2s_tvalid : in STD_LOGIC;
    sof_ftch_desc : in STD_LOGIC;
    m_axis1_mm2s_tready : out STD_LOGIC;
    m_axis2_mm2s_tready : out STD_LOGIC;
    data_concat : in STD_LOGIC_VECTOR ( 95 downto 0 );
    data_concat_mcdma : in STD_LOGIC_VECTOR ( 63 downto 0 );
    data_concat_tlast : in STD_LOGIC;
    next_bd : in STD_LOGIC_VECTOR ( 31 downto 0 );
    data_concat_valid : in STD_LOGIC;
    m_axis_ftch_aclk : in STD_LOGIC;
    m_axis_ftch1_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_ftch1_tvalid : out STD_LOGIC;
    m_axis_ftch1_tready : in STD_LOGIC;
    m_axis_ftch1_tlast : out STD_LOGIC;
    m_axis_ftch1_tdata_new : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axis_ftch1_tdata_mcdma_new : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_ftch1_tvalid_new : out STD_LOGIC;
    m_axis_ftch1_desc_available : out STD_LOGIC;
    m_axis_ftch2_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_ftch2_tvalid : out STD_LOGIC;
    m_axis_ftch2_tdata_new : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axis_ftch2_tdata_mcdma_new : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_ftch2_tvalid_new : out STD_LOGIC;
    m_axis_ftch2_desc_available : out STD_LOGIC;
    m_axis_ftch2_tready : in STD_LOGIC;
    m_axis_ftch2_tlast : out STD_LOGIC;
    m_axis_mm2s_cntrl_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_cntrl_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_mm2s_cntrl_tvalid : out STD_LOGIC;
    m_axis_mm2s_cntrl_tready : in STD_LOGIC;
    m_axis_mm2s_cntrl_tlast : out STD_LOGIC
  );
  attribute C_M_AXI_SG_ADDR_WIDTH : integer;
  attribute C_M_AXI_SG_ADDR_WIDTH of axi_cdma_0_axi_sg_ftch_queue : entity is 32;
  attribute C_M_AXIS_SG_TDATA_WIDTH : integer;
  attribute C_M_AXIS_SG_TDATA_WIDTH of axi_cdma_0_axi_sg_ftch_queue : entity is 32;
  attribute C_SG_FTCH_DESC2QUEUE : integer;
  attribute C_SG_FTCH_DESC2QUEUE of axi_cdma_0_axi_sg_ftch_queue : entity is 4;
  attribute C_SG_WORDS_TO_FETCH : integer;
  attribute C_SG_WORDS_TO_FETCH of axi_cdma_0_axi_sg_ftch_queue : entity is 8;
  attribute C_SG2_WORDS_TO_FETCH : integer;
  attribute C_SG2_WORDS_TO_FETCH of axi_cdma_0_axi_sg_ftch_queue : entity is 4;
  attribute C_ENABLE_MULTI_CHANNEL : integer;
  attribute C_ENABLE_MULTI_CHANNEL of axi_cdma_0_axi_sg_ftch_queue : entity is 0;
  attribute C_INCLUDE_MM2S : integer;
  attribute C_INCLUDE_MM2S of axi_cdma_0_axi_sg_ftch_queue : entity is 1;
  attribute C_INCLUDE_S2MM : integer;
  attribute C_INCLUDE_S2MM of axi_cdma_0_axi_sg_ftch_queue : entity is 0;
  attribute C_ENABLE_CDMA : integer;
  attribute C_ENABLE_CDMA of axi_cdma_0_axi_sg_ftch_queue : entity is 1;
  attribute C_AXIS_IS_ASYNC : integer;
  attribute C_AXIS_IS_ASYNC of axi_cdma_0_axi_sg_ftch_queue : entity is 0;
  attribute C_ASYNC : integer;
  attribute C_ASYNC of axi_cdma_0_axi_sg_ftch_queue : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of axi_cdma_0_axi_sg_ftch_queue : entity is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of axi_cdma_0_axi_sg_ftch_queue : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0_axi_sg_ftch_queue : entity is "axi_sg_ftch_queue";
end axi_cdma_0_axi_sg_ftch_queue;

architecture STRUCTURE of axi_cdma_0_axi_sg_ftch_queue is
  signal \<const0>\ : STD_LOGIC;
  signal current_bd0 : STD_LOGIC;
  signal \^ftch1_active\ : STD_LOGIC;
  signal \^ftch1_queue_empty\ : STD_LOGIC;
  signal \^ftch1_queue_full\ : STD_LOGIC;
  signal ftch_active : STD_LOGIC;
  attribute MARK_DEBUG : boolean;
  attribute MARK_DEBUG of ftch_active : signal is std.standard.true;
  signal ftch_tdata_new_orig : STD_LOGIC_VECTOR ( 121 downto 96 );
  signal \n_0_GEN_MM2S.queue_dout_new[121]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_MM2S.queue_dout_valid_i_1\ : STD_LOGIC;
  signal \n_0_GEN_MM2S.queue_empty_new_i_2\ : STD_LOGIC;
  signal \n_0_GEN_MM2S.queue_full_new_i_1\ : STD_LOGIC;
  signal \n_0_GEN_MM2S.reg1[121]_i_1\ : STD_LOGIC;
  signal \n_0_current_bd[31]_i_1\ : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal queue_dout2_new : STD_LOGIC_VECTOR ( 121 downto 0 );
  signal queue_dout2_valid : STD_LOGIC;
  attribute MARK_DEBUG of queue_dout2_valid : signal is std.standard.true;
  signal queue_dout_new : STD_LOGIC_VECTOR ( 121 downto 0 );
  signal queue_dout_valid : STD_LOGIC;
  attribute MARK_DEBUG of queue_dout_valid : signal is std.standard.true;
  signal queue_wren_new : STD_LOGIC;
  signal reg1 : STD_LOGIC_VECTOR ( 121 downto 0 );
  attribute KEEP : string;
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[0]\ : label is "yes";
  attribute mark_debug_string : string;
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[0]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[100]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[100]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[101]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[101]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[102]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[102]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[103]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[103]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[104]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[104]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[105]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[105]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[106]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[106]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[107]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[107]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[108]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[108]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[109]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[109]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[10]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[10]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[110]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[110]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[111]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[111]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[112]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[112]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[113]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[113]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[114]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[114]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[115]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[115]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[116]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[116]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[117]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[117]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[118]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[118]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[119]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[119]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[11]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[11]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[120]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[120]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[121]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[121]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[12]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[12]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[13]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[13]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[14]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[14]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[15]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[15]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[16]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[16]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[17]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[17]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[18]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[18]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[19]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[19]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[1]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[1]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[20]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[20]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[21]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[21]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[22]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[22]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[23]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[23]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[24]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[24]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[25]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[25]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[26]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[26]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[27]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[27]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[28]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[28]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[29]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[29]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[2]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[2]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[30]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[30]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[31]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[31]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[32]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[32]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[33]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[33]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[34]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[34]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[35]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[35]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[36]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[36]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[37]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[37]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[38]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[38]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[39]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[39]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[3]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[3]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[40]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[40]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[41]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[41]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[42]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[42]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[43]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[43]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[44]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[44]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[45]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[45]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[46]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[46]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[47]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[47]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[48]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[48]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[49]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[49]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[4]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[4]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[50]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[50]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[51]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[51]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[52]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[52]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[53]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[53]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[54]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[54]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[55]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[55]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[56]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[56]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[57]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[57]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[58]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[58]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[59]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[59]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[5]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[5]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[60]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[60]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[61]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[61]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[62]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[62]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[63]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[63]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[64]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[64]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[65]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[65]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[66]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[66]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[67]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[67]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[68]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[68]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[69]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[69]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[6]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[6]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[70]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[70]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[71]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[71]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[72]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[72]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[73]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[73]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[74]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[74]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[75]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[75]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[76]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[76]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[77]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[77]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[78]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[78]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[79]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[79]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[7]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[7]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[80]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[80]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[81]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[81]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[82]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[82]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[83]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[83]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[84]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[84]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[85]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[85]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[86]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[86]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[87]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[87]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[88]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[88]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[89]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[89]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[8]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[8]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[90]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[90]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[91]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[91]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[92]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[92]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[93]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[93]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[94]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[94]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[95]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[95]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[96]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[96]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[97]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[97]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[98]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[98]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[99]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[99]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_new_reg[9]\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_new_reg[9]\ : label is "true";
  attribute KEEP of \GEN_MM2S.queue_dout_valid_reg\ : label is "yes";
  attribute mark_debug_string of \GEN_MM2S.queue_dout_valid_reg\ : label is "true";
begin
  \^ftch1_active\ <= ftch1_active;
  ftch1_pause <= \^ftch1_queue_full\;
  ftch1_queue_empty <= \^ftch1_queue_empty\;
  ftch1_queue_full <= \^ftch1_queue_full\;
  ftch2_pause <= \<const0>\;
  ftch2_queue_empty <= \<const0>\;
  ftch2_queue_full <= \<const0>\;
  m_axis1_mm2s_tready <= \^ftch1_active\;
  m_axis2_mm2s_tready <= \<const0>\;
  m_axis_ftch1_tdata(31) <= \<const0>\;
  m_axis_ftch1_tdata(30) <= \<const0>\;
  m_axis_ftch1_tdata(29) <= \<const0>\;
  m_axis_ftch1_tdata(28) <= \<const0>\;
  m_axis_ftch1_tdata(27) <= \<const0>\;
  m_axis_ftch1_tdata(26) <= \<const0>\;
  m_axis_ftch1_tdata(25) <= \<const0>\;
  m_axis_ftch1_tdata(24) <= \<const0>\;
  m_axis_ftch1_tdata(23) <= \<const0>\;
  m_axis_ftch1_tdata(22) <= \<const0>\;
  m_axis_ftch1_tdata(21) <= \<const0>\;
  m_axis_ftch1_tdata(20) <= \<const0>\;
  m_axis_ftch1_tdata(19) <= \<const0>\;
  m_axis_ftch1_tdata(18) <= \<const0>\;
  m_axis_ftch1_tdata(17) <= \<const0>\;
  m_axis_ftch1_tdata(16) <= \<const0>\;
  m_axis_ftch1_tdata(15) <= \<const0>\;
  m_axis_ftch1_tdata(14) <= \<const0>\;
  m_axis_ftch1_tdata(13) <= \<const0>\;
  m_axis_ftch1_tdata(12) <= \<const0>\;
  m_axis_ftch1_tdata(11) <= \<const0>\;
  m_axis_ftch1_tdata(10) <= \<const0>\;
  m_axis_ftch1_tdata(9) <= \<const0>\;
  m_axis_ftch1_tdata(8) <= \<const0>\;
  m_axis_ftch1_tdata(7) <= \<const0>\;
  m_axis_ftch1_tdata(6) <= \<const0>\;
  m_axis_ftch1_tdata(5) <= \<const0>\;
  m_axis_ftch1_tdata(4) <= \<const0>\;
  m_axis_ftch1_tdata(3) <= \<const0>\;
  m_axis_ftch1_tdata(2) <= \<const0>\;
  m_axis_ftch1_tdata(1) <= \<const0>\;
  m_axis_ftch1_tdata(0) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(63) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(62) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(61) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(60) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(59) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(58) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(57) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(56) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(55) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(54) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(53) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(52) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(51) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(50) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(49) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(48) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(47) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(46) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(45) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(44) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(43) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(42) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(41) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(40) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(39) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(38) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(37) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(36) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(35) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(34) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(33) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(32) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(31) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(30) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(29) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(28) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(27) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(26) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(25) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(24) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(23) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(22) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(21) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(20) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(19) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(18) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(17) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(16) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(15) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(14) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(13) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(12) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(11) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(10) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(9) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(8) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(7) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(6) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(5) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(4) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(3) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(2) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(1) <= \<const0>\;
  m_axis_ftch1_tdata_mcdma_new(0) <= \<const0>\;
  m_axis_ftch1_tdata_new(127 downto 102) <= queue_dout_new(121 downto 96);
  m_axis_ftch1_tdata_new(101) <= \<const0>\;
  m_axis_ftch1_tdata_new(100) <= \<const0>\;
  m_axis_ftch1_tdata_new(99) <= \<const0>\;
  m_axis_ftch1_tdata_new(98) <= \<const0>\;
  m_axis_ftch1_tdata_new(97) <= \<const0>\;
  m_axis_ftch1_tdata_new(96) <= \<const0>\;
  m_axis_ftch1_tdata_new(95) <= \<const0>\;
  m_axis_ftch1_tdata_new(94) <= \<const0>\;
  m_axis_ftch1_tdata_new(93) <= \<const0>\;
  m_axis_ftch1_tdata_new(92) <= \<const0>\;
  m_axis_ftch1_tdata_new(91) <= \<const0>\;
  m_axis_ftch1_tdata_new(90) <= \<const0>\;
  m_axis_ftch1_tdata_new(89) <= \<const0>\;
  m_axis_ftch1_tdata_new(88) <= \<const0>\;
  m_axis_ftch1_tdata_new(87) <= \<const0>\;
  m_axis_ftch1_tdata_new(86 downto 0) <= queue_dout_new(86 downto 0);
  m_axis_ftch1_tlast <= \<const0>\;
  m_axis_ftch1_tvalid <= \<const0>\;
  m_axis_ftch1_tvalid_new <= \<const0>\;
  m_axis_ftch2_desc_available <= \<const0>\;
  m_axis_ftch2_tdata(31) <= \<const0>\;
  m_axis_ftch2_tdata(30) <= \<const0>\;
  m_axis_ftch2_tdata(29) <= \<const0>\;
  m_axis_ftch2_tdata(28) <= \<const0>\;
  m_axis_ftch2_tdata(27) <= \<const0>\;
  m_axis_ftch2_tdata(26) <= \<const0>\;
  m_axis_ftch2_tdata(25) <= \<const0>\;
  m_axis_ftch2_tdata(24) <= \<const0>\;
  m_axis_ftch2_tdata(23) <= \<const0>\;
  m_axis_ftch2_tdata(22) <= \<const0>\;
  m_axis_ftch2_tdata(21) <= \<const0>\;
  m_axis_ftch2_tdata(20) <= \<const0>\;
  m_axis_ftch2_tdata(19) <= \<const0>\;
  m_axis_ftch2_tdata(18) <= \<const0>\;
  m_axis_ftch2_tdata(17) <= \<const0>\;
  m_axis_ftch2_tdata(16) <= \<const0>\;
  m_axis_ftch2_tdata(15) <= \<const0>\;
  m_axis_ftch2_tdata(14) <= \<const0>\;
  m_axis_ftch2_tdata(13) <= \<const0>\;
  m_axis_ftch2_tdata(12) <= \<const0>\;
  m_axis_ftch2_tdata(11) <= \<const0>\;
  m_axis_ftch2_tdata(10) <= \<const0>\;
  m_axis_ftch2_tdata(9) <= \<const0>\;
  m_axis_ftch2_tdata(8) <= \<const0>\;
  m_axis_ftch2_tdata(7) <= \<const0>\;
  m_axis_ftch2_tdata(6) <= \<const0>\;
  m_axis_ftch2_tdata(5) <= \<const0>\;
  m_axis_ftch2_tdata(4) <= \<const0>\;
  m_axis_ftch2_tdata(3) <= \<const0>\;
  m_axis_ftch2_tdata(2) <= \<const0>\;
  m_axis_ftch2_tdata(1) <= \<const0>\;
  m_axis_ftch2_tdata(0) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(63) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(62) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(61) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(60) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(59) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(58) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(57) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(56) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(55) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(54) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(53) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(52) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(51) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(50) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(49) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(48) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(47) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(46) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(45) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(44) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(43) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(42) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(41) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(40) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(39) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(38) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(37) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(36) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(35) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(34) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(33) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(32) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(31) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(30) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(29) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(28) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(27) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(26) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(25) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(24) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(23) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(22) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(21) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(20) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(19) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(18) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(17) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(16) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(15) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(14) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(13) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(12) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(11) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(10) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(9) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(8) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(7) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(6) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(5) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(4) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(3) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(2) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(1) <= \<const0>\;
  m_axis_ftch2_tdata_mcdma_new(0) <= \<const0>\;
  m_axis_ftch2_tdata_new(127) <= \<const0>\;
  m_axis_ftch2_tdata_new(126) <= \<const0>\;
  m_axis_ftch2_tdata_new(125) <= \<const0>\;
  m_axis_ftch2_tdata_new(124) <= \<const0>\;
  m_axis_ftch2_tdata_new(123) <= \<const0>\;
  m_axis_ftch2_tdata_new(122) <= \<const0>\;
  m_axis_ftch2_tdata_new(121) <= \<const0>\;
  m_axis_ftch2_tdata_new(120) <= \<const0>\;
  m_axis_ftch2_tdata_new(119) <= \<const0>\;
  m_axis_ftch2_tdata_new(118) <= \<const0>\;
  m_axis_ftch2_tdata_new(117) <= \<const0>\;
  m_axis_ftch2_tdata_new(116) <= \<const0>\;
  m_axis_ftch2_tdata_new(115) <= \<const0>\;
  m_axis_ftch2_tdata_new(114) <= \<const0>\;
  m_axis_ftch2_tdata_new(113) <= \<const0>\;
  m_axis_ftch2_tdata_new(112) <= \<const0>\;
  m_axis_ftch2_tdata_new(111) <= \<const0>\;
  m_axis_ftch2_tdata_new(110) <= \<const0>\;
  m_axis_ftch2_tdata_new(109) <= \<const0>\;
  m_axis_ftch2_tdata_new(108) <= \<const0>\;
  m_axis_ftch2_tdata_new(107) <= \<const0>\;
  m_axis_ftch2_tdata_new(106) <= \<const0>\;
  m_axis_ftch2_tdata_new(105) <= \<const0>\;
  m_axis_ftch2_tdata_new(104) <= \<const0>\;
  m_axis_ftch2_tdata_new(103) <= \<const0>\;
  m_axis_ftch2_tdata_new(102) <= \<const0>\;
  m_axis_ftch2_tdata_new(101) <= \<const0>\;
  m_axis_ftch2_tdata_new(100) <= \<const0>\;
  m_axis_ftch2_tdata_new(99) <= \<const0>\;
  m_axis_ftch2_tdata_new(98) <= \<const0>\;
  m_axis_ftch2_tdata_new(97) <= \<const0>\;
  m_axis_ftch2_tdata_new(96) <= \<const0>\;
  m_axis_ftch2_tdata_new(95) <= \<const0>\;
  m_axis_ftch2_tdata_new(94) <= \<const0>\;
  m_axis_ftch2_tdata_new(93) <= \<const0>\;
  m_axis_ftch2_tdata_new(92) <= \<const0>\;
  m_axis_ftch2_tdata_new(91) <= \<const0>\;
  m_axis_ftch2_tdata_new(90) <= \<const0>\;
  m_axis_ftch2_tdata_new(89) <= \<const0>\;
  m_axis_ftch2_tdata_new(88) <= \<const0>\;
  m_axis_ftch2_tdata_new(87) <= \<const0>\;
  m_axis_ftch2_tdata_new(86) <= \<const0>\;
  m_axis_ftch2_tdata_new(85) <= \<const0>\;
  m_axis_ftch2_tdata_new(84) <= \<const0>\;
  m_axis_ftch2_tdata_new(83) <= \<const0>\;
  m_axis_ftch2_tdata_new(82) <= \<const0>\;
  m_axis_ftch2_tdata_new(81) <= \<const0>\;
  m_axis_ftch2_tdata_new(80) <= \<const0>\;
  m_axis_ftch2_tdata_new(79) <= \<const0>\;
  m_axis_ftch2_tdata_new(78) <= \<const0>\;
  m_axis_ftch2_tdata_new(77) <= \<const0>\;
  m_axis_ftch2_tdata_new(76) <= \<const0>\;
  m_axis_ftch2_tdata_new(75) <= \<const0>\;
  m_axis_ftch2_tdata_new(74) <= \<const0>\;
  m_axis_ftch2_tdata_new(73) <= \<const0>\;
  m_axis_ftch2_tdata_new(72) <= \<const0>\;
  m_axis_ftch2_tdata_new(71) <= \<const0>\;
  m_axis_ftch2_tdata_new(70) <= \<const0>\;
  m_axis_ftch2_tdata_new(69) <= \<const0>\;
  m_axis_ftch2_tdata_new(68) <= \<const0>\;
  m_axis_ftch2_tdata_new(67) <= \<const0>\;
  m_axis_ftch2_tdata_new(66) <= \<const0>\;
  m_axis_ftch2_tdata_new(65) <= \<const0>\;
  m_axis_ftch2_tdata_new(64) <= \<const0>\;
  m_axis_ftch2_tdata_new(63) <= \<const0>\;
  m_axis_ftch2_tdata_new(62) <= \<const0>\;
  m_axis_ftch2_tdata_new(61) <= \<const0>\;
  m_axis_ftch2_tdata_new(60) <= \<const0>\;
  m_axis_ftch2_tdata_new(59) <= \<const0>\;
  m_axis_ftch2_tdata_new(58) <= \<const0>\;
  m_axis_ftch2_tdata_new(57) <= \<const0>\;
  m_axis_ftch2_tdata_new(56) <= \<const0>\;
  m_axis_ftch2_tdata_new(55) <= \<const0>\;
  m_axis_ftch2_tdata_new(54) <= \<const0>\;
  m_axis_ftch2_tdata_new(53) <= \<const0>\;
  m_axis_ftch2_tdata_new(52) <= \<const0>\;
  m_axis_ftch2_tdata_new(51) <= \<const0>\;
  m_axis_ftch2_tdata_new(50) <= \<const0>\;
  m_axis_ftch2_tdata_new(49) <= \<const0>\;
  m_axis_ftch2_tdata_new(48) <= \<const0>\;
  m_axis_ftch2_tdata_new(47) <= \<const0>\;
  m_axis_ftch2_tdata_new(46) <= \<const0>\;
  m_axis_ftch2_tdata_new(45) <= \<const0>\;
  m_axis_ftch2_tdata_new(44) <= \<const0>\;
  m_axis_ftch2_tdata_new(43) <= \<const0>\;
  m_axis_ftch2_tdata_new(42) <= \<const0>\;
  m_axis_ftch2_tdata_new(41) <= \<const0>\;
  m_axis_ftch2_tdata_new(40) <= \<const0>\;
  m_axis_ftch2_tdata_new(39) <= \<const0>\;
  m_axis_ftch2_tdata_new(38) <= \<const0>\;
  m_axis_ftch2_tdata_new(37) <= \<const0>\;
  m_axis_ftch2_tdata_new(36) <= \<const0>\;
  m_axis_ftch2_tdata_new(35) <= \<const0>\;
  m_axis_ftch2_tdata_new(34) <= \<const0>\;
  m_axis_ftch2_tdata_new(33) <= \<const0>\;
  m_axis_ftch2_tdata_new(32) <= \<const0>\;
  m_axis_ftch2_tdata_new(31) <= \<const0>\;
  m_axis_ftch2_tdata_new(30) <= \<const0>\;
  m_axis_ftch2_tdata_new(29) <= \<const0>\;
  m_axis_ftch2_tdata_new(28) <= \<const0>\;
  m_axis_ftch2_tdata_new(27) <= \<const0>\;
  m_axis_ftch2_tdata_new(26) <= \<const0>\;
  m_axis_ftch2_tdata_new(25) <= \<const0>\;
  m_axis_ftch2_tdata_new(24) <= \<const0>\;
  m_axis_ftch2_tdata_new(23) <= \<const0>\;
  m_axis_ftch2_tdata_new(22) <= \<const0>\;
  m_axis_ftch2_tdata_new(21) <= \<const0>\;
  m_axis_ftch2_tdata_new(20) <= \<const0>\;
  m_axis_ftch2_tdata_new(19) <= \<const0>\;
  m_axis_ftch2_tdata_new(18) <= \<const0>\;
  m_axis_ftch2_tdata_new(17) <= \<const0>\;
  m_axis_ftch2_tdata_new(16) <= \<const0>\;
  m_axis_ftch2_tdata_new(15) <= \<const0>\;
  m_axis_ftch2_tdata_new(14) <= \<const0>\;
  m_axis_ftch2_tdata_new(13) <= \<const0>\;
  m_axis_ftch2_tdata_new(12) <= \<const0>\;
  m_axis_ftch2_tdata_new(11) <= \<const0>\;
  m_axis_ftch2_tdata_new(10) <= \<const0>\;
  m_axis_ftch2_tdata_new(9) <= \<const0>\;
  m_axis_ftch2_tdata_new(8) <= \<const0>\;
  m_axis_ftch2_tdata_new(7) <= \<const0>\;
  m_axis_ftch2_tdata_new(6) <= \<const0>\;
  m_axis_ftch2_tdata_new(5) <= \<const0>\;
  m_axis_ftch2_tdata_new(4) <= \<const0>\;
  m_axis_ftch2_tdata_new(3) <= \<const0>\;
  m_axis_ftch2_tdata_new(2) <= \<const0>\;
  m_axis_ftch2_tdata_new(1) <= \<const0>\;
  m_axis_ftch2_tdata_new(0) <= \<const0>\;
  m_axis_ftch2_tlast <= \<const0>\;
  m_axis_ftch2_tvalid <= \<const0>\;
  m_axis_ftch2_tvalid_new <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(31) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(30) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(29) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(28) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(27) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(26) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(25) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(24) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(23) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(22) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(21) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(20) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(19) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(18) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(17) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(16) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(15) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(14) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(13) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(12) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(11) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(10) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(9) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(8) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(7) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(6) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(5) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(4) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(3) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(2) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(1) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(0) <= \<const0>\;
  m_axis_mm2s_cntrl_tkeep(3) <= \<const0>\;
  m_axis_mm2s_cntrl_tkeep(2) <= \<const0>\;
  m_axis_mm2s_cntrl_tkeep(1) <= \<const0>\;
  m_axis_mm2s_cntrl_tkeep(0) <= \<const0>\;
  m_axis_mm2s_cntrl_tlast <= \<const0>\;
  m_axis_mm2s_cntrl_tvalid <= \<const0>\;
  writing1_curdesc_out <= \<const0>\;
  writing2_curdesc_out <= \<const0>\;
\GEN_MM2S.queue_dout_new[121]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => m_axis_ftch1_tready,
      I1 => \^ftch1_queue_empty\,
      O => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(0),
      Q => queue_dout_new(0),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(100),
      Q => queue_dout_new(100),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(101),
      Q => queue_dout_new(101),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(102),
      Q => queue_dout_new(102),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(103),
      Q => queue_dout_new(103),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(104),
      Q => queue_dout_new(104),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(105),
      Q => queue_dout_new(105),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(106),
      Q => queue_dout_new(106),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(107),
      Q => queue_dout_new(107),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(108),
      Q => queue_dout_new(108),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(109),
      Q => queue_dout_new(109),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(10),
      Q => queue_dout_new(10),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(110),
      Q => queue_dout_new(110),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(111),
      Q => queue_dout_new(111),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(112),
      Q => queue_dout_new(112),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(113),
      Q => queue_dout_new(113),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(114),
      Q => queue_dout_new(114),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(115),
      Q => queue_dout_new(115),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(116),
      Q => queue_dout_new(116),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(117),
      Q => queue_dout_new(117),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(118),
      Q => queue_dout_new(118),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(119),
      Q => queue_dout_new(119),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(11),
      Q => queue_dout_new(11),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(120),
      Q => queue_dout_new(120),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(121),
      Q => queue_dout_new(121),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(12),
      Q => queue_dout_new(12),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(13),
      Q => queue_dout_new(13),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(14),
      Q => queue_dout_new(14),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(15),
      Q => queue_dout_new(15),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(16),
      Q => queue_dout_new(16),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(17),
      Q => queue_dout_new(17),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(18),
      Q => queue_dout_new(18),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(19),
      Q => queue_dout_new(19),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(1),
      Q => queue_dout_new(1),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(20),
      Q => queue_dout_new(20),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(21),
      Q => queue_dout_new(21),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(22),
      Q => queue_dout_new(22),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(23),
      Q => queue_dout_new(23),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(24),
      Q => queue_dout_new(24),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(25),
      Q => queue_dout_new(25),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(26),
      Q => queue_dout_new(26),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(27),
      Q => queue_dout_new(27),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(28),
      Q => queue_dout_new(28),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(29),
      Q => queue_dout_new(29),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(2),
      Q => queue_dout_new(2),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(30),
      Q => queue_dout_new(30),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(31),
      Q => queue_dout_new(31),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(32),
      Q => queue_dout_new(32),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(33),
      Q => queue_dout_new(33),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(34),
      Q => queue_dout_new(34),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(35),
      Q => queue_dout_new(35),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(36),
      Q => queue_dout_new(36),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(37),
      Q => queue_dout_new(37),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(38),
      Q => queue_dout_new(38),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(39),
      Q => queue_dout_new(39),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(3),
      Q => queue_dout_new(3),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(40),
      Q => queue_dout_new(40),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(41),
      Q => queue_dout_new(41),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(42),
      Q => queue_dout_new(42),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(43),
      Q => queue_dout_new(43),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(44),
      Q => queue_dout_new(44),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(45),
      Q => queue_dout_new(45),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(46),
      Q => queue_dout_new(46),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(47),
      Q => queue_dout_new(47),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(48),
      Q => queue_dout_new(48),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(49),
      Q => queue_dout_new(49),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(4),
      Q => queue_dout_new(4),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(50),
      Q => queue_dout_new(50),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(51),
      Q => queue_dout_new(51),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(52),
      Q => queue_dout_new(52),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(53),
      Q => queue_dout_new(53),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(54),
      Q => queue_dout_new(54),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(55),
      Q => queue_dout_new(55),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(56),
      Q => queue_dout_new(56),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(57),
      Q => queue_dout_new(57),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(58),
      Q => queue_dout_new(58),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(59),
      Q => queue_dout_new(59),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(5),
      Q => queue_dout_new(5),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(60),
      Q => queue_dout_new(60),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(61),
      Q => queue_dout_new(61),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(62),
      Q => queue_dout_new(62),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(63),
      Q => queue_dout_new(63),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(64),
      Q => queue_dout_new(64),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(65),
      Q => queue_dout_new(65),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(66),
      Q => queue_dout_new(66),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(67),
      Q => queue_dout_new(67),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(68),
      Q => queue_dout_new(68),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(69),
      Q => queue_dout_new(69),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(6),
      Q => queue_dout_new(6),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(70),
      Q => queue_dout_new(70),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(71),
      Q => queue_dout_new(71),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(72),
      Q => queue_dout_new(72),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(73),
      Q => queue_dout_new(73),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(74),
      Q => queue_dout_new(74),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(75),
      Q => queue_dout_new(75),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(76),
      Q => queue_dout_new(76),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(77),
      Q => queue_dout_new(77),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(78),
      Q => queue_dout_new(78),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(79),
      Q => queue_dout_new(79),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(7),
      Q => queue_dout_new(7),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(80),
      Q => queue_dout_new(80),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(81),
      Q => queue_dout_new(81),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(82),
      Q => queue_dout_new(82),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(83),
      Q => queue_dout_new(83),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(84),
      Q => queue_dout_new(84),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(85),
      Q => queue_dout_new(85),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(86),
      Q => queue_dout_new(86),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(87),
      Q => queue_dout_new(87),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(88),
      Q => queue_dout_new(88),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(89),
      Q => queue_dout_new(89),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(8),
      Q => queue_dout_new(8),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(90),
      Q => queue_dout_new(90),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(91),
      Q => queue_dout_new(91),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(92),
      Q => queue_dout_new(92),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(93),
      Q => queue_dout_new(93),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(94),
      Q => queue_dout_new(94),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(95),
      Q => queue_dout_new(95),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(96),
      Q => queue_dout_new(96),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(97),
      Q => queue_dout_new(97),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(98),
      Q => queue_dout_new(98),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(99),
      Q => queue_dout_new(99),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_new_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      D => reg1(9),
      Q => queue_dout_new(9),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.queue_dout_valid_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000BA"
    )
    port map (
      I0 => queue_dout_valid,
      I1 => \^ftch1_queue_empty\,
      I2 => m_axis_ftch1_tready,
      I3 => queue_dout_valid,
      I4 => \n_0_GEN_MM2S.reg1[121]_i_1\,
      O => \n_0_GEN_MM2S.queue_dout_valid_i_1\
    );
\GEN_MM2S.queue_dout_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_MM2S.queue_dout_valid_i_1\,
      Q => queue_dout_valid,
      R => \<const0>\
    );
\GEN_MM2S.queue_empty_new_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => \n_0_GEN_MM2S.reg1[121]_i_1\,
      I1 => \^ftch1_queue_empty\,
      I2 => m_axis_ftch1_tready,
      O => p_3_out
    );
\GEN_MM2S.queue_empty_new_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAAAAAA"
    )
    port map (
      I0 => \^ftch1_queue_empty\,
      I1 => \^ftch1_queue_full\,
      I2 => data_concat_valid,
      I3 => ftch_active,
      I4 => \^ftch1_active\,
      O => \n_0_GEN_MM2S.queue_empty_new_i_2\
    );
\GEN_MM2S.queue_empty_new_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_MM2S.queue_empty_new_i_2\,
      Q => \^ftch1_queue_empty\,
      S => p_3_out
    );
\GEN_MM2S.queue_full_new_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF80"
    )
    port map (
      I0 => data_concat_valid,
      I1 => ftch_active,
      I2 => \^ftch1_active\,
      I3 => \^ftch1_queue_full\,
      I4 => \n_0_GEN_MM2S.queue_dout_new[121]_i_1\,
      I5 => \n_0_GEN_MM2S.reg1[121]_i_1\,
      O => \n_0_GEN_MM2S.queue_full_new_i_1\
    );
\GEN_MM2S.queue_full_new_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \n_0_GEN_MM2S.queue_full_new_i_1\,
      Q => \^ftch1_queue_full\,
      R => \<const0>\
    );
\GEN_MM2S.reg1[121]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => desc1_flush,
      I1 => m_axi_sg_aresetn,
      O => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1[121]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \^ftch1_active\,
      I1 => ftch_active,
      I2 => data_concat_valid,
      I3 => \^ftch1_queue_full\,
      O => queue_wren_new
    );
\GEN_MM2S.reg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(0),
      Q => reg1(0),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_orig(100),
      Q => reg1(100),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_orig(101),
      Q => reg1(101),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_orig(102),
      Q => reg1(102),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_orig(103),
      Q => reg1(103),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_orig(104),
      Q => reg1(104),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_orig(105),
      Q => reg1(105),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_orig(106),
      Q => reg1(106),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_orig(107),
      Q => reg1(107),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_orig(108),
      Q => reg1(108),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_orig(109),
      Q => reg1(109),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(10),
      Q => reg1(10),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_orig(110),
      Q => reg1(110),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_orig(111),
      Q => reg1(111),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_orig(112),
      Q => reg1(112),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_orig(113),
      Q => reg1(113),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_orig(114),
      Q => reg1(114),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_orig(115),
      Q => reg1(115),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_orig(116),
      Q => reg1(116),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_orig(117),
      Q => reg1(117),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_orig(118),
      Q => reg1(118),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_orig(119),
      Q => reg1(119),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(11),
      Q => reg1(11),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_orig(120),
      Q => reg1(120),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_orig(121),
      Q => reg1(121),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(12),
      Q => reg1(12),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(13),
      Q => reg1(13),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(14),
      Q => reg1(14),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(15),
      Q => reg1(15),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(16),
      Q => reg1(16),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(17),
      Q => reg1(17),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(18),
      Q => reg1(18),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(19),
      Q => reg1(19),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(1),
      Q => reg1(1),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(20),
      Q => reg1(20),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(21),
      Q => reg1(21),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(22),
      Q => reg1(22),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(23),
      Q => reg1(23),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(24),
      Q => reg1(24),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(25),
      Q => reg1(25),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(26),
      Q => reg1(26),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(27),
      Q => reg1(27),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(28),
      Q => reg1(28),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(29),
      Q => reg1(29),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(2),
      Q => reg1(2),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(30),
      Q => reg1(30),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(31),
      Q => reg1(31),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(32),
      Q => reg1(32),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(33),
      Q => reg1(33),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(34),
      Q => reg1(34),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(35),
      Q => reg1(35),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(36),
      Q => reg1(36),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(37),
      Q => reg1(37),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(38),
      Q => reg1(38),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(39),
      Q => reg1(39),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(3),
      Q => reg1(3),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(40),
      Q => reg1(40),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(41),
      Q => reg1(41),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(42),
      Q => reg1(42),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(43),
      Q => reg1(43),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(44),
      Q => reg1(44),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(45),
      Q => reg1(45),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(46),
      Q => reg1(46),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(47),
      Q => reg1(47),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(48),
      Q => reg1(48),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(49),
      Q => reg1(49),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(4),
      Q => reg1(4),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(50),
      Q => reg1(50),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(51),
      Q => reg1(51),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(52),
      Q => reg1(52),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(53),
      Q => reg1(53),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(54),
      Q => reg1(54),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(55),
      Q => reg1(55),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(56),
      Q => reg1(56),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(57),
      Q => reg1(57),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(58),
      Q => reg1(58),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(59),
      Q => reg1(59),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(5),
      Q => reg1(5),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(60),
      Q => reg1(60),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(61),
      Q => reg1(61),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(62),
      Q => reg1(62),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(63),
      Q => reg1(63),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(64),
      Q => reg1(64),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(65),
      Q => reg1(65),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(66),
      Q => reg1(66),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(67),
      Q => reg1(67),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(68),
      Q => reg1(68),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(69),
      Q => reg1(69),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(6),
      Q => reg1(6),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(70),
      Q => reg1(70),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(71),
      Q => reg1(71),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(72),
      Q => reg1(72),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(73),
      Q => reg1(73),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(74),
      Q => reg1(74),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(75),
      Q => reg1(75),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(76),
      Q => reg1(76),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(77),
      Q => reg1(77),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(78),
      Q => reg1(78),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(79),
      Q => reg1(79),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(7),
      Q => reg1(7),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(80),
      Q => reg1(80),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(81),
      Q => reg1(81),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(82),
      Q => reg1(82),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(83),
      Q => reg1(83),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(84),
      Q => reg1(84),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(85),
      Q => reg1(85),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(86),
      Q => reg1(86),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(87),
      Q => reg1(87),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(88),
      Q => reg1(88),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(89),
      Q => reg1(89),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(8),
      Q => reg1(8),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(90),
      Q => reg1(90),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(91),
      Q => reg1(91),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(92),
      Q => reg1(92),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(93),
      Q => reg1(93),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(94),
      Q => reg1(94),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(95),
      Q => reg1(95),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_orig(96),
      Q => reg1(96),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_orig(97),
      Q => reg1(97),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_orig(98),
      Q => reg1(98),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => ftch_tdata_new_orig(99),
      Q => reg1(99),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
\GEN_MM2S.reg1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => queue_wren_new,
      D => data_concat(9),
      Q => reg1(9),
      R => \n_0_GEN_MM2S.reg1[121]_i_1\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\current_bd[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => m_axi_sg_aresetn,
      O => \n_0_current_bd[31]_i_1\
    );
\current_bd[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ftch_cmnd_wr,
      I1 => ftch_active,
      O => current_bd0
    );
\current_bd_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(42),
      Q => ftch_tdata_new_orig(100),
      R => \n_0_current_bd[31]_i_1\
    );
\current_bd_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(43),
      Q => ftch_tdata_new_orig(101),
      R => \n_0_current_bd[31]_i_1\
    );
\current_bd_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(44),
      Q => ftch_tdata_new_orig(102),
      R => \n_0_current_bd[31]_i_1\
    );
\current_bd_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(45),
      Q => ftch_tdata_new_orig(103),
      R => \n_0_current_bd[31]_i_1\
    );
\current_bd_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(46),
      Q => ftch_tdata_new_orig(104),
      R => \n_0_current_bd[31]_i_1\
    );
\current_bd_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(47),
      Q => ftch_tdata_new_orig(105),
      R => \n_0_current_bd[31]_i_1\
    );
\current_bd_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(48),
      Q => ftch_tdata_new_orig(106),
      R => \n_0_current_bd[31]_i_1\
    );
\current_bd_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(49),
      Q => ftch_tdata_new_orig(107),
      R => \n_0_current_bd[31]_i_1\
    );
\current_bd_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(50),
      Q => ftch_tdata_new_orig(108),
      R => \n_0_current_bd[31]_i_1\
    );
\current_bd_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(51),
      Q => ftch_tdata_new_orig(109),
      R => \n_0_current_bd[31]_i_1\
    );
\current_bd_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(52),
      Q => ftch_tdata_new_orig(110),
      R => \n_0_current_bd[31]_i_1\
    );
\current_bd_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(53),
      Q => ftch_tdata_new_orig(111),
      R => \n_0_current_bd[31]_i_1\
    );
\current_bd_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(54),
      Q => ftch_tdata_new_orig(112),
      R => \n_0_current_bd[31]_i_1\
    );
\current_bd_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(55),
      Q => ftch_tdata_new_orig(113),
      R => \n_0_current_bd[31]_i_1\
    );
\current_bd_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(56),
      Q => ftch_tdata_new_orig(114),
      R => \n_0_current_bd[31]_i_1\
    );
\current_bd_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(57),
      Q => ftch_tdata_new_orig(115),
      R => \n_0_current_bd[31]_i_1\
    );
\current_bd_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(58),
      Q => ftch_tdata_new_orig(116),
      R => \n_0_current_bd[31]_i_1\
    );
\current_bd_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(59),
      Q => ftch_tdata_new_orig(117),
      R => \n_0_current_bd[31]_i_1\
    );
\current_bd_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(60),
      Q => ftch_tdata_new_orig(118),
      R => \n_0_current_bd[31]_i_1\
    );
\current_bd_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(61),
      Q => ftch_tdata_new_orig(119),
      R => \n_0_current_bd[31]_i_1\
    );
\current_bd_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(62),
      Q => ftch_tdata_new_orig(120),
      R => \n_0_current_bd[31]_i_1\
    );
\current_bd_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(63),
      Q => ftch_tdata_new_orig(121),
      R => \n_0_current_bd[31]_i_1\
    );
\current_bd_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(38),
      Q => ftch_tdata_new_orig(96),
      R => \n_0_current_bd[31]_i_1\
    );
\current_bd_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(39),
      Q => ftch_tdata_new_orig(97),
      R => \n_0_current_bd[31]_i_1\
    );
\current_bd_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(40),
      Q => ftch_tdata_new_orig(98),
      R => \n_0_current_bd[31]_i_1\
    );
\current_bd_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_sg_aclk,
      CE => current_bd0,
      D => ftch_cmnd_data(41),
      Q => ftch_tdata_new_orig(99),
      R => \n_0_current_bd[31]_i_1\
    );
ftch_active_inferred_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^ftch1_active\,
      I1 => ftch2_active,
      O => ftch_active
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_valid
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(121)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(112)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(22)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(21)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(20)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(19)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(18)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(17)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(16)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(15)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(14)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(13)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(111)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(12)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(11)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(10)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(9)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(8)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(7)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(6)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(5)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(4)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(3)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(110)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(2)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(1)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(109)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(108)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(107)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(106)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(105)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(104)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(103)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(120)
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(102)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(101)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(100)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(99)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(98)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(97)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(96)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(95)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(94)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(93)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(119)
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(92)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(91)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(90)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(89)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(88)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(87)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(86)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(85)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(84)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(83)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(118)
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(82)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(81)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(80)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(79)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(78)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(77)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(76)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(75)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(74)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(73)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(117)
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(72)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(71)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(70)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(69)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(68)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(67)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(66)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(65)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(64)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(63)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(116)
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(62)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(61)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(60)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(59)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(58)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(57)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(56)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(55)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(54)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(53)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(115)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(52)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(51)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(50)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(49)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(48)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(47)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(46)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(45)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(44)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(43)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(114)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(42)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(41)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(40)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(39)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(38)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(37)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(36)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(35)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(34)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(33)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(113)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(32)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(31)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(30)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(29)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(28)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(27)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(26)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(25)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(24)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => queue_dout2_new(23)
    );
m_axis_ftch1_desc_available_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => ch2_sg_idle,
      I1 => \^ftch1_queue_empty\,
      O => m_axis_ftch1_desc_available
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_cdma_0_axi_sg_ftch_sm is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    ch1_active_i : out STD_LOGIC;
    ch2_stale_descriptor : out STD_LOGIC;
    sig_sg2sgcntlr_ftch_idle : out STD_LOGIC;
    O3 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O4 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    sg_ftch_error0 : out STD_LOGIC;
    O8 : out STD_LOGIC_VECTOR ( 25 downto 0 );
    m_axi_aclk : in STD_LOGIC;
    ch1_sg_idle : in STD_LOGIC;
    sig_rst2sg_resetn : in STD_LOGIC;
    I1 : in STD_LOGIC;
    ch1_ftch_queue_empty : in STD_LOGIC;
    I4 : in STD_LOGIC;
    ch1_ftch_active : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    ftch_done : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ftch_stale_desc : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ftch_interr : in STD_LOGIC;
    ftch_slverr : in STD_LOGIC;
    ftch_decerr : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0_axi_sg_ftch_sm : entity is "axi_sg_ftch_sm";
end axi_cdma_0_axi_sg_ftch_sm;

architecture STRUCTURE of axi_cdma_0_axi_sg_ftch_sm is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o1\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal \^o7\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^ch1_active_i\ : STD_LOGIC;
  attribute MARK_DEBUG : boolean;
  attribute MARK_DEBUG of \^ch1_active_i\ : signal is std.standard.true;
  signal ch1_active_set : STD_LOGIC;
  signal ch1_stale_descriptor : STD_LOGIC;
  attribute MARK_DEBUG of ch1_stale_descriptor : signal is std.standard.true;
  signal ftch_ns : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \n_0_GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH1_FETCH.ch1_active_i_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_2\ : STD_LOGIC;
  signal \n_0_GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1\ : STD_LOGIC;
  signal \n_0_ftch_cs[0]_i_3\ : STD_LOGIC;
  signal \^sig_sg2sgcntlr_ftch_idle\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1\ : label is "soft_lutpair249";
  attribute KEEP : string;
  attribute KEEP of \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg\ : label is "yes";
  attribute mark_debug_string : string;
  attribute mark_debug_string of \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg\ : label is "true";
  attribute KEEP of \GEN_CH1_FETCH.ch1_active_i_reg\ : label is "yes";
  attribute mark_debug_string of \GEN_CH1_FETCH.ch1_active_i_reg\ : label is "true";
  attribute SOFT_HLUTNM of \GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \ftch_error_addr[31]_i_2\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of sg_ftch_error_i_1 : label is "soft_lutpair248";
begin
  E(0) <= \^e\(0);
  O1 <= \^o1\;
  O2 <= ch1_stale_descriptor;
  O3 <= \^o3\;
  O6 <= \^o6\;
  O7 <= \^o7\;
  Q(1 downto 0) <= \^q\(1 downto 0);
  ch1_active_i <= \^ch1_active_i\;
  sig_sg2sgcntlr_ftch_idle <= \^sig_sg2sgcntlr_ftch_idle\;
\GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => ftch_stale_desc,
      I1 => ch1_ftch_active,
      I2 => ch1_stale_descriptor,
      O => \n_0_GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1\
    );
\GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1\,
      Q => ch1_stale_descriptor,
      R => SR(0)
    );
\GEN_CH1_FETCH.ch1_active_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => sig_rst2sg_resetn,
      I1 => \^ch1_active_i\,
      I2 => ch1_active_set,
      O => \n_0_GEN_CH1_FETCH.ch1_active_i_i_1\
    );
\GEN_CH1_FETCH.ch1_active_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000B30000"
    )
    port map (
      I0 => ftch_done,
      I1 => \^q\(1),
      I2 => \^o1\,
      I3 => \^q\(0),
      I4 => I4,
      I5 => I1,
      O => ch1_active_set
    );
\GEN_CH1_FETCH.ch1_active_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_GEN_CH1_FETCH.ch1_active_i_i_1\,
      Q => \^ch1_active_i\,
      R => '0'
    );
\GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => ch1_ftch_active,
      I1 => ftch_decerr,
      I2 => \^o6\,
      O => \n_0_GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1\
    );
\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1\,
      Q => \^o6\,
      R => SR(0)
    );
\GEN_CH1_FETCH.ch1_ftch_idle_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFCFFFFFFF8FF"
    )
    port map (
      I0 => \n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_2\,
      I1 => ch1_sg_idle,
      I2 => \^o3\,
      I3 => sig_rst2sg_resetn,
      I4 => I1,
      I5 => \^sig_sg2sgcntlr_ftch_idle\,
      O => \n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_1\
    );
\GEN_CH1_FETCH.ch1_ftch_idle_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808280A2808280AA"
    )
    port map (
      I0 => ch1_ftch_queue_empty,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => I4,
      I4 => ch1_ftch_active,
      I5 => I1,
      O => \n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_2\
    );
\GEN_CH1_FETCH.ch1_ftch_idle_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_GEN_CH1_FETCH.ch1_ftch_idle_i_1\,
      Q => \^sig_sg2sgcntlr_ftch_idle\,
      R => '0'
    );
\GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
    port map (
      I0 => I1,
      I1 => ftch_done,
      I2 => ch1_stale_descriptor,
      I3 => ftch_interr,
      I4 => ch1_ftch_active,
      I5 => \^o3\,
      O => \n_0_GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1\
    );
\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1\,
      Q => \^o3\,
      R => SR(0)
    );
\GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => ch1_ftch_active,
      I1 => ftch_slverr,
      I2 => \^o7\,
      O => \n_0_GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1\
    );
\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1\,
      Q => \^o7\,
      R => SR(0)
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => I1,
      O => \^e\(0)
    );
\ftch_cs[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF08000000"
    )
    port map (
      I0 => \^q\(1),
      I1 => ch1_ftch_active,
      I2 => \^o1\,
      I3 => ftch_done,
      I4 => I4,
      I5 => \n_0_ftch_cs[0]_i_3\,
      O => ftch_ns(0)
    );
\ftch_cs[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF8000F0"
    )
    port map (
      I0 => ftch_done,
      I1 => \^o1\,
      I2 => I4,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => I1,
      O => \n_0_ftch_cs[0]_i_3\
    );
\ftch_cs[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => ch1_stale_descriptor,
      I1 => I5(0),
      O => O4
    );
\ftch_cs_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => ftch_ns(0),
      Q => \^q\(0),
      R => SR(0)
    );
\ftch_cs_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => D(0),
      Q => \^q\(1),
      R => SR(0)
    );
\ftch_error_addr[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \^o6\,
      I1 => \^o7\,
      I2 => \^o3\,
      O => O5
    );
\ftch_error_addr_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => I2(4),
      Q => O8(4),
      R => SR(0)
    );
\ftch_error_addr_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => I2(5),
      Q => O8(5),
      R => SR(0)
    );
\ftch_error_addr_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => I2(6),
      Q => O8(6),
      R => SR(0)
    );
\ftch_error_addr_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => I2(7),
      Q => O8(7),
      R => SR(0)
    );
\ftch_error_addr_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => I2(8),
      Q => O8(8),
      R => SR(0)
    );
\ftch_error_addr_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => I2(9),
      Q => O8(9),
      R => SR(0)
    );
\ftch_error_addr_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => I2(10),
      Q => O8(10),
      R => SR(0)
    );
\ftch_error_addr_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => I2(11),
      Q => O8(11),
      R => SR(0)
    );
\ftch_error_addr_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => I2(12),
      Q => O8(12),
      R => SR(0)
    );
\ftch_error_addr_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => I2(13),
      Q => O8(13),
      R => SR(0)
    );
\ftch_error_addr_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => I2(14),
      Q => O8(14),
      R => SR(0)
    );
\ftch_error_addr_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => I2(15),
      Q => O8(15),
      R => SR(0)
    );
\ftch_error_addr_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => I2(16),
      Q => O8(16),
      R => SR(0)
    );
\ftch_error_addr_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => I2(17),
      Q => O8(17),
      R => SR(0)
    );
\ftch_error_addr_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => I2(18),
      Q => O8(18),
      R => SR(0)
    );
\ftch_error_addr_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => I2(19),
      Q => O8(19),
      R => SR(0)
    );
\ftch_error_addr_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => I2(20),
      Q => O8(20),
      R => SR(0)
    );
\ftch_error_addr_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => I2(21),
      Q => O8(21),
      R => SR(0)
    );
\ftch_error_addr_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => I2(22),
      Q => O8(22),
      R => SR(0)
    );
\ftch_error_addr_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => I2(23),
      Q => O8(23),
      R => SR(0)
    );
\ftch_error_addr_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => I2(24),
      Q => O8(24),
      R => SR(0)
    );
\ftch_error_addr_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => I2(25),
      Q => O8(25),
      R => SR(0)
    );
\ftch_error_addr_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => I2(0),
      Q => O8(0),
      R => SR(0)
    );
\ftch_error_addr_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => I2(1),
      Q => O8(1),
      R => SR(0)
    );
\ftch_error_addr_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => I2(2),
      Q => O8(2),
      R => SR(0)
    );
\ftch_error_addr_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => I2(3),
      Q => O8(3),
      R => SR(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => \^o1\
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => ch2_stale_descriptor
    );
sg_ftch_error_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \^o3\,
      I1 => \^o6\,
      I2 => \^o7\,
      O => sg_ftch_error0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_cdma_0_axi_sg_intrpt is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    cdma_tvect_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_delay_cnt_en : out STD_LOGIC;
    O5 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_aclk : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_11_out : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I8 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I9 : in STD_LOGIC;
    sig_reg2sg_irqthresh_wren : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    sig_rst2sg_resetn : in STD_LOGIC;
    sig_sg2sgcntlr_updt_ioc_irq_set : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I24 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0_axi_sg_intrpt : entity is "axi_sg_intrpt";
end axi_cdma_0_axi_sg_intrpt;

architecture STRUCTURE of axi_cdma_0_axi_sg_intrpt is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ch1_dly_fast_cnt : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ch1_dly_fast_incr3_out : STD_LOGIC;
  signal ch1_ioc_irq_set_i1_out : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[8]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0]\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1]\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2]\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3]\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4]\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5]\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[7]\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[8]\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_3\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[0]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[2]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[3]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[7]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[1]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[2]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[3]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[4]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[6]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_2\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_3\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_2\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4\ : label is "soft_lutpair218";
begin
  E(0) <= \^e\(0);
  O1 <= \^o1\;
  O2(7 downto 0) <= \^o2\(7 downto 0);
  Q(7 downto 0) <= \^q\(7 downto 0);
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0]\,
      O => ch1_dly_fast_cnt(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0]\,
      I1 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1]\,
      O => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2]\,
      I1 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1]\,
      I2 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0]\,
      O => ch1_dly_fast_cnt(2)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3]\,
      I1 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2]\,
      I2 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0]\,
      I3 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1]\,
      O => ch1_dly_fast_cnt(3)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4]\,
      I1 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1]\,
      I2 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0]\,
      I3 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2]\,
      I4 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3]\,
      O => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5]\,
      I1 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3]\,
      I2 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2]\,
      I3 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0]\,
      I4 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1]\,
      I5 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4]\,
      O => ch1_dly_fast_cnt(5)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]\,
      I1 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[8]_i_2\,
      O => ch1_dly_fast_cnt(6)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[7]\,
      I1 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]\,
      I2 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[8]_i_2\,
      O => ch1_dly_fast_cnt(7)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[8]\,
      I1 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[7]\,
      I2 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[8]_i_2\,
      I3 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]\,
      O => ch1_dly_fast_cnt(8)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3]\,
      I1 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2]\,
      I2 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0]\,
      I3 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1]\,
      I4 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4]\,
      I5 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5]\,
      O => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[8]_i_2\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(0),
      Q => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0]\,
      S => I2(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1\,
      Q => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1]\,
      S => I2(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(2),
      Q => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2]\,
      S => I2(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(3),
      Q => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3]\,
      S => I2(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1\,
      Q => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4]\,
      S => I2(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(5),
      Q => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5]\,
      S => I2(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(6),
      Q => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]\,
      S => I2(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(7),
      Q => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[7]\,
      S => I2(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(8),
      Q => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[8]\,
      R => I2(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
    port map (
      I0 => I2(0),
      I1 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]\,
      I2 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[8]_i_2\,
      I3 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[7]\,
      I4 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[8]\,
      O => ch1_dly_fast_incr3_out
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => ch1_dly_fast_incr3_out,
      Q => \^e\(0),
      R => '0'
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => I6,
      Q => ch1_delay_cnt_en,
      R => '0'
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => plusOp(1)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => plusOp(2)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => plusOp(3)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      O => plusOp(4)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \^q\(3),
      O => plusOp(5)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^q\(6),
      I1 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3\,
      O => plusOp(6)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3\,
      O => plusOp(7)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => plusOp(0),
      Q => \^q\(0),
      R => I24(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => plusOp(1),
      Q => \^q\(1),
      R => I24(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => plusOp(2),
      Q => \^q\(2),
      R => I24(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => plusOp(3),
      Q => \^q\(3),
      R => I24(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => plusOp(4),
      Q => \^q\(4),
      R => I24(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => plusOp(5),
      Q => \^q\(5),
      R => I24(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => plusOp(6),
      Q => \^q\(6),
      R => I24(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => plusOp(7),
      Q => \^q\(7),
      R => I24(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^q\(1),
      I1 => I8(0),
      I2 => I8(1),
      I3 => \^q\(5),
      I4 => I8(2),
      I5 => \^q\(7),
      O => O5
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_11_out,
      Q => \^o1\,
      R => I2(0)
    );
\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2\,
      I1 => sig_rst2sg_resetn,
      I2 => sig_sg2sgcntlr_updt_ioc_irq_set,
      I3 => sig_reg2sg_irqthresh_wren,
      I4 => \^o1\,
      O => ch1_ioc_irq_set_i1_out
    );
\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
    port map (
      I0 => \^o2\(7),
      I1 => \^o2\(0),
      I2 => \^o2\(6),
      I3 => \^o2\(5),
      I4 => \n_0_GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_3\,
      O => \n_0_GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2\
    );
\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \^o2\(3),
      I1 => \^o2\(4),
      I2 => \^o2\(1),
      I3 => \^o2\(2),
      O => \n_0_GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_3\
    );
\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => ch1_ioc_irq_set_i1_out,
      Q => cdma_tvect_out(0),
      R => '0'
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4444444F"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4\,
      I1 => I9,
      I2 => sig_reg2sg_irqthresh_wren,
      I3 => \^o1\,
      I4 => \^o2\(0),
      O => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[0]_i_1\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
    port map (
      I0 => \^o2\(1),
      I1 => \^o2\(0),
      I2 => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4\,
      I3 => I11,
      O => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9FFA900"
    )
    port map (
      I0 => \^o2\(2),
      I1 => \^o2\(0),
      I2 => \^o2\(1),
      I3 => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4\,
      I4 => I12,
      O => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
    port map (
      I0 => \^o2\(3),
      I1 => \^o2\(2),
      I2 => \^o2\(1),
      I3 => \^o2\(0),
      I4 => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4\,
      I5 => I13,
      O => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFF9A00"
    )
    port map (
      I0 => \^o2\(4),
      I1 => \^o2\(3),
      I2 => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_2\,
      I3 => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4\,
      I4 => I14,
      O => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \^o2\(0),
      I1 => \^o2\(1),
      I2 => \^o2\(2),
      O => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_2\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
    port map (
      I0 => \^o2\(5),
      I1 => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3\,
      I2 => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4\,
      I3 => I15,
      O => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C9FFC900"
    )
    port map (
      I0 => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3\,
      I1 => \^o2\(6),
      I2 => \^o2\(5),
      I3 => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4\,
      I4 => I10,
      O => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
    port map (
      I0 => \^o2\(7),
      I1 => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3\,
      I2 => \^o2\(6),
      I3 => \^o2\(5),
      I4 => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4\,
      I5 => I16,
      O => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \^o2\(3),
      I1 => \^o2\(4),
      I2 => \^o2\(2),
      I3 => \^o2\(1),
      I4 => \^o2\(0),
      O => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \^o1\,
      I1 => sig_reg2sg_irqthresh_wren,
      I2 => \n_0_GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2\,
      O => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4\
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_aclk,
      CE => I1(0),
      D => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[0]_i_1\,
      Q => \^o2\(0),
      S => SR(0)
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I1(0),
      D => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1\,
      Q => \^o2\(1),
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I1(0),
      D => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1\,
      Q => \^o2\(2),
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I1(0),
      D => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1\,
      Q => \^o2\(3),
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I1(0),
      D => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1\,
      Q => \^o2\(4),
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I1(0),
      D => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1\,
      Q => \^o2\(5),
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I1(0),
      D => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1\,
      Q => \^o2\(6),
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I1(0),
      D => \n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2\,
      Q => \^o2\(7),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_cdma_0_axi_sg_rd_status_cntl is
  port (
    I5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_rd_sts_decerr_reg0 : out STD_LOGIC;
    sig_rsc2stat_status_valid : out STD_LOGIC;
    sig_rsc2data_ready : out STD_LOGIC;
    sig_rd_sts_interr_reg0 : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_rd_sts_slverr_reg0 : in STD_LOGIC;
    sig_rd_sts_okay_reg0 : in STD_LOGIC;
    sig_rd_sts_reg_full0 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_data2rsc_valid : in STD_LOGIC;
    sig_data2rsc_decerr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0_axi_sg_rd_status_cntl : entity is "axi_sg_rd_status_cntl";
end axi_cdma_0_axi_sg_rd_status_cntl;

architecture STRUCTURE of axi_cdma_0_axi_sg_rd_status_cntl is
  signal \^i5\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \n_0_sig_rd_sts_interr_reg_i_1__0\ : STD_LOGIC;
  signal sig_push_rd_sts_reg : STD_LOGIC;
  signal \^sig_rd_sts_decerr_reg0\ : STD_LOGIC;
  signal \^sig_rsc2data_ready\ : STD_LOGIC;
  signal \^sig_rsc2stat_status_valid\ : STD_LOGIC;
begin
  I5(3 downto 0) <= \^i5\(3 downto 0);
  sig_rd_sts_decerr_reg0 <= \^sig_rd_sts_decerr_reg0\;
  sig_rsc2data_ready <= \^sig_rsc2data_ready\;
  sig_rsc2stat_status_valid <= \^sig_rsc2stat_status_valid\;
sig_rd_sts_decerr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^i5\(1),
      I1 => sig_data2rsc_decerr,
      O => \^sig_rd_sts_decerr_reg0\
    );
sig_rd_sts_decerr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_rd_sts_reg,
      D => \^sig_rd_sts_decerr_reg0\,
      Q => \^i5\(1),
      R => \n_0_sig_rd_sts_interr_reg_i_1__0\
    );
\sig_rd_sts_interr_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
    port map (
      I0 => \^sig_rsc2stat_status_valid\,
      I1 => sig_stat2rsc_status_ready,
      I2 => I2,
      O => \n_0_sig_rd_sts_interr_reg_i_1__0\
    );
sig_rd_sts_interr_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^sig_rsc2data_ready\,
      I1 => sig_data2rsc_valid,
      O => sig_push_rd_sts_reg
    );
sig_rd_sts_interr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_interr_reg0,
      Q => \^i5\(0),
      R => \n_0_sig_rd_sts_interr_reg_i_1__0\
    );
sig_rd_sts_okay_reg_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_okay_reg0,
      Q => \^i5\(3),
      S => \n_0_sig_rd_sts_interr_reg_i_1__0\
    );
sig_rd_sts_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_rd_sts_reg,
      D => I1,
      Q => \^sig_rsc2data_ready\,
      S => \n_0_sig_rd_sts_interr_reg_i_1__0\
    );
sig_rd_sts_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_reg_full0,
      Q => \^sig_rsc2stat_status_valid\,
      R => \n_0_sig_rd_sts_interr_reg_i_1__0\
    );
sig_rd_sts_slverr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_slverr_reg0,
      Q => \^i5\(2),
      R => \n_0_sig_rd_sts_interr_reg_i_1__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_cdma_0_axi_sg_rddata_cntl is
  port (
    m_axi_sg_rready : out STD_LOGIC;
    sig_data2rsc_valid : out STD_LOGIC;
    sig_data2rsc_decerr : out STD_LOGIC;
    sig_rd_sts_reg_full0 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    sig_rd_sts_okay_reg0 : out STD_LOGIC;
    sig_rd_sts_interr_reg0 : out STD_LOGIC;
    sig_rd_sts_slverr_reg0 : out STD_LOGIC;
    I4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_rsc2data_ready : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_rlast : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_rd_sts_decerr_reg0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0_axi_sg_rddata_cntl : entity is "axi_sg_rddata_cntl";
end axi_cdma_0_axi_sg_rddata_cntl;

architecture STRUCTURE of axi_cdma_0_axi_sg_rddata_cntl is
  signal n_0_mm2s_rlast_del_i_1 : STD_LOGIC;
  signal \n_0_sig_coelsc_decerr_reg_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_coelsc_interr_reg_i_1__0\ : STD_LOGIC;
  signal n_0_sig_coelsc_okay_reg_i_1 : STD_LOGIC;
  signal \n_0_sig_coelsc_slverr_reg_i_1__0\ : STD_LOGIC;
  signal sig_data2rsc_calc_err : STD_LOGIC;
  signal \^sig_data2rsc_decerr\ : STD_LOGIC;
  signal sig_data2rsc_okay : STD_LOGIC;
  signal sig_data2rsc_slverr : STD_LOGIC;
  signal \^sig_data2rsc_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_coelsc_interr_reg_i_1__0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of sig_rd_sts_interr_reg_i_3 : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of sig_rd_sts_reg_empty_i_1 : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of sig_rd_sts_reg_full_i_1 : label is "soft_lutpair228";
begin
  sig_data2rsc_decerr <= \^sig_data2rsc_decerr\;
  sig_data2rsc_valid <= \^sig_data2rsc_valid\;
mm2s_rlast_del_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => m_axi_sg_rvalid,
      I1 => m_axi_sg_rlast,
      O => n_0_mm2s_rlast_del_i_1
    );
mm2s_rlast_del_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_mm2s_rlast_del_i_1,
      Q => \^sig_data2rsc_valid\,
      R => I4(0)
    );
mm2s_rready_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => '1',
      Q => m_axi_sg_rready,
      R => I4(0)
    );
\sig_coelsc_decerr_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAA000000000000"
    )
    port map (
      I0 => \^sig_data2rsc_decerr\,
      I1 => m_axi_sg_rvalid,
      I2 => m_axi_sg_rresp(0),
      I3 => m_axi_sg_rresp(1),
      I4 => sig_rsc2data_ready,
      I5 => I1,
      O => \n_0_sig_coelsc_decerr_reg_i_1__0\
    );
sig_coelsc_decerr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_coelsc_decerr_reg_i_1__0\,
      Q => \^sig_data2rsc_decerr\,
      R => '0'
    );
\sig_coelsc_interr_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_data2rsc_calc_err,
      I1 => I1,
      I2 => sig_rsc2data_ready,
      I3 => m_axi_sg_rvalid,
      O => \n_0_sig_coelsc_interr_reg_i_1__0\
    );
sig_coelsc_interr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_coelsc_interr_reg_i_1__0\,
      Q => sig_data2rsc_calc_err,
      R => '0'
    );
sig_coelsc_okay_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2EFFFFFF"
    )
    port map (
      I0 => sig_data2rsc_okay,
      I1 => m_axi_sg_rvalid,
      I2 => m_axi_sg_rresp(1),
      I3 => sig_rsc2data_ready,
      I4 => I1,
      O => n_0_sig_coelsc_okay_reg_i_1
    );
sig_coelsc_okay_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_coelsc_okay_reg_i_1,
      Q => sig_data2rsc_okay,
      R => '0'
    );
\sig_coelsc_slverr_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEA000000000000"
    )
    port map (
      I0 => sig_data2rsc_slverr,
      I1 => m_axi_sg_rvalid,
      I2 => m_axi_sg_rresp(1),
      I3 => m_axi_sg_rresp(0),
      I4 => sig_rsc2data_ready,
      I5 => I1,
      O => \n_0_sig_coelsc_slverr_reg_i_1__0\
    );
sig_coelsc_slverr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_coelsc_slverr_reg_i_1__0\,
      Q => sig_data2rsc_slverr,
      R => '0'
    );
sig_rd_sts_interr_reg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_data2rsc_calc_err,
      I1 => I5(0),
      O => sig_rd_sts_interr_reg0
    );
sig_rd_sts_okay_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => sig_data2rsc_slverr,
      I1 => I5(1),
      I2 => sig_data2rsc_okay,
      I3 => sig_rd_sts_decerr_reg0,
      I4 => sig_data2rsc_calc_err,
      I5 => I5(0),
      O => sig_rd_sts_okay_reg0
    );
sig_rd_sts_reg_empty_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^sig_data2rsc_valid\,
      I1 => sig_data2rsc_calc_err,
      O => O1
    );
sig_rd_sts_reg_full_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_data2rsc_calc_err,
      I1 => \^sig_data2rsc_valid\,
      O => sig_rd_sts_reg_full0
    );
sig_rd_sts_slverr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_data2rsc_slverr,
      I1 => I5(1),
      O => sig_rd_sts_slverr_reg0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_cdma_0_axi_sg_reset is
  port (
    sig_s_h_halt_reg : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0_axi_sg_reset : entity is "axi_sg_reset";
end axi_cdma_0_axi_sg_reset;

architecture STRUCTURE of axi_cdma_0_axi_sg_reset is
  signal \^sig_s_h_halt_reg\ : STD_LOGIC;
begin
  sig_s_h_halt_reg <= \^sig_s_h_halt_reg\;
sig_s_h_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \^sig_s_h_halt_reg\,
      Q => \^sig_s_h_halt_reg\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_cdma_0_axi_sg_reset_2 is
  port (
    O1 : out STD_LOGIC;
    I4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_rst2dm_resetn : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_addr2rsc_cmd_fifo_empty : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0_axi_sg_reset_2 : entity is "axi_sg_reset";
end axi_cdma_0_axi_sg_reset_2;

architecture STRUCTURE of axi_cdma_0_axi_sg_reset_2 is
  signal \^o1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of mm2s_rready_i_1 : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \sig_cmd_addr_reg[31]_i_1\ : label is "soft_lutpair230";
begin
  O1 <= \^o1\;
mm2s_rready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o1\,
      O => I4(0)
    );
\sig_cmd_addr_reg[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => \^o1\,
      I1 => sig_addr2rsc_cmd_fifo_empty,
      I2 => sig_halt_reg,
      O => SR(0)
    );
sig_cmd_stat_rst_user_reg_n_cdc_from_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_rst2dm_resetn,
      Q => \^o1\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_cdma_0_axi_sg_scc is
  port (
    sig_cmd_reg_empty : out STD_LOGIC;
    sig_btt_is_zero_reg : out STD_LOGIC;
    O1 : out STD_LOGIC;
    sm_set_error : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    sig_mstr2addr_cmd_valid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_cmd2mstr_cmd_valid : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_addr2rsc_cmd_fifo_empty : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I5 : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0_axi_sg_scc : entity is "axi_sg_scc";
end axi_cdma_0_axi_sg_scc;

architecture STRUCTURE of axi_cdma_0_axi_sg_scc is
  signal n_0_sig_cmd2addr_valid1_i_1 : STD_LOGIC;
  signal n_0_sm_set_error_i_1 : STD_LOGIC;
  signal \^sig_btt_is_zero_reg\ : STD_LOGIC;
  signal \^sig_cmd_reg_empty\ : STD_LOGIC;
  signal sig_load_input_cmd : STD_LOGIC;
  signal \^sig_mstr2addr_cmd_valid\ : STD_LOGIC;
  signal \^sm_set_error\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_addr_valid_reg_i_3 : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of sm_set_error_i_1 : label is "soft_lutpair227";
begin
  sig_btt_is_zero_reg <= \^sig_btt_is_zero_reg\;
  sig_cmd_reg_empty <= \^sig_cmd_reg_empty\;
  sig_mstr2addr_cmd_valid <= \^sig_mstr2addr_cmd_valid\;
  sm_set_error <= \^sm_set_error\;
sig_addr_valid_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => \^sig_mstr2addr_cmd_valid\,
      I1 => sig_halt_reg,
      I2 => sig_addr2rsc_cmd_fifo_empty,
      O => sig_push_addr_reg1_out
    );
sig_addr_valid_reg_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^sm_set_error\,
      O => O1
    );
sig_btt_is_zero_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => I2,
      Q => \^sig_btt_is_zero_reg\,
      R => '0'
    );
sig_cmd2addr_valid1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EA000000000000"
    )
    port map (
      I0 => \^sig_mstr2addr_cmd_valid\,
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_cmd_reg_empty\,
      I3 => sig_halt_reg,
      I4 => sig_addr2rsc_cmd_fifo_empty,
      I5 => I3,
      O => n_0_sig_cmd2addr_valid1_i_1
    );
sig_cmd2addr_valid1_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_cmd2addr_valid1_i_1,
      Q => \^sig_mstr2addr_cmd_valid\,
      R => '0'
    );
\sig_cmd_addr_reg[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^sig_cmd_reg_empty\,
      I1 => sig_cmd2mstr_cmd_valid,
      O => sig_load_input_cmd
    );
\sig_cmd_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I5(1),
      Q => Q(0),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I5(11),
      Q => Q(10),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I5(12),
      Q => Q(11),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I5(13),
      Q => Q(12),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I5(14),
      Q => Q(13),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I5(15),
      Q => Q(14),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I5(16),
      Q => Q(15),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I5(17),
      Q => Q(16),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I5(18),
      Q => Q(17),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I5(19),
      Q => Q(18),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I5(20),
      Q => Q(19),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I5(2),
      Q => Q(1),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I5(21),
      Q => Q(20),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I5(22),
      Q => Q(21),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I5(23),
      Q => Q(22),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I5(24),
      Q => Q(23),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I5(25),
      Q => Q(24),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I5(26),
      Q => Q(25),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I5(27),
      Q => Q(26),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I5(28),
      Q => Q(27),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I5(29),
      Q => Q(28),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I5(30),
      Q => Q(29),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I5(3),
      Q => Q(2),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I5(31),
      Q => Q(30),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I5(32),
      Q => Q(31),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I5(4),
      Q => Q(3),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I5(5),
      Q => Q(4),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I5(6),
      Q => Q(5),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I5(7),
      Q => Q(6),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I5(8),
      Q => Q(7),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I5(9),
      Q => Q(8),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I5(10),
      Q => Q(9),
      R => SR(0)
    );
\sig_cmd_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I5(0),
      Q => O2(0),
      R => SR(0)
    );
\sig_cmd_burst_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => '0',
      Q => O2(1),
      R => SR(0)
    );
sig_cmd_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => I1,
      Q => \^sig_cmd_reg_empty\,
      S => SR(0)
    );
sm_set_error_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_btt_is_zero_reg\,
      I1 => \^sm_set_error\,
      O => n_0_sm_set_error_i_1
    );
sm_set_error_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sm_set_error_i_1,
      Q => \^sm_set_error\,
      R => I4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_cdma_0_axi_sg_scc_wr is
  port (
    sig_cmd_reg_empty : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    sig_calc2dm_calc_err : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    sig_mstr2data_cmd_valid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_cmd2mstr_cmd_valid : in STD_LOGIC;
    sig_addr2wsc_cmd_fifo_empty : in STD_LOGIC;
    I3 : in STD_LOGIC;
    sig_data2all_tlast_error : in STD_LOGIC;
    I4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0_axi_sg_scc_wr : entity is "axi_sg_scc_wr";
end axi_cdma_0_axi_sg_scc_wr;

architecture STRUCTURE of axi_cdma_0_axi_sg_scc_wr is
  signal \^o1\ : STD_LOGIC;
  signal n_0_sig_cmd2addr_valid1_i_1 : STD_LOGIC;
  signal n_0_sm_set_error_i_1 : STD_LOGIC;
  signal \^sig_calc2dm_calc_err\ : STD_LOGIC;
  signal \^sig_cmd_reg_empty\ : STD_LOGIC;
  signal sig_load_input_cmd : STD_LOGIC;
  signal \^sig_mstr2data_cmd_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_addr_valid_reg_i_3__0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of sm_set_error_i_1 : label is "soft_lutpair232";
begin
  O1 <= \^o1\;
  sig_calc2dm_calc_err <= \^sig_calc2dm_calc_err\;
  sig_cmd_reg_empty <= \^sig_cmd_reg_empty\;
  sig_mstr2data_cmd_valid <= \^sig_mstr2data_cmd_valid\;
\sig_addr_valid_reg_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \^sig_mstr2data_cmd_valid\,
      I1 => sig_addr2wsc_cmd_fifo_empty,
      I2 => I3,
      I3 => sig_data2all_tlast_error,
      O => sig_push_addr_reg1_out
    );
\sig_addr_valid_reg_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^sig_calc2dm_calc_err\,
      O => O2
    );
sig_btt_is_zero_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => I2,
      Q => \^o1\,
      R => '0'
    );
sig_cmd2addr_valid1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E000000000"
    )
    port map (
      I0 => \^sig_mstr2data_cmd_valid\,
      I1 => sig_load_input_cmd,
      I2 => sig_addr2wsc_cmd_fifo_empty,
      I3 => I3,
      I4 => sig_data2all_tlast_error,
      I5 => I5,
      O => n_0_sig_cmd2addr_valid1_i_1
    );
sig_cmd2addr_valid1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_cmd2addr_valid1_i_1,
      Q => \^sig_mstr2data_cmd_valid\,
      R => '0'
    );
\sig_cmd_addr_reg[31]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^sig_cmd_reg_empty\,
      I1 => sig_cmd2mstr_cmd_valid,
      O => sig_load_input_cmd
    );
\sig_cmd_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I6(1),
      Q => Q(0),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I6(11),
      Q => Q(10),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I6(12),
      Q => Q(11),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I6(13),
      Q => Q(12),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I6(14),
      Q => Q(13),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I6(15),
      Q => Q(14),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I6(16),
      Q => Q(15),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I6(17),
      Q => Q(16),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I6(18),
      Q => Q(17),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I6(19),
      Q => Q(18),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I6(20),
      Q => Q(19),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I6(2),
      Q => Q(1),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I6(21),
      Q => Q(20),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I6(22),
      Q => Q(21),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I6(23),
      Q => Q(22),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I6(24),
      Q => Q(23),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I6(25),
      Q => Q(24),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I6(26),
      Q => Q(25),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I6(27),
      Q => Q(26),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I6(28),
      Q => Q(27),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I6(29),
      Q => Q(28),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I6(30),
      Q => Q(29),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I6(3),
      Q => Q(2),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I6(31),
      Q => Q(30),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I6(32),
      Q => Q(31),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I6(4),
      Q => Q(3),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I6(5),
      Q => Q(4),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I6(6),
      Q => Q(5),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I6(7),
      Q => Q(6),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I6(8),
      Q => Q(7),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I6(9),
      Q => Q(8),
      R => SR(0)
    );
\sig_cmd_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I6(10),
      Q => Q(9),
      R => SR(0)
    );
\sig_cmd_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => I6(0),
      Q => O3(0),
      R => SR(0)
    );
\sig_cmd_burst_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_load_input_cmd,
      D => '0',
      Q => O3(1),
      R => SR(0)
    );
sig_cmd_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => I1,
      Q => \^sig_cmd_reg_empty\,
      S => SR(0)
    );
sm_set_error_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o1\,
      I1 => \^sig_calc2dm_calc_err\,
      O => n_0_sm_set_error_i_1
    );
sm_set_error_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sm_set_error_i_1,
      Q => \^sig_calc2dm_calc_err\,
      R => I4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_cdma_0_axi_sg_updt_cmdsts_if is
  port (
    updt_decerr : out STD_LOGIC;
    updt_interr : out STD_LOGIC;
    updt_slverr : out STD_LOGIC;
    p_18_out : out STD_LOGIC;
    updt_done : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    p_13_out : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    updt_decerr_i : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    updt_interr_i : in STD_LOGIC;
    updt_slverr_i : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_rst2sg_resetn : in STD_LOGIC;
    I4 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I5 : in STD_LOGIC;
    p_11_out_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0_axi_sg_updt_cmdsts_if : entity is "axi_sg_updt_cmdsts_if";
end axi_cdma_0_axi_sg_updt_cmdsts_if;

architecture STRUCTURE of axi_cdma_0_axi_sg_updt_cmdsts_if is
  signal \^o1\ : STD_LOGIC;
  signal \n_0_updt_cs[0]_i_3\ : STD_LOGIC;
  signal n_0_updt_error_i_1 : STD_LOGIC;
  signal \^updt_decerr\ : STD_LOGIC;
  signal \^updt_done\ : STD_LOGIC;
  signal \^updt_interr\ : STD_LOGIC;
  signal \^updt_slverr\ : STD_LOGIC;
begin
  O1 <= \^o1\;
  updt_decerr <= \^updt_decerr\;
  updt_done <= \^updt_done\;
  updt_interr <= \^updt_interr\;
  updt_slverr <= \^updt_slverr\;
\GEN_CH1_UPDATE.ch1_updt_idle_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => \^o1\,
      I1 => sig_rst2sg_resetn,
      I2 => I4,
      O => O2
    );
\GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^updt_done\,
      I1 => p_11_out_0,
      O => p_13_out
    );
s_axis_updt_cmd_tvalid_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => I1,
      Q => p_18_out,
      R => '0'
    );
\updt_cs[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F2F0"
    )
    port map (
      I0 => I3,
      I1 => \^o1\,
      I2 => \n_0_updt_cs[0]_i_3\,
      I3 => Q(1),
      I4 => Q(2),
      O => D(0)
    );
\updt_cs[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"050035FF050035F0"
    )
    port map (
      I0 => E(0),
      I1 => \^updt_done\,
      I2 => Q(1),
      I3 => Q(0),
      I4 => \^o1\,
      I5 => I5,
      O => \n_0_updt_cs[0]_i_3\
    );
updt_decerr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => updt_decerr_i,
      Q => \^updt_decerr\,
      R => SR(0)
    );
updt_done_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => I2,
      Q => \^updt_done\,
      R => '0'
    );
updt_error_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \^updt_slverr\,
      I1 => \^updt_decerr\,
      I2 => \^updt_interr\,
      I3 => \^o1\,
      O => n_0_updt_error_i_1
    );
updt_error_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_updt_error_i_1,
      Q => \^o1\,
      R => SR(0)
    );
updt_interr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => updt_interr_i,
      Q => \^updt_interr\,
      R => SR(0)
    );
updt_slverr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => updt_slverr_i,
      Q => \^updt_slverr\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_cdma_0_axi_sg_updt_queue is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_2_in : out STD_LOGIC;
    p_3_in : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    p_11_out_0 : out STD_LOGIC;
    p_10_out : out STD_LOGIC;
    p_9_out : out STD_LOGIC;
    p_8_out : out STD_LOGIC;
    ptr_queue_full : out STD_LOGIC;
    O3 : out STD_LOGIC;
    sts_queue_full : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I11 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I12 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I13 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I14 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I15 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I16 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    m_axi_sg_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    follower_full_mm2s : out STD_LOGIC;
    in005_out : in STD_LOGIC;
    in00 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    p_36_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_rst2sg_resetn : in STD_LOGIC;
    sig_sg2sgcntlr_updt_ioc_irq_set : in STD_LOGIC;
    cdma_tvect_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_sgcntl2sg_updptr_tlast : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_sgcntl2sg_updsts_tvalid : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I21 : in STD_LOGIC_VECTOR ( 27 downto 0 );
    I22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I23 : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0_axi_sg_updt_queue : entity is "axi_sg_updt_queue";
end axi_cdma_0_axi_sg_updt_queue;

architecture STRUCTURE of axi_cdma_0_axi_sg_updt_queue is
  signal L : STD_LOGIC_VECTOR ( 31 downto 5 );
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^follower_full_mm2s\ : STD_LOGIC;
  signal follower_reg_mm2s : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal follower_reg_s2mm : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_i_2\ : STD_LOGIC;
  signal \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_1\ : STD_LOGIC;
  signal \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_i_1\ : STD_LOGIC;
  signal \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_i_2\ : STD_LOGIC;
  signal \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1\ : STD_LOGIC;
  signal \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_i_1\ : STD_LOGIC;
  signal \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_i_2\ : STD_LOGIC;
  signal \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_1\ : STD_LOGIC;
  signal n_0_dma_decerr_i_1 : STD_LOGIC;
  signal n_0_dma_interr_i_1 : STD_LOGIC;
  signal n_0_dma_slverr_i_1 : STD_LOGIC;
  signal \n_0_pntr_cs[1]_i_2\ : STD_LOGIC;
  signal \n_0_updt_curdesc[10]_i_1\ : STD_LOGIC;
  signal \n_0_updt_curdesc[11]_i_1\ : STD_LOGIC;
  signal \n_0_updt_curdesc[12]_i_1\ : STD_LOGIC;
  signal \n_0_updt_curdesc[13]_i_1\ : STD_LOGIC;
  signal \n_0_updt_curdesc[14]_i_1\ : STD_LOGIC;
  signal \n_0_updt_curdesc[15]_i_1\ : STD_LOGIC;
  signal \n_0_updt_curdesc[16]_i_1\ : STD_LOGIC;
  signal \n_0_updt_curdesc[17]_i_1\ : STD_LOGIC;
  signal \n_0_updt_curdesc[18]_i_1\ : STD_LOGIC;
  signal \n_0_updt_curdesc[19]_i_1\ : STD_LOGIC;
  signal \n_0_updt_curdesc[20]_i_1\ : STD_LOGIC;
  signal \n_0_updt_curdesc[21]_i_1\ : STD_LOGIC;
  signal \n_0_updt_curdesc[22]_i_1\ : STD_LOGIC;
  signal \n_0_updt_curdesc[23]_i_1\ : STD_LOGIC;
  signal \n_0_updt_curdesc[24]_i_1\ : STD_LOGIC;
  signal \n_0_updt_curdesc[25]_i_1\ : STD_LOGIC;
  signal \n_0_updt_curdesc[26]_i_1\ : STD_LOGIC;
  signal \n_0_updt_curdesc[27]_i_1\ : STD_LOGIC;
  signal \n_0_updt_curdesc[28]_i_1\ : STD_LOGIC;
  signal \n_0_updt_curdesc[29]_i_1\ : STD_LOGIC;
  signal \n_0_updt_curdesc[30]_i_1\ : STD_LOGIC;
  signal \n_0_updt_curdesc[31]_i_1\ : STD_LOGIC;
  signal \n_0_updt_curdesc[4]_i_1\ : STD_LOGIC;
  signal \n_0_updt_curdesc[5]_i_1\ : STD_LOGIC;
  signal \n_0_updt_curdesc[6]_i_1\ : STD_LOGIC;
  signal \n_0_updt_curdesc[7]_i_1\ : STD_LOGIC;
  signal \n_0_updt_curdesc[8]_i_1\ : STD_LOGIC;
  signal \n_0_updt_curdesc[9]_i_1\ : STD_LOGIC;
  signal n_0_updt_ioc_i_1 : STD_LOGIC;
  signal \^p_10_out\ : STD_LOGIC;
  signal \^p_11_out_0\ : STD_LOGIC;
  signal \^p_8_out\ : STD_LOGIC;
  signal \^p_9_out\ : STD_LOGIC;
  signal pntr_cs : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pntr_ns : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ptr_queue_dout : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \^ptr_queue_full\ : STD_LOGIC;
  signal sts_queue_dout : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal sts_queue_empty : STD_LOGIC;
  signal \^sts_queue_full\ : STD_LOGIC;
  signal sts_rden : STD_LOGIC;
  signal updt2_tlast : STD_LOGIC;
  attribute MARK_DEBUG : boolean;
  attribute MARK_DEBUG of updt2_tlast : signal is std.standard.true;
  signal updt2_tvalid : STD_LOGIC;
  attribute MARK_DEBUG of updt2_tvalid : signal is std.standard.true;
  signal updt_active_d1 : STD_LOGIC;
  signal updt_curdesc0 : STD_LOGIC;
  signal updt_tlast : STD_LOGIC;
  attribute MARK_DEBUG of updt_tlast : signal is std.standard.true;
  signal updt_tvalid : STD_LOGIC;
  attribute MARK_DEBUG of updt_tvalid : signal is std.standard.true;
  signal writing_status : STD_LOGIC;
  signal writing_status_d1 : STD_LOGIC;
  signal writing_status_re_ch1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_CH1_UPDATE.ch1_updt_idle_i_5\ : label is "soft_lutpair214";
  attribute KEEP : string;
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[0]\ : label is "yes";
  attribute mark_debug_string : string;
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[0]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[10]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[10]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[11]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[11]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[12]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[12]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[13]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[13]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[14]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[14]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[15]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[15]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[16]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[16]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[17]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[17]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[18]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[18]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[19]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[19]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[1]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[1]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[20]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[20]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[21]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[21]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[22]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[22]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[23]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[23]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[24]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[24]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[25]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[25]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[26]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[26]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[27]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[27]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[28]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[28]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[29]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[29]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[2]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[2]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[30]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[30]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[31]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[31]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[32]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[32]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[33]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[33]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[3]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[3]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[4]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[4]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[5]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[5]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[6]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[6]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[7]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[7]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[8]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[8]\ : label is "true";
  attribute KEEP of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[9]\ : label is "yes";
  attribute mark_debug_string of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[9]\ : label is "true";
  attribute SOFT_HLUTNM of \pntr_cs[0]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \updt_cs[0]_i_2\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of writing_status_d1_i_1 : label is "soft_lutpair213";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O4(0) <= \^o4\(0);
  follower_full_mm2s <= \^follower_full_mm2s\;
  \out\(0) <= follower_reg_mm2s(33);
  p_10_out <= \^p_10_out\;
  p_11_out_0 <= \^p_11_out_0\;
  p_2_in <= updt2_tvalid;
  p_3_in <= updt_tvalid;
  p_8_out <= \^p_8_out\;
  p_9_out <= \^p_9_out\;
  ptr_queue_full <= \^ptr_queue_full\;
  sts_queue_full <= \^sts_queue_full\;
  updt_tlast <= in005_out;
  updt_tvalid <= in00;
\GEN_CH1_UPDATE.ch1_updt_idle_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \^o1\,
      I1 => \^o2\,
      I2 => cdma_tvect_out(0),
      O => O6
    );
\GEN_NO_UPR_MSB_CURDESC.updt_curdesc_wren_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002E00"
    )
    port map (
      I0 => I2,
      I1 => p_36_out,
      I2 => \^o2\,
      I3 => pntr_cs(0),
      I4 => pntr_cs(1),
      O => updt_curdesc0
    );
\GEN_NO_UPR_MSB_CURDESC.updt_curdesc_wren_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => updt_curdesc0,
      Q => E(0),
      R => SR(0)
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => updt_tlast,
      I1 => p_36_out,
      I2 => updt2_tlast,
      O => O5
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sts_queue_empty,
      I1 => \^o1\,
      O => \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_i_2\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_i_2\,
      Q => \^o1\,
      S => I1
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040F040F040F040"
    )
    port map (
      I0 => sts_queue_empty,
      I1 => \^o1\,
      I2 => sig_rst2sg_resetn,
      I3 => \^follower_full_mm2s\,
      I4 => p_36_out,
      I5 => I3,
      O => \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_1\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_1\,
      Q => \^follower_full_mm2s\,
      R => '0'
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s[33]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o1\,
      I1 => sts_queue_empty,
      O => sts_rden
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sts_rden,
      D => sts_queue_dout(0),
      Q => follower_reg_mm2s(0),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sts_rden,
      D => sts_queue_dout(10),
      Q => follower_reg_mm2s(10),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sts_rden,
      D => sts_queue_dout(11),
      Q => follower_reg_mm2s(11),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sts_rden,
      D => sts_queue_dout(12),
      Q => follower_reg_mm2s(12),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sts_rden,
      D => sts_queue_dout(13),
      Q => follower_reg_mm2s(13),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sts_rden,
      D => sts_queue_dout(14),
      Q => follower_reg_mm2s(14),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sts_rden,
      D => sts_queue_dout(15),
      Q => follower_reg_mm2s(15),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sts_rden,
      D => sts_queue_dout(16),
      Q => follower_reg_mm2s(16),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sts_rden,
      D => sts_queue_dout(17),
      Q => follower_reg_mm2s(17),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sts_rden,
      D => sts_queue_dout(18),
      Q => follower_reg_mm2s(18),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sts_rden,
      D => sts_queue_dout(19),
      Q => follower_reg_mm2s(19),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sts_rden,
      D => sts_queue_dout(1),
      Q => follower_reg_mm2s(1),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sts_rden,
      D => sts_queue_dout(20),
      Q => follower_reg_mm2s(20),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sts_rden,
      D => sts_queue_dout(21),
      Q => follower_reg_mm2s(21),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sts_rden,
      D => sts_queue_dout(22),
      Q => follower_reg_mm2s(22),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sts_rden,
      D => sts_queue_dout(23),
      Q => follower_reg_mm2s(23),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sts_rden,
      D => sts_queue_dout(24),
      Q => follower_reg_mm2s(24),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sts_rden,
      D => sts_queue_dout(25),
      Q => follower_reg_mm2s(25),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sts_rden,
      D => sts_queue_dout(26),
      Q => follower_reg_mm2s(26),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sts_rden,
      D => sts_queue_dout(27),
      Q => follower_reg_mm2s(27),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sts_rden,
      D => sts_queue_dout(28),
      Q => follower_reg_mm2s(28),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sts_rden,
      D => sts_queue_dout(29),
      Q => follower_reg_mm2s(29),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sts_rden,
      D => sts_queue_dout(2),
      Q => follower_reg_mm2s(2),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sts_rden,
      D => sts_queue_dout(30),
      Q => follower_reg_mm2s(30),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sts_rden,
      D => sts_queue_dout(31),
      Q => follower_reg_mm2s(31),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sts_rden,
      D => sts_queue_dout(32),
      Q => follower_reg_mm2s(32),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sts_rden,
      D => sts_queue_dout(33),
      Q => follower_reg_mm2s(33),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sts_rden,
      D => sts_queue_dout(3),
      Q => follower_reg_mm2s(3),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sts_rden,
      D => sts_queue_dout(4),
      Q => follower_reg_mm2s(4),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sts_rden,
      D => sts_queue_dout(5),
      Q => follower_reg_mm2s(5),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sts_rden,
      D => sts_queue_dout(6),
      Q => follower_reg_mm2s(6),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sts_rden,
      D => sts_queue_dout(7),
      Q => follower_reg_mm2s(7),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sts_rden,
      D => sts_queue_dout(8),
      Q => follower_reg_mm2s(8),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sts_rden,
      D => sts_queue_dout(9),
      Q => follower_reg_mm2s(9),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I20(0),
      D => I21(6),
      Q => ptr_queue_dout(10),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I20(0),
      D => I21(7),
      Q => ptr_queue_dout(11),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I20(0),
      D => I21(8),
      Q => ptr_queue_dout(12),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I20(0),
      D => I21(9),
      Q => ptr_queue_dout(13),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I20(0),
      D => I21(10),
      Q => ptr_queue_dout(14),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I20(0),
      D => I21(11),
      Q => ptr_queue_dout(15),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I20(0),
      D => I21(12),
      Q => ptr_queue_dout(16),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I20(0),
      D => I21(13),
      Q => ptr_queue_dout(17),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I20(0),
      D => I21(14),
      Q => ptr_queue_dout(18),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I20(0),
      D => I21(15),
      Q => ptr_queue_dout(19),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I20(0),
      D => I21(16),
      Q => ptr_queue_dout(20),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I20(0),
      D => I21(17),
      Q => ptr_queue_dout(21),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I20(0),
      D => I21(18),
      Q => ptr_queue_dout(22),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I20(0),
      D => I21(19),
      Q => ptr_queue_dout(23),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I20(0),
      D => I21(20),
      Q => ptr_queue_dout(24),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I20(0),
      D => I21(21),
      Q => ptr_queue_dout(25),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I20(0),
      D => I21(22),
      Q => ptr_queue_dout(26),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I20(0),
      D => I21(23),
      Q => ptr_queue_dout(27),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I20(0),
      D => I21(24),
      Q => ptr_queue_dout(28),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I20(0),
      D => I21(25),
      Q => ptr_queue_dout(29),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I20(0),
      D => I21(26),
      Q => ptr_queue_dout(30),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I20(0),
      D => I21(27),
      Q => ptr_queue_dout(31),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I20(0),
      D => I21(0),
      Q => ptr_queue_dout(4),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I20(0),
      D => I21(1),
      Q => ptr_queue_dout(5),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I20(0),
      D => I21(2),
      Q => ptr_queue_dout(6),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I20(0),
      D => I21(3),
      Q => ptr_queue_dout(7),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I20(0),
      D => I21(4),
      Q => ptr_queue_dout(8),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I20(0),
      D => I21(5),
      Q => ptr_queue_dout(9),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0020FFFF"
    )
    port map (
      I0 => p_36_out,
      I1 => \^o2\,
      I2 => pntr_cs(0),
      I3 => pntr_cs(1),
      I4 => sig_rst2sg_resetn,
      O => \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_i_1\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => \^o2\,
      I1 => \^ptr_queue_full\,
      I2 => sig_sgcntl2sg_updptr_tlast,
      O => \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_i_2\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_i_2\,
      Q => \^o2\,
      S => \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_i_1\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000E0E0E0E0E0E0"
    )
    port map (
      I0 => \^ptr_queue_full\,
      I1 => sig_sgcntl2sg_updptr_tlast,
      I2 => sig_rst2sg_resetn,
      I3 => \^o2\,
      I4 => p_36_out,
      I5 => updt_curdesc0,
      O => \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1\,
      Q => \^ptr_queue_full\,
      R => '0'
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I22(0),
      D => I23(0),
      Q => sts_queue_dout(0),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I22(0),
      D => I23(10),
      Q => sts_queue_dout(10),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I22(0),
      D => I23(11),
      Q => sts_queue_dout(11),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I22(0),
      D => I23(12),
      Q => sts_queue_dout(12),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I22(0),
      D => I23(13),
      Q => sts_queue_dout(13),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I22(0),
      D => I23(14),
      Q => sts_queue_dout(14),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I22(0),
      D => I23(15),
      Q => sts_queue_dout(15),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I22(0),
      D => I23(16),
      Q => sts_queue_dout(16),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I22(0),
      D => I23(17),
      Q => sts_queue_dout(17),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I22(0),
      D => I23(18),
      Q => sts_queue_dout(18),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I22(0),
      D => I23(19),
      Q => sts_queue_dout(19),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I22(0),
      D => I23(1),
      Q => sts_queue_dout(1),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I22(0),
      D => I23(20),
      Q => sts_queue_dout(20),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I22(0),
      D => I23(21),
      Q => sts_queue_dout(21),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I22(0),
      D => I23(22),
      Q => sts_queue_dout(22),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I22(0),
      D => I23(23),
      Q => sts_queue_dout(23),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I22(0),
      D => I23(24),
      Q => sts_queue_dout(24),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I22(0),
      D => I23(25),
      Q => sts_queue_dout(25),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I22(0),
      D => I23(26),
      Q => sts_queue_dout(26),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I22(0),
      D => I23(27),
      Q => sts_queue_dout(27),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I22(0),
      D => I23(28),
      Q => sts_queue_dout(28),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I22(0),
      D => I23(29),
      Q => sts_queue_dout(29),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I22(0),
      D => I23(2),
      Q => sts_queue_dout(2),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I22(0),
      D => I23(30),
      Q => sts_queue_dout(30),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I22(0),
      D => I23(31),
      Q => sts_queue_dout(31),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I22(0),
      D => I23(32),
      Q => sts_queue_dout(32),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I22(0),
      D => '1',
      Q => sts_queue_dout(33),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I22(0),
      D => I23(3),
      Q => sts_queue_dout(3),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I22(0),
      D => I23(4),
      Q => sts_queue_dout(4),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I22(0),
      D => I23(5),
      Q => sts_queue_dout(5),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I22(0),
      D => I23(6),
      Q => sts_queue_dout(6),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I22(0),
      D => I23(7),
      Q => sts_queue_dout(7),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I22(0),
      D => I23(8),
      Q => sts_queue_dout(8),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I22(0),
      D => I23(9),
      Q => sts_queue_dout(9),
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
    port map (
      I0 => sts_queue_empty,
      I1 => \^o1\,
      I2 => sig_rst2sg_resetn,
      O => \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_i_1\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => sts_queue_empty,
      I1 => \^sts_queue_full\,
      I2 => sig_sgcntl2sg_updsts_tvalid,
      O => \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_i_2\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_i_2\,
      Q => sts_queue_empty,
      S => \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_i_1\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E000E0"
    )
    port map (
      I0 => \^sts_queue_full\,
      I1 => sig_sgcntl2sg_updsts_tvalid,
      I2 => sig_rst2sg_resetn,
      I3 => \^o1\,
      I4 => sts_queue_empty,
      O => \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_1\
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_1\,
      Q => \^sts_queue_full\,
      R => '0'
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.updt_active_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_36_out,
      Q => updt_active_d1,
      R => SR(0)
    );
dma_decerr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
    port map (
      I0 => \^p_8_out\,
      I1 => writing_status_re_ch1,
      I2 => follower_reg_mm2s(30),
      I3 => sig_rst2sg_resetn,
      I4 => cdma_tvect_out(3),
      O => n_0_dma_decerr_i_1
    );
dma_decerr_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_dma_decerr_i_1,
      Q => \^p_8_out\,
      R => '0'
    );
dma_interr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
    port map (
      I0 => \^p_10_out\,
      I1 => writing_status_re_ch1,
      I2 => follower_reg_mm2s(28),
      I3 => sig_rst2sg_resetn,
      I4 => cdma_tvect_out(1),
      O => n_0_dma_interr_i_1
    );
dma_interr_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_dma_interr_i_1,
      Q => \^p_10_out\,
      R => '0'
    );
dma_slverr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
    port map (
      I0 => \^p_9_out\,
      I1 => writing_status_re_ch1,
      I2 => follower_reg_mm2s(29),
      I3 => sig_rst2sg_resetn,
      I4 => cdma_tvect_out(2),
      O => n_0_dma_slverr_i_1
    );
dma_slverr_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_dma_slverr_i_1,
      Q => \^p_9_out\,
      R => '0'
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => updt2_tlast
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => updt2_tvalid
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(24)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(23)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(22)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(21)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(20)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(19)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(18)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(17)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(16)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(33)
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(15)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(14)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(13)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(12)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(11)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(10)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(9)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(8)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(7)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(6)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(32)
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(5)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(4)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(3)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(2)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(1)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(0)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(31)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(30)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(29)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(28)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(27)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => follower_reg_s2mm(26)
    );
\m_axi_sg_wdata[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(0),
      I1 => p_36_out,
      I2 => follower_reg_s2mm(0),
      O => m_axi_sg_wdata(0)
    );
\m_axi_sg_wdata[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(10),
      I1 => p_36_out,
      I2 => follower_reg_s2mm(10),
      O => m_axi_sg_wdata(10)
    );
\m_axi_sg_wdata[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(11),
      I1 => p_36_out,
      I2 => follower_reg_s2mm(11),
      O => m_axi_sg_wdata(11)
    );
\m_axi_sg_wdata[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(12),
      I1 => p_36_out,
      I2 => follower_reg_s2mm(12),
      O => m_axi_sg_wdata(12)
    );
\m_axi_sg_wdata[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(13),
      I1 => p_36_out,
      I2 => follower_reg_s2mm(13),
      O => m_axi_sg_wdata(13)
    );
\m_axi_sg_wdata[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(14),
      I1 => p_36_out,
      I2 => follower_reg_s2mm(14),
      O => m_axi_sg_wdata(14)
    );
\m_axi_sg_wdata[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(15),
      I1 => p_36_out,
      I2 => follower_reg_s2mm(15),
      O => m_axi_sg_wdata(15)
    );
\m_axi_sg_wdata[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(16),
      I1 => p_36_out,
      I2 => follower_reg_s2mm(16),
      O => m_axi_sg_wdata(16)
    );
\m_axi_sg_wdata[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(17),
      I1 => p_36_out,
      I2 => follower_reg_s2mm(17),
      O => m_axi_sg_wdata(17)
    );
\m_axi_sg_wdata[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(18),
      I1 => p_36_out,
      I2 => follower_reg_s2mm(18),
      O => m_axi_sg_wdata(18)
    );
\m_axi_sg_wdata[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(19),
      I1 => p_36_out,
      I2 => follower_reg_s2mm(19),
      O => m_axi_sg_wdata(19)
    );
\m_axi_sg_wdata[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(1),
      I1 => p_36_out,
      I2 => follower_reg_s2mm(1),
      O => m_axi_sg_wdata(1)
    );
\m_axi_sg_wdata[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(20),
      I1 => p_36_out,
      I2 => follower_reg_s2mm(20),
      O => m_axi_sg_wdata(20)
    );
\m_axi_sg_wdata[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(21),
      I1 => p_36_out,
      I2 => follower_reg_s2mm(21),
      O => m_axi_sg_wdata(21)
    );
\m_axi_sg_wdata[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(22),
      I1 => p_36_out,
      I2 => follower_reg_s2mm(22),
      O => m_axi_sg_wdata(22)
    );
\m_axi_sg_wdata[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(23),
      I1 => p_36_out,
      I2 => follower_reg_s2mm(23),
      O => m_axi_sg_wdata(23)
    );
\m_axi_sg_wdata[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(24),
      I1 => p_36_out,
      I2 => follower_reg_s2mm(24),
      O => m_axi_sg_wdata(24)
    );
\m_axi_sg_wdata[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(25),
      I1 => p_36_out,
      I2 => follower_reg_s2mm(25),
      O => m_axi_sg_wdata(25)
    );
\m_axi_sg_wdata[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(26),
      I1 => p_36_out,
      I2 => follower_reg_s2mm(26),
      O => m_axi_sg_wdata(26)
    );
\m_axi_sg_wdata[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(27),
      I1 => p_36_out,
      I2 => follower_reg_s2mm(27),
      O => m_axi_sg_wdata(27)
    );
\m_axi_sg_wdata[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(28),
      I1 => p_36_out,
      I2 => follower_reg_s2mm(28),
      O => m_axi_sg_wdata(28)
    );
\m_axi_sg_wdata[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(29),
      I1 => p_36_out,
      I2 => follower_reg_s2mm(29),
      O => m_axi_sg_wdata(29)
    );
\m_axi_sg_wdata[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(2),
      I1 => p_36_out,
      I2 => follower_reg_s2mm(2),
      O => m_axi_sg_wdata(2)
    );
\m_axi_sg_wdata[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(30),
      I1 => p_36_out,
      I2 => follower_reg_s2mm(30),
      O => m_axi_sg_wdata(30)
    );
\m_axi_sg_wdata[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(31),
      I1 => p_36_out,
      I2 => follower_reg_s2mm(31),
      O => m_axi_sg_wdata(31)
    );
\m_axi_sg_wdata[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(3),
      I1 => p_36_out,
      I2 => follower_reg_s2mm(3),
      O => m_axi_sg_wdata(3)
    );
\m_axi_sg_wdata[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(4),
      I1 => p_36_out,
      I2 => follower_reg_s2mm(4),
      O => m_axi_sg_wdata(4)
    );
\m_axi_sg_wdata[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(5),
      I1 => p_36_out,
      I2 => follower_reg_s2mm(5),
      O => m_axi_sg_wdata(5)
    );
\m_axi_sg_wdata[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(6),
      I1 => p_36_out,
      I2 => follower_reg_s2mm(6),
      O => m_axi_sg_wdata(6)
    );
\m_axi_sg_wdata[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(7),
      I1 => p_36_out,
      I2 => follower_reg_s2mm(7),
      O => m_axi_sg_wdata(7)
    );
\m_axi_sg_wdata[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(8),
      I1 => p_36_out,
      I2 => follower_reg_s2mm(8),
      O => m_axi_sg_wdata(8)
    );
\m_axi_sg_wdata[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => follower_reg_mm2s(9),
      I1 => p_36_out,
      I2 => follower_reg_s2mm(9),
      O => m_axi_sg_wdata(9)
    );
\pntr_cs[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4C4C4F4C"
    )
    port map (
      I0 => \n_0_pntr_cs[1]_i_2\,
      I1 => pntr_cs(0),
      I2 => pntr_cs(1),
      I3 => p_36_out,
      I4 => updt_active_d1,
      O => pntr_ns(0)
    );
\pntr_cs[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF747400000000"
    )
    port map (
      I0 => \^o2\,
      I1 => p_36_out,
      I2 => I2,
      I3 => \n_0_pntr_cs[1]_i_2\,
      I4 => pntr_cs(1),
      I5 => pntr_cs(0),
      O => pntr_ns(1)
    );
\pntr_cs[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A8A800"
    )
    port map (
      I0 => I3,
      I1 => updt2_tvalid,
      I2 => updt_tvalid,
      I3 => updt2_tlast,
      I4 => updt_tlast,
      O => \n_0_pntr_cs[1]_i_2\
    );
\pntr_cs_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => pntr_ns(0),
      Q => pntr_cs(0),
      R => SR(0)
    );
\pntr_cs_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => pntr_ns(1),
      Q => pntr_cs(1),
      R => SR(0)
    );
\update_address[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(11),
      O => I11(3)
    );
\update_address[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(10),
      O => I11(2)
    );
\update_address[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(9),
      O => I11(1)
    );
\update_address[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(8),
      O => I11(0)
    );
\update_address[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(15),
      O => I12(3)
    );
\update_address[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(14),
      O => I12(2)
    );
\update_address[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(13),
      O => I12(1)
    );
\update_address[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(12),
      O => I12(0)
    );
\update_address[19]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(19),
      O => I13(3)
    );
\update_address[19]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(18),
      O => I13(2)
    );
\update_address[19]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(17),
      O => I13(1)
    );
\update_address[19]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(16),
      O => I13(0)
    );
\update_address[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(23),
      O => I14(3)
    );
\update_address[23]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(22),
      O => I14(2)
    );
\update_address[23]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(21),
      O => I14(1)
    );
\update_address[23]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(20),
      O => I14(0)
    );
\update_address[27]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(27),
      O => I15(3)
    );
\update_address[27]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(26),
      O => I15(2)
    );
\update_address[27]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(25),
      O => I15(1)
    );
\update_address[27]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(24),
      O => I15(0)
    );
\update_address[31]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(31),
      O => I16(3)
    );
\update_address[31]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(30),
      O => I16(2)
    );
\update_address[31]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(29),
      O => I16(1)
    );
\update_address[31]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(28),
      O => I16(0)
    );
\update_address[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(7),
      O => S(3)
    );
\update_address[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(6),
      O => S(2)
    );
\update_address[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => L(5),
      O => S(1)
    );
\update_address[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o4\(0),
      O => S(0)
    );
\updt_cs[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => cdma_tvect_out(0),
      I1 => \^o2\,
      I2 => \^o1\,
      I3 => I2,
      O => O3
    );
\updt_curdesc[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
    port map (
      I0 => L(10),
      I1 => ptr_queue_dout(10),
      I2 => sig_rst2sg_resetn,
      I3 => updt_curdesc0,
      I4 => I2,
      O => \n_0_updt_curdesc[10]_i_1\
    );
\updt_curdesc[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
    port map (
      I0 => L(11),
      I1 => ptr_queue_dout(11),
      I2 => sig_rst2sg_resetn,
      I3 => updt_curdesc0,
      I4 => I2,
      O => \n_0_updt_curdesc[11]_i_1\
    );
\updt_curdesc[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
    port map (
      I0 => L(12),
      I1 => ptr_queue_dout(12),
      I2 => sig_rst2sg_resetn,
      I3 => updt_curdesc0,
      I4 => I2,
      O => \n_0_updt_curdesc[12]_i_1\
    );
\updt_curdesc[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
    port map (
      I0 => L(13),
      I1 => ptr_queue_dout(13),
      I2 => sig_rst2sg_resetn,
      I3 => updt_curdesc0,
      I4 => I2,
      O => \n_0_updt_curdesc[13]_i_1\
    );
\updt_curdesc[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
    port map (
      I0 => L(14),
      I1 => ptr_queue_dout(14),
      I2 => sig_rst2sg_resetn,
      I3 => updt_curdesc0,
      I4 => I2,
      O => \n_0_updt_curdesc[14]_i_1\
    );
\updt_curdesc[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
    port map (
      I0 => L(15),
      I1 => ptr_queue_dout(15),
      I2 => sig_rst2sg_resetn,
      I3 => updt_curdesc0,
      I4 => I2,
      O => \n_0_updt_curdesc[15]_i_1\
    );
\updt_curdesc[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
    port map (
      I0 => L(16),
      I1 => ptr_queue_dout(16),
      I2 => sig_rst2sg_resetn,
      I3 => updt_curdesc0,
      I4 => I2,
      O => \n_0_updt_curdesc[16]_i_1\
    );
\updt_curdesc[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
    port map (
      I0 => L(17),
      I1 => ptr_queue_dout(17),
      I2 => sig_rst2sg_resetn,
      I3 => updt_curdesc0,
      I4 => I2,
      O => \n_0_updt_curdesc[17]_i_1\
    );
\updt_curdesc[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
    port map (
      I0 => L(18),
      I1 => ptr_queue_dout(18),
      I2 => sig_rst2sg_resetn,
      I3 => updt_curdesc0,
      I4 => I2,
      O => \n_0_updt_curdesc[18]_i_1\
    );
\updt_curdesc[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
    port map (
      I0 => L(19),
      I1 => ptr_queue_dout(19),
      I2 => sig_rst2sg_resetn,
      I3 => updt_curdesc0,
      I4 => I2,
      O => \n_0_updt_curdesc[19]_i_1\
    );
\updt_curdesc[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
    port map (
      I0 => L(20),
      I1 => ptr_queue_dout(20),
      I2 => sig_rst2sg_resetn,
      I3 => updt_curdesc0,
      I4 => I2,
      O => \n_0_updt_curdesc[20]_i_1\
    );
\updt_curdesc[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
    port map (
      I0 => L(21),
      I1 => ptr_queue_dout(21),
      I2 => sig_rst2sg_resetn,
      I3 => updt_curdesc0,
      I4 => I2,
      O => \n_0_updt_curdesc[21]_i_1\
    );
\updt_curdesc[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
    port map (
      I0 => L(22),
      I1 => ptr_queue_dout(22),
      I2 => sig_rst2sg_resetn,
      I3 => updt_curdesc0,
      I4 => I2,
      O => \n_0_updt_curdesc[22]_i_1\
    );
\updt_curdesc[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
    port map (
      I0 => L(23),
      I1 => ptr_queue_dout(23),
      I2 => sig_rst2sg_resetn,
      I3 => updt_curdesc0,
      I4 => I2,
      O => \n_0_updt_curdesc[23]_i_1\
    );
\updt_curdesc[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
    port map (
      I0 => L(24),
      I1 => ptr_queue_dout(24),
      I2 => sig_rst2sg_resetn,
      I3 => updt_curdesc0,
      I4 => I2,
      O => \n_0_updt_curdesc[24]_i_1\
    );
\updt_curdesc[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
    port map (
      I0 => L(25),
      I1 => ptr_queue_dout(25),
      I2 => sig_rst2sg_resetn,
      I3 => updt_curdesc0,
      I4 => I2,
      O => \n_0_updt_curdesc[25]_i_1\
    );
\updt_curdesc[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
    port map (
      I0 => L(26),
      I1 => ptr_queue_dout(26),
      I2 => sig_rst2sg_resetn,
      I3 => updt_curdesc0,
      I4 => I2,
      O => \n_0_updt_curdesc[26]_i_1\
    );
\updt_curdesc[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
    port map (
      I0 => L(27),
      I1 => ptr_queue_dout(27),
      I2 => sig_rst2sg_resetn,
      I3 => updt_curdesc0,
      I4 => I2,
      O => \n_0_updt_curdesc[27]_i_1\
    );
\updt_curdesc[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
    port map (
      I0 => L(28),
      I1 => ptr_queue_dout(28),
      I2 => sig_rst2sg_resetn,
      I3 => updt_curdesc0,
      I4 => I2,
      O => \n_0_updt_curdesc[28]_i_1\
    );
\updt_curdesc[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
    port map (
      I0 => L(29),
      I1 => ptr_queue_dout(29),
      I2 => sig_rst2sg_resetn,
      I3 => updt_curdesc0,
      I4 => I2,
      O => \n_0_updt_curdesc[29]_i_1\
    );
\updt_curdesc[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
    port map (
      I0 => L(30),
      I1 => ptr_queue_dout(30),
      I2 => sig_rst2sg_resetn,
      I3 => updt_curdesc0,
      I4 => I2,
      O => \n_0_updt_curdesc[30]_i_1\
    );
\updt_curdesc[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
    port map (
      I0 => L(31),
      I1 => ptr_queue_dout(31),
      I2 => sig_rst2sg_resetn,
      I3 => updt_curdesc0,
      I4 => I2,
      O => \n_0_updt_curdesc[31]_i_1\
    );
\updt_curdesc[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
    port map (
      I0 => \^o4\(0),
      I1 => ptr_queue_dout(4),
      I2 => sig_rst2sg_resetn,
      I3 => updt_curdesc0,
      I4 => I2,
      O => \n_0_updt_curdesc[4]_i_1\
    );
\updt_curdesc[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
    port map (
      I0 => L(5),
      I1 => ptr_queue_dout(5),
      I2 => sig_rst2sg_resetn,
      I3 => updt_curdesc0,
      I4 => I2,
      O => \n_0_updt_curdesc[5]_i_1\
    );
\updt_curdesc[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
    port map (
      I0 => L(6),
      I1 => ptr_queue_dout(6),
      I2 => sig_rst2sg_resetn,
      I3 => updt_curdesc0,
      I4 => I2,
      O => \n_0_updt_curdesc[6]_i_1\
    );
\updt_curdesc[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
    port map (
      I0 => L(7),
      I1 => ptr_queue_dout(7),
      I2 => sig_rst2sg_resetn,
      I3 => updt_curdesc0,
      I4 => I2,
      O => \n_0_updt_curdesc[7]_i_1\
    );
\updt_curdesc[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
    port map (
      I0 => L(8),
      I1 => ptr_queue_dout(8),
      I2 => sig_rst2sg_resetn,
      I3 => updt_curdesc0,
      I4 => I2,
      O => \n_0_updt_curdesc[8]_i_1\
    );
\updt_curdesc[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
    port map (
      I0 => L(9),
      I1 => ptr_queue_dout(9),
      I2 => sig_rst2sg_resetn,
      I3 => updt_curdesc0,
      I4 => I2,
      O => \n_0_updt_curdesc[9]_i_1\
    );
\updt_curdesc_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_updt_curdesc[10]_i_1\,
      Q => L(10),
      R => '0'
    );
\updt_curdesc_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_updt_curdesc[11]_i_1\,
      Q => L(11),
      R => '0'
    );
\updt_curdesc_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_updt_curdesc[12]_i_1\,
      Q => L(12),
      R => '0'
    );
\updt_curdesc_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_updt_curdesc[13]_i_1\,
      Q => L(13),
      R => '0'
    );
\updt_curdesc_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_updt_curdesc[14]_i_1\,
      Q => L(14),
      R => '0'
    );
\updt_curdesc_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_updt_curdesc[15]_i_1\,
      Q => L(15),
      R => '0'
    );
\updt_curdesc_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_updt_curdesc[16]_i_1\,
      Q => L(16),
      R => '0'
    );
\updt_curdesc_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_updt_curdesc[17]_i_1\,
      Q => L(17),
      R => '0'
    );
\updt_curdesc_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_updt_curdesc[18]_i_1\,
      Q => L(18),
      R => '0'
    );
\updt_curdesc_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_updt_curdesc[19]_i_1\,
      Q => L(19),
      R => '0'
    );
\updt_curdesc_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_updt_curdesc[20]_i_1\,
      Q => L(20),
      R => '0'
    );
\updt_curdesc_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_updt_curdesc[21]_i_1\,
      Q => L(21),
      R => '0'
    );
\updt_curdesc_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_updt_curdesc[22]_i_1\,
      Q => L(22),
      R => '0'
    );
\updt_curdesc_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_updt_curdesc[23]_i_1\,
      Q => L(23),
      R => '0'
    );
\updt_curdesc_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_updt_curdesc[24]_i_1\,
      Q => L(24),
      R => '0'
    );
\updt_curdesc_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_updt_curdesc[25]_i_1\,
      Q => L(25),
      R => '0'
    );
\updt_curdesc_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_updt_curdesc[26]_i_1\,
      Q => L(26),
      R => '0'
    );
\updt_curdesc_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_updt_curdesc[27]_i_1\,
      Q => L(27),
      R => '0'
    );
\updt_curdesc_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_updt_curdesc[28]_i_1\,
      Q => L(28),
      R => '0'
    );
\updt_curdesc_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_updt_curdesc[29]_i_1\,
      Q => L(29),
      R => '0'
    );
\updt_curdesc_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_updt_curdesc[30]_i_1\,
      Q => L(30),
      R => '0'
    );
\updt_curdesc_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_updt_curdesc[31]_i_1\,
      Q => L(31),
      R => '0'
    );
\updt_curdesc_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_updt_curdesc[4]_i_1\,
      Q => \^o4\(0),
      R => '0'
    );
\updt_curdesc_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_updt_curdesc[5]_i_1\,
      Q => L(5),
      R => '0'
    );
\updt_curdesc_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_updt_curdesc[6]_i_1\,
      Q => L(6),
      R => '0'
    );
\updt_curdesc_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_updt_curdesc[7]_i_1\,
      Q => L(7),
      R => '0'
    );
\updt_curdesc_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_updt_curdesc[8]_i_1\,
      Q => L(8),
      R => '0'
    );
\updt_curdesc_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_updt_curdesc[9]_i_1\,
      Q => L(9),
      R => '0'
    );
updt_ioc_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
    port map (
      I0 => \^p_11_out_0\,
      I1 => writing_status_re_ch1,
      I2 => follower_reg_mm2s(32),
      I3 => sig_rst2sg_resetn,
      I4 => sig_sg2sgcntlr_updt_ioc_irq_set,
      O => n_0_updt_ioc_i_1
    );
updt_ioc_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => pntr_cs(0),
      I1 => pntr_cs(1),
      I2 => p_36_out,
      I3 => writing_status_d1,
      O => writing_status_re_ch1
    );
updt_ioc_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_updt_ioc_i_1,
      Q => \^p_11_out_0\,
      R => '0'
    );
writing_status_d1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => pntr_cs(1),
      I1 => pntr_cs(0),
      O => writing_status
    );
writing_status_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => writing_status,
      Q => writing_status_d1,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_cdma_0_axi_sg_updt_sm is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    sig_sg2sgcntlr_updt_ioc_irq_set : out STD_LOGIC;
    sig_sg2sgcntlr_updt_idle : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    sig_do_shutdown : out STD_LOGIC;
    in005_out : out STD_LOGIC;
    in00 : out STD_LOGIC;
    O7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    sig_pulse_trigger : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    O28 : out STD_LOGIC;
    O29 : out STD_LOGIC;
    O30 : out STD_LOGIC;
    O31 : out STD_LOGIC;
    O32 : out STD_LOGIC;
    O33 : out STD_LOGIC;
    O34 : out STD_LOGIC;
    O35 : out STD_LOGIC;
    O36 : out STD_LOGIC;
    O37 : out STD_LOGIC;
    O38 : out STD_LOGIC;
    O39 : out STD_LOGIC;
    O40 : out STD_LOGIC_VECTOR ( 27 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_13_out : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_rst2sg_resetn : in STD_LOGIC;
    s_axis_updt_cmd_tready : in STD_LOGIC;
    p_18_out : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    updt_done : in STD_LOGIC;
    I3 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : in STD_LOGIC;
    sig_rst2s2mm_halt : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    ptr_queue_empty : in STD_LOGIC;
    follower_empty_mm2s : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    follower_full_mm2s : in STD_LOGIC;
    I7 : in STD_LOGIC;
    sig_reg2sg_irqthresh_wren : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    sig_to_edge_detect_reg : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC_VECTOR ( 25 downto 0 );
    sig_sg2reg_ftch_error_addr : in STD_LOGIC_VECTOR ( 25 downto 0 );
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    updt_interr : in STD_LOGIC;
    updt_slverr : in STD_LOGIC;
    updt_decerr : in STD_LOGIC;
    p_10_out : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    L : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I13 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I14 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I15 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I16 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I20 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I21 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0_axi_sg_updt_sm : entity is "axi_sg_updt_sm";
end axi_cdma_0_axi_sg_updt_sm;

architecture STRUCTURE of axi_cdma_0_axi_sg_updt_sm is
  signal \^o10\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o40\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \^o5\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal \^o8\ : STD_LOGIC;
  signal \^o9\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ch1_active_i : STD_LOGIC;
  attribute MARK_DEBUG : boolean;
  attribute MARK_DEBUG of ch1_active_i : signal is std.standard.true;
  signal \n_0_GEN_CH1_UPDATE.ch1_active_i_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH1_UPDATE.ch1_active_i_i_2\ : STD_LOGIC;
  signal \n_0_GEN_CH1_UPDATE.ch1_active_i_i_3\ : STD_LOGIC;
  signal \n_0_GEN_CH1_UPDATE.ch1_dma_decerr_set_i_2\ : STD_LOGIC;
  signal \n_0_GEN_CH1_UPDATE.ch1_dma_interr_set_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH1_UPDATE.ch1_updt_idle_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH1_UPDATE.ch1_updt_idle_i_2\ : STD_LOGIC;
  signal \n_0_GEN_CH1_UPDATE.ch1_updt_idle_i_3\ : STD_LOGIC;
  signal \n_0_GEN_CH1_UPDATE.ch1_updt_interr_set_i_1\ : STD_LOGIC;
  signal \n_0_GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1\ : STD_LOGIC;
  signal \n_0_ftch_error_addr[31]_i_3\ : STD_LOGIC;
  signal \n_0_ftch_error_addr[31]_i_4\ : STD_LOGIC;
  signal n_0_sig_idle_set_inferred_i_5 : STD_LOGIC;
  signal \n_0_update_address_reg[11]_i_1\ : STD_LOGIC;
  signal \n_0_update_address_reg[15]_i_1\ : STD_LOGIC;
  signal \n_0_update_address_reg[19]_i_1\ : STD_LOGIC;
  signal \n_0_update_address_reg[23]_i_1\ : STD_LOGIC;
  signal \n_0_update_address_reg[27]_i_1\ : STD_LOGIC;
  signal \n_0_update_address_reg[7]_i_1\ : STD_LOGIC;
  signal \n_1_update_address_reg[11]_i_1\ : STD_LOGIC;
  signal \n_1_update_address_reg[15]_i_1\ : STD_LOGIC;
  signal \n_1_update_address_reg[19]_i_1\ : STD_LOGIC;
  signal \n_1_update_address_reg[23]_i_1\ : STD_LOGIC;
  signal \n_1_update_address_reg[27]_i_1\ : STD_LOGIC;
  signal \n_1_update_address_reg[31]_i_1\ : STD_LOGIC;
  signal \n_1_update_address_reg[7]_i_1\ : STD_LOGIC;
  signal \n_2_update_address_reg[11]_i_1\ : STD_LOGIC;
  signal \n_2_update_address_reg[15]_i_1\ : STD_LOGIC;
  signal \n_2_update_address_reg[19]_i_1\ : STD_LOGIC;
  signal \n_2_update_address_reg[23]_i_1\ : STD_LOGIC;
  signal \n_2_update_address_reg[27]_i_1\ : STD_LOGIC;
  signal \n_2_update_address_reg[31]_i_1\ : STD_LOGIC;
  signal \n_2_update_address_reg[7]_i_1\ : STD_LOGIC;
  signal \n_3_update_address_reg[11]_i_1\ : STD_LOGIC;
  signal \n_3_update_address_reg[15]_i_1\ : STD_LOGIC;
  signal \n_3_update_address_reg[19]_i_1\ : STD_LOGIC;
  signal \n_3_update_address_reg[23]_i_1\ : STD_LOGIC;
  signal \n_3_update_address_reg[27]_i_1\ : STD_LOGIC;
  signal \n_3_update_address_reg[31]_i_1\ : STD_LOGIC;
  signal \n_3_update_address_reg[7]_i_1\ : STD_LOGIC;
  signal \^sig_sg2sgcntlr_updt_idle\ : STD_LOGIC;
  signal \^sig_sg2sgcntlr_updt_ioc_irq_set\ : STD_LOGIC;
  signal update_address0_in : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal updt_cmnd_wr : STD_LOGIC;
  signal updt_error_addr_reg : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal updt_ns : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \NLW_update_address_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute KEEP : string;
  attribute KEEP of \GEN_CH1_UPDATE.ch1_active_i_reg\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_CH1_UPDATE.ch1_dma_interr_set_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \GEN_CH1_UPDATE.ch1_updt_idle_i_2\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \ftch_error_addr[31]_i_3\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of sig_idle_set_inferred_i_5 : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \updt_cs[2]_i_1\ : label is "soft_lutpair210";
begin
  O10 <= \^o10\;
  O2 <= ch1_active_i;
  O4 <= \^o4\;
  O40(27 downto 0) <= \^o40\(27 downto 0);
  O5 <= \^o5\;
  O6 <= \^o6\;
  O8 <= \^o8\;
  O9 <= \^o9\;
  Q(2 downto 0) <= \^q\(2 downto 0);
  sig_sg2sgcntlr_updt_idle <= \^sig_sg2sgcntlr_updt_idle\;
  sig_sg2sgcntlr_updt_ioc_irq_set <= \^sig_sg2sgcntlr_updt_ioc_irq_set\;
\DO_SINGLE_CLK_PULSE.sig_pulse_out_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^sig_sg2sgcntlr_updt_idle\,
      I1 => sig_to_edge_detect_reg,
      O => sig_pulse_trigger
    );
\GEN_CH1_UPDATE.ch1_active_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BA00FF00BA00"
    )
    port map (
      I0 => \n_0_GEN_CH1_UPDATE.ch1_active_i_i_2\,
      I1 => \^q\(2),
      I2 => \n_0_GEN_CH1_UPDATE.ch1_active_i_i_3\,
      I3 => sig_rst2sg_resetn,
      I4 => ch1_active_i,
      I5 => updt_done,
      O => \n_0_GEN_CH1_UPDATE.ch1_active_i_i_1\
    );
\GEN_CH1_UPDATE.ch1_active_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
    port map (
      I0 => I6,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => I3,
      I4 => updt_done,
      I5 => \^q\(0),
      O => \n_0_GEN_CH1_UPDATE.ch1_active_i_i_2\
    );
\GEN_CH1_UPDATE.ch1_active_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => I4,
      I1 => ptr_queue_empty,
      I2 => follower_empty_mm2s,
      I3 => I3,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \n_0_GEN_CH1_UPDATE.ch1_active_i_i_3\
    );
\GEN_CH1_UPDATE.ch1_active_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_GEN_CH1_UPDATE.ch1_active_i_i_1\,
      Q => ch1_active_i,
      R => '0'
    );
\GEN_CH1_UPDATE.ch1_dma_decerr_set_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => updt_done,
      I1 => p_8_out,
      I2 => \^o6\,
      O => \n_0_GEN_CH1_UPDATE.ch1_dma_decerr_set_i_2\
    );
\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_GEN_CH1_UPDATE.ch1_dma_decerr_set_i_2\,
      Q => \^o6\,
      R => SR(0)
    );
\GEN_CH1_UPDATE.ch1_dma_interr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => p_10_out,
      I1 => updt_done,
      I2 => \^o4\,
      O => \n_0_GEN_CH1_UPDATE.ch1_dma_interr_set_i_1\
    );
\GEN_CH1_UPDATE.ch1_dma_interr_set_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_GEN_CH1_UPDATE.ch1_dma_interr_set_i_1\,
      Q => \^o4\,
      R => SR(0)
    );
\GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => updt_done,
      I1 => p_9_out,
      I2 => \^o5\,
      O => \n_0_GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1\
    );
\GEN_CH1_UPDATE.ch1_dma_slverr_set_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1\,
      Q => \^o5\,
      R => SR(0)
    );
\GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => ch1_active_i,
      I1 => updt_decerr,
      I2 => \^o10\,
      O => \n_0_GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1\
    );
\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1\,
      Q => \^o10\,
      R => SR(0)
    );
\GEN_CH1_UPDATE.ch1_updt_idle_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFFDFFF0FFF0"
    )
    port map (
      I0 => \n_0_GEN_CH1_UPDATE.ch1_updt_idle_i_2\,
      I1 => \^q\(0),
      I2 => \n_0_GEN_CH1_UPDATE.ch1_updt_idle_i_3\,
      I3 => I1,
      I4 => I2,
      I5 => \^sig_sg2sgcntlr_updt_idle\,
      O => \n_0_GEN_CH1_UPDATE.ch1_updt_idle_i_1\
    );
\GEN_CH1_UPDATE.ch1_updt_idle_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => \n_0_GEN_CH1_UPDATE.ch1_updt_idle_i_2\
    );
\GEN_CH1_UPDATE.ch1_updt_idle_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000D3333"
    )
    port map (
      I0 => I3,
      I1 => \^q\(0),
      I2 => ch1_active_i,
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => I2,
      O => \n_0_GEN_CH1_UPDATE.ch1_updt_idle_i_3\
    );
\GEN_CH1_UPDATE.ch1_updt_idle_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_GEN_CH1_UPDATE.ch1_updt_idle_i_1\,
      Q => \^sig_sg2sgcntlr_updt_idle\,
      R => '0'
    );
\GEN_CH1_UPDATE.ch1_updt_interr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => ch1_active_i,
      I1 => updt_interr,
      I2 => \^o8\,
      O => \n_0_GEN_CH1_UPDATE.ch1_updt_interr_set_i_1\
    );
\GEN_CH1_UPDATE.ch1_updt_interr_set_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_GEN_CH1_UPDATE.ch1_updt_interr_set_i_1\,
      Q => \^o8\,
      R => SR(0)
    );
\GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_13_out,
      Q => \^sig_sg2sgcntlr_updt_ioc_irq_set\,
      R => SR(0)
    );
\GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => ch1_active_i,
      I1 => updt_slverr,
      I2 => \^o9\,
      O => \n_0_GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1\
    );
\GEN_CH1_UPDATE.ch1_updt_slverr_set_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1\,
      Q => \^o9\,
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \^sig_sg2sgcntlr_updt_ioc_irq_set\,
      I1 => I7,
      I2 => sig_reg2sg_irqthresh_wren,
      O => O7(0)
    );
\I_REGISTER_BLOCK/sg_decerr_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \^o10\,
      I1 => I10,
      I2 => I19,
      O => O39
    );
\I_REGISTER_BLOCK/sg_interr_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \^o8\,
      I1 => I8,
      I2 => I17,
      O => O37
    );
\I_REGISTER_BLOCK/sg_slverr_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \^o9\,
      I1 => I9,
      I2 => I18,
      O => O38
    );
\ftch_error_addr[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(10),
      I1 => I11,
      I2 => I12(4),
      I3 => \n_0_ftch_error_addr[31]_i_3\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      I5 => sig_sg2reg_ftch_error_addr(4),
      O => O32
    );
\ftch_error_addr[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(11),
      I1 => I11,
      I2 => I12(5),
      I3 => \n_0_ftch_error_addr[31]_i_3\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      I5 => sig_sg2reg_ftch_error_addr(5),
      O => O31
    );
\ftch_error_addr[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(12),
      I1 => I11,
      I2 => I12(6),
      I3 => \n_0_ftch_error_addr[31]_i_3\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      I5 => sig_sg2reg_ftch_error_addr(6),
      O => O30
    );
\ftch_error_addr[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(13),
      I1 => I11,
      I2 => I12(7),
      I3 => \n_0_ftch_error_addr[31]_i_3\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      I5 => sig_sg2reg_ftch_error_addr(7),
      O => O29
    );
\ftch_error_addr[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(14),
      I1 => I11,
      I2 => I12(8),
      I3 => \n_0_ftch_error_addr[31]_i_3\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      I5 => sig_sg2reg_ftch_error_addr(8),
      O => O28
    );
\ftch_error_addr[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(15),
      I1 => I11,
      I2 => I12(9),
      I3 => \n_0_ftch_error_addr[31]_i_3\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      I5 => sig_sg2reg_ftch_error_addr(9),
      O => O27
    );
\ftch_error_addr[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(16),
      I1 => I11,
      I2 => I12(10),
      I3 => \n_0_ftch_error_addr[31]_i_3\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      I5 => sig_sg2reg_ftch_error_addr(10),
      O => O26
    );
\ftch_error_addr[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(17),
      I1 => I11,
      I2 => I12(11),
      I3 => \n_0_ftch_error_addr[31]_i_3\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      I5 => sig_sg2reg_ftch_error_addr(11),
      O => O25
    );
\ftch_error_addr[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(18),
      I1 => I11,
      I2 => I12(12),
      I3 => \n_0_ftch_error_addr[31]_i_3\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      I5 => sig_sg2reg_ftch_error_addr(12),
      O => O24
    );
\ftch_error_addr[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(19),
      I1 => I11,
      I2 => I12(13),
      I3 => \n_0_ftch_error_addr[31]_i_3\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      I5 => sig_sg2reg_ftch_error_addr(13),
      O => O23
    );
\ftch_error_addr[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(20),
      I1 => I11,
      I2 => I12(14),
      I3 => \n_0_ftch_error_addr[31]_i_3\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      I5 => sig_sg2reg_ftch_error_addr(14),
      O => O22
    );
\ftch_error_addr[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(21),
      I1 => I11,
      I2 => I12(15),
      I3 => \n_0_ftch_error_addr[31]_i_3\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      I5 => sig_sg2reg_ftch_error_addr(15),
      O => O21
    );
\ftch_error_addr[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(22),
      I1 => I11,
      I2 => I12(16),
      I3 => \n_0_ftch_error_addr[31]_i_3\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      I5 => sig_sg2reg_ftch_error_addr(16),
      O => O20
    );
\ftch_error_addr[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(23),
      I1 => I11,
      I2 => I12(17),
      I3 => \n_0_ftch_error_addr[31]_i_3\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      I5 => sig_sg2reg_ftch_error_addr(17),
      O => O19
    );
\ftch_error_addr[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(24),
      I1 => I11,
      I2 => I12(18),
      I3 => \n_0_ftch_error_addr[31]_i_3\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      I5 => sig_sg2reg_ftch_error_addr(18),
      O => O18
    );
\ftch_error_addr[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(25),
      I1 => I11,
      I2 => I12(19),
      I3 => \n_0_ftch_error_addr[31]_i_3\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      I5 => sig_sg2reg_ftch_error_addr(19),
      O => O17
    );
\ftch_error_addr[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(26),
      I1 => I11,
      I2 => I12(20),
      I3 => \n_0_ftch_error_addr[31]_i_3\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      I5 => sig_sg2reg_ftch_error_addr(20),
      O => O16
    );
\ftch_error_addr[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(27),
      I1 => I11,
      I2 => I12(21),
      I3 => \n_0_ftch_error_addr[31]_i_3\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      I5 => sig_sg2reg_ftch_error_addr(21),
      O => O15
    );
\ftch_error_addr[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(28),
      I1 => I11,
      I2 => I12(22),
      I3 => \n_0_ftch_error_addr[31]_i_3\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      I5 => sig_sg2reg_ftch_error_addr(22),
      O => O14
    );
\ftch_error_addr[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(29),
      I1 => I11,
      I2 => I12(23),
      I3 => \n_0_ftch_error_addr[31]_i_3\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      I5 => sig_sg2reg_ftch_error_addr(23),
      O => O13
    );
\ftch_error_addr[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(30),
      I1 => I11,
      I2 => I12(24),
      I3 => \n_0_ftch_error_addr[31]_i_3\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      I5 => sig_sg2reg_ftch_error_addr(24),
      O => O12
    );
\ftch_error_addr[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(31),
      I1 => I11,
      I2 => I12(25),
      I3 => \n_0_ftch_error_addr[31]_i_3\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      I5 => sig_sg2reg_ftch_error_addr(25),
      O => O11
    );
\ftch_error_addr[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \^o4\,
      I1 => \^o5\,
      I2 => \^o6\,
      O => \n_0_ftch_error_addr[31]_i_3\
    );
\ftch_error_addr[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \^o8\,
      I1 => \^o9\,
      I2 => \^o10\,
      I3 => I8,
      I4 => I9,
      I5 => I10,
      O => \n_0_ftch_error_addr[31]_i_4\
    );
\ftch_error_addr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(6),
      I1 => I11,
      I2 => I12(0),
      I3 => \n_0_ftch_error_addr[31]_i_3\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      I5 => sig_sg2reg_ftch_error_addr(0),
      O => O36
    );
\ftch_error_addr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(7),
      I1 => I11,
      I2 => I12(1),
      I3 => \n_0_ftch_error_addr[31]_i_3\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      I5 => sig_sg2reg_ftch_error_addr(1),
      O => O35
    );
\ftch_error_addr[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(8),
      I1 => I11,
      I2 => I12(2),
      I3 => \n_0_ftch_error_addr[31]_i_3\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      I5 => sig_sg2reg_ftch_error_addr(2),
      O => O34
    );
\ftch_error_addr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
    port map (
      I0 => updt_error_addr_reg(9),
      I1 => I11,
      I2 => I12(3),
      I3 => \n_0_ftch_error_addr[31]_i_3\,
      I4 => \n_0_ftch_error_addr[31]_i_4\,
      I5 => sig_sg2reg_ftch_error_addr(3),
      O => O33
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => O1
    );
s_axis_updt_cmd_tvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C88"
    )
    port map (
      I0 => updt_cmnd_wr,
      I1 => sig_rst2sg_resetn,
      I2 => s_axis_updt_cmd_tready,
      I3 => p_18_out,
      O => O3
    );
sig_idle_set_inferred_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \^o6\,
      I1 => I4,
      I2 => sig_rst2s2mm_halt,
      I3 => n_0_sig_idle_set_inferred_i_5,
      I4 => I5,
      I5 => I3,
      O => sig_do_shutdown
    );
sig_idle_set_inferred_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o5\,
      I1 => \^o4\,
      O => n_0_sig_idle_set_inferred_i_5
    );
\update_address_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => update_address0_in(10),
      Q => \^o40\(6),
      R => SR(0)
    );
\update_address_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => update_address0_in(11),
      Q => \^o40\(7),
      R => SR(0)
    );
\update_address_reg[11]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_update_address_reg[7]_i_1\,
      CO(3) => \n_0_update_address_reg[11]_i_1\,
      CO(2) => \n_1_update_address_reg[11]_i_1\,
      CO(1) => \n_2_update_address_reg[11]_i_1\,
      CO(0) => \n_3_update_address_reg[11]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => update_address0_in(11 downto 8),
      S(3 downto 0) => I13(3 downto 0)
    );
\update_address_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => update_address0_in(12),
      Q => \^o40\(8),
      R => SR(0)
    );
\update_address_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => update_address0_in(13),
      Q => \^o40\(9),
      R => SR(0)
    );
\update_address_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => update_address0_in(14),
      Q => \^o40\(10),
      R => SR(0)
    );
\update_address_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => update_address0_in(15),
      Q => \^o40\(11),
      R => SR(0)
    );
\update_address_reg[15]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_update_address_reg[11]_i_1\,
      CO(3) => \n_0_update_address_reg[15]_i_1\,
      CO(2) => \n_1_update_address_reg[15]_i_1\,
      CO(1) => \n_2_update_address_reg[15]_i_1\,
      CO(0) => \n_3_update_address_reg[15]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => update_address0_in(15 downto 12),
      S(3 downto 0) => I14(3 downto 0)
    );
\update_address_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => update_address0_in(16),
      Q => \^o40\(12),
      R => SR(0)
    );
\update_address_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => update_address0_in(17),
      Q => \^o40\(13),
      R => SR(0)
    );
\update_address_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => update_address0_in(18),
      Q => \^o40\(14),
      R => SR(0)
    );
\update_address_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => update_address0_in(19),
      Q => \^o40\(15),
      R => SR(0)
    );
\update_address_reg[19]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_update_address_reg[15]_i_1\,
      CO(3) => \n_0_update_address_reg[19]_i_1\,
      CO(2) => \n_1_update_address_reg[19]_i_1\,
      CO(1) => \n_2_update_address_reg[19]_i_1\,
      CO(0) => \n_3_update_address_reg[19]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => update_address0_in(19 downto 16),
      S(3 downto 0) => I15(3 downto 0)
    );
\update_address_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => update_address0_in(20),
      Q => \^o40\(16),
      R => SR(0)
    );
\update_address_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => update_address0_in(21),
      Q => \^o40\(17),
      R => SR(0)
    );
\update_address_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => update_address0_in(22),
      Q => \^o40\(18),
      R => SR(0)
    );
\update_address_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => update_address0_in(23),
      Q => \^o40\(19),
      R => SR(0)
    );
\update_address_reg[23]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_update_address_reg[19]_i_1\,
      CO(3) => \n_0_update_address_reg[23]_i_1\,
      CO(2) => \n_1_update_address_reg[23]_i_1\,
      CO(1) => \n_2_update_address_reg[23]_i_1\,
      CO(0) => \n_3_update_address_reg[23]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => update_address0_in(23 downto 20),
      S(3 downto 0) => I16(3 downto 0)
    );
\update_address_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => update_address0_in(24),
      Q => \^o40\(20),
      R => SR(0)
    );
\update_address_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => update_address0_in(25),
      Q => \^o40\(21),
      R => SR(0)
    );
\update_address_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => update_address0_in(26),
      Q => \^o40\(22),
      R => SR(0)
    );
\update_address_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => update_address0_in(27),
      Q => \^o40\(23),
      R => SR(0)
    );
\update_address_reg[27]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_update_address_reg[23]_i_1\,
      CO(3) => \n_0_update_address_reg[27]_i_1\,
      CO(2) => \n_1_update_address_reg[27]_i_1\,
      CO(1) => \n_2_update_address_reg[27]_i_1\,
      CO(0) => \n_3_update_address_reg[27]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => update_address0_in(27 downto 24),
      S(3 downto 0) => I20(3 downto 0)
    );
\update_address_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => update_address0_in(28),
      Q => \^o40\(24),
      R => SR(0)
    );
\update_address_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => update_address0_in(29),
      Q => \^o40\(25),
      R => SR(0)
    );
\update_address_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => update_address0_in(30),
      Q => \^o40\(26),
      R => SR(0)
    );
\update_address_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => update_address0_in(31),
      Q => \^o40\(27),
      R => SR(0)
    );
\update_address_reg[31]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_update_address_reg[27]_i_1\,
      CO(3) => \NLW_update_address_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \n_1_update_address_reg[31]_i_1\,
      CO(1) => \n_2_update_address_reg[31]_i_1\,
      CO(0) => \n_3_update_address_reg[31]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => update_address0_in(31 downto 28),
      S(3 downto 0) => I21(3 downto 0)
    );
\update_address_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => update_address0_in(4),
      Q => \^o40\(0),
      R => SR(0)
    );
\update_address_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => update_address0_in(5),
      Q => \^o40\(1),
      R => SR(0)
    );
\update_address_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => update_address0_in(6),
      Q => \^o40\(2),
      R => SR(0)
    );
\update_address_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => update_address0_in(7),
      Q => \^o40\(3),
      R => SR(0)
    );
\update_address_reg[7]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_update_address_reg[7]_i_1\,
      CO(2) => \n_1_update_address_reg[7]_i_1\,
      CO(1) => \n_2_update_address_reg[7]_i_1\,
      CO(0) => \n_3_update_address_reg[7]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => L(0),
      O(3 downto 0) => update_address0_in(7 downto 4),
      S(3 downto 0) => S(3 downto 0)
    );
\update_address_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => update_address0_in(8),
      Q => \^o40\(4),
      R => SR(0)
    );
\update_address_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => update_address0_in(9),
      Q => \^o40\(5),
      R => SR(0)
    );
\updt_cs[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001313F000"
    )
    port map (
      I0 => updt_done,
      I1 => I3,
      I2 => \^q\(0),
      I3 => E(0),
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => updt_ns(1)
    );
\updt_cs[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4702"
    )
    port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => I3,
      O => updt_ns(2)
    );
\updt_cs_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => SR(0)
    );
\updt_cs_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => updt_ns(1),
      Q => \^q\(1),
      R => SR(0)
    );
\updt_cs_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => updt_ns(2),
      Q => \^q\(2),
      R => SR(0)
    );
\updt_error_addr[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => I3,
      O => updt_cmnd_wr
    );
\updt_error_addr_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^o40\(6),
      Q => updt_error_addr_reg(10),
      R => SR(0)
    );
\updt_error_addr_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^o40\(7),
      Q => updt_error_addr_reg(11),
      R => SR(0)
    );
\updt_error_addr_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^o40\(8),
      Q => updt_error_addr_reg(12),
      R => SR(0)
    );
\updt_error_addr_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^o40\(9),
      Q => updt_error_addr_reg(13),
      R => SR(0)
    );
\updt_error_addr_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^o40\(10),
      Q => updt_error_addr_reg(14),
      R => SR(0)
    );
\updt_error_addr_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^o40\(11),
      Q => updt_error_addr_reg(15),
      R => SR(0)
    );
\updt_error_addr_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^o40\(12),
      Q => updt_error_addr_reg(16),
      R => SR(0)
    );
\updt_error_addr_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^o40\(13),
      Q => updt_error_addr_reg(17),
      R => SR(0)
    );
\updt_error_addr_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^o40\(14),
      Q => updt_error_addr_reg(18),
      R => SR(0)
    );
\updt_error_addr_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^o40\(15),
      Q => updt_error_addr_reg(19),
      R => SR(0)
    );
\updt_error_addr_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^o40\(16),
      Q => updt_error_addr_reg(20),
      R => SR(0)
    );
\updt_error_addr_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^o40\(17),
      Q => updt_error_addr_reg(21),
      R => SR(0)
    );
\updt_error_addr_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^o40\(18),
      Q => updt_error_addr_reg(22),
      R => SR(0)
    );
\updt_error_addr_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^o40\(19),
      Q => updt_error_addr_reg(23),
      R => SR(0)
    );
\updt_error_addr_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^o40\(20),
      Q => updt_error_addr_reg(24),
      R => SR(0)
    );
\updt_error_addr_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^o40\(21),
      Q => updt_error_addr_reg(25),
      R => SR(0)
    );
\updt_error_addr_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^o40\(22),
      Q => updt_error_addr_reg(26),
      R => SR(0)
    );
\updt_error_addr_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^o40\(23),
      Q => updt_error_addr_reg(27),
      R => SR(0)
    );
\updt_error_addr_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^o40\(24),
      Q => updt_error_addr_reg(28),
      R => SR(0)
    );
\updt_error_addr_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^o40\(25),
      Q => updt_error_addr_reg(29),
      R => SR(0)
    );
\updt_error_addr_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^o40\(26),
      Q => updt_error_addr_reg(30),
      R => SR(0)
    );
\updt_error_addr_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^o40\(27),
      Q => updt_error_addr_reg(31),
      R => SR(0)
    );
\updt_error_addr_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^o40\(2),
      Q => updt_error_addr_reg(6),
      R => SR(0)
    );
\updt_error_addr_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^o40\(3),
      Q => updt_error_addr_reg(7),
      R => SR(0)
    );
\updt_error_addr_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^o40\(4),
      Q => updt_error_addr_reg(8),
      R => SR(0)
    );
\updt_error_addr_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => updt_cmnd_wr,
      D => \^o40\(5),
      Q => updt_error_addr_reg(9),
      R => SR(0)
    );
updt_tlast_inferred_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ch1_active_i,
      I1 => \out\(0),
      O => in005_out
    );
updt_tvalid_inferred_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ch1_active_i,
      I1 => follower_full_mm2s,
      O => in00
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_cdma_0_axi_sg_wrdata_cntl is
  port (
    \in\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_data2all_tlast_error : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    m_axi_sg_wvalid : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_wr_fifo : out STD_LOGIC;
    sig_push_to_wsc : out STD_LOGIC;
    m_axi_sg_wlast : out STD_LOGIC;
    sig_calc2dm_calc_err : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_addr2wsc_cmd_fifo_empty : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_36_out : in STD_LOGIC;
    follower_full_mm2s : in STD_LOGIC;
    sig_rst2sg_resetn : in STD_LOGIC;
    I4 : in STD_LOGIC;
    m_axi_sg_wready : in STD_LOGIC;
    p_3_in : in STD_LOGIC;
    p_2_in : in STD_LOGIC;
    I5 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_stat2wsc_status_ready : in STD_LOGIC;
    sig_addr2data_addr_posted : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0_axi_sg_wrdata_cntl : entity is "axi_sg_wrdata_cntl";
end axi_cdma_0_axi_sg_wrdata_cntl;

architecture STRUCTURE of axi_cdma_0_axi_sg_wrdata_cntl is
  signal \^o4\ : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_4\ : STD_LOGIC;
  signal n_0_m_axi_sg_wlast_INST_0_i_1 : STD_LOGIC;
  signal n_0_m_axi_sg_wvalid_INST_0_i_1 : STD_LOGIC;
  signal n_0_m_axi_sg_wvalid_INST_0_i_2 : STD_LOGIC;
  signal n_0_m_axi_sg_wvalid_INST_0_i_3 : STD_LOGIC;
  signal \n_0_sig_addr_posted_cntr[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_posted_cntr[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_posted_cntr[2]_i_1\ : STD_LOGIC;
  signal n_0_sig_data2wsc_calc_err_i_1 : STD_LOGIC;
  signal n_0_sig_data2wsc_cmd_cmplt_i_1 : STD_LOGIC;
  signal \n_0_sig_data2wsc_last_err_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_dbeat_cntr[5]_i_2\ : STD_LOGIC;
  signal \n_0_sig_dbeat_cntr[7]_i_1\ : STD_LOGIC;
  signal \n_0_sig_dqual_reg_empty_i_1__0\ : STD_LOGIC;
  signal n_0_sig_dqual_reg_full_i_1 : STD_LOGIC;
  signal n_0_sig_last_dbeat_i_1 : STD_LOGIC;
  signal n_0_sig_last_dbeat_i_2 : STD_LOGIC;
  signal n_0_sig_last_dbeat_i_3 : STD_LOGIC;
  signal n_0_sig_last_dbeat_reg : STD_LOGIC;
  signal n_0_sig_ld_new_cmd_reg_i_1 : STD_LOGIC;
  signal n_0_sig_next_calc_error_reg_i_1 : STD_LOGIC;
  signal n_0_sig_next_calc_error_reg_i_3 : STD_LOGIC;
  signal n_0_sig_next_calc_error_reg_i_4 : STD_LOGIC;
  signal n_0_sig_next_calc_error_reg_i_5 : STD_LOGIC;
  signal n_0_sig_next_calc_error_reg_i_6 : STD_LOGIC;
  signal n_0_sig_next_calc_error_reg_i_7 : STD_LOGIC;
  signal n_0_sig_push_err2wsc_i_1 : STD_LOGIC;
  signal n_0_sig_push_to_wsc_i_1 : STD_LOGIC;
  signal n_0_sig_push_to_wsc_i_2 : STD_LOGIC;
  signal n_0_sig_push_to_wsc_i_3 : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_addr_posted_cntr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_data2all_tlast_error\ : STD_LOGIC;
  signal sig_data2mstr_cmd_ready : STD_LOGIC;
  signal \sig_dbeat_cntr_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_dqual_reg_empty : STD_LOGIC;
  signal sig_dqual_reg_full : STD_LOGIC;
  signal sig_last_mmap_dbeat : STD_LOGIC;
  signal sig_last_mmap_dbeat_reg : STD_LOGIC;
  signal sig_ld_new_cmd_reg : STD_LOGIC;
  signal sig_next_calc_error_reg : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg : STD_LOGIC;
  signal sig_next_last_strb_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_next_sequential_reg : STD_LOGIC;
  signal sig_push_err2wsc : STD_LOGIC;
  signal \^sig_push_to_wsc\ : STD_LOGIC;
  signal sig_tlast_err_stop : STD_LOGIC;
  signal sig_tlast_error : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_2\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[2][0]_srl3_i_1__0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of m_axi_sg_wlast_INST_0 : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[0]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[1]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[2]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \sig_addr_reg_empty_i_1__2\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \sig_cmd_addr_reg[31]_i_1__0\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of sig_data2wsc_calc_err_i_1 : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[0]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[1]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[2]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[3]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[6]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[7]_i_2\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of sig_last_mmap_dbeat_reg_i_1 : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of sig_ld_new_cmd_reg_i_1 : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of sig_next_calc_error_reg_i_3 : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of sig_next_calc_error_reg_i_4 : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of sig_next_calc_error_reg_i_7 : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of sig_push_err2wsc_i_1 : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of sig_push_to_wsc_i_1 : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of sig_push_to_wsc_i_2 : label is "soft_lutpair239";
begin
  O4 <= \^o4\;
  \in\(2 downto 0) <= \^in\(2 downto 0);
  sig_data2all_tlast_error <= \^sig_data2all_tlast_error\;
  sig_push_to_wsc <= \^sig_push_to_wsc\;
\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0800"
    )
    port map (
      I0 => \^sig_data2all_tlast_error\,
      I1 => \^sig_push_to_wsc\,
      I2 => I5,
      I3 => sig_inhibit_rdy_n,
      I4 => sig_tlast_err_stop,
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1\,
      Q => sig_tlast_err_stop,
      R => SR(0)
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_tlast_error,
      I1 => \^sig_data2all_tlast_error\,
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002F20000"
    )
    port map (
      I0 => sig_next_cmd_cmplt_reg,
      I1 => n_0_sig_next_calc_error_reg_i_4,
      I2 => I4,
      I3 => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_4\,
      I4 => n_0_sig_next_calc_error_reg_i_3,
      I5 => I2,
      O => sig_tlast_error
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
    port map (
      I0 => sig_next_last_strb_reg(2),
      I1 => sig_next_last_strb_reg(3),
      I2 => sig_next_cmd_cmplt_reg,
      I3 => sig_next_last_strb_reg(0),
      I4 => sig_next_last_strb_reg(1),
      I5 => n_0_sig_next_calc_error_reg_i_4,
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_4\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1\,
      Q => \^sig_data2all_tlast_error\,
      R => SR(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
    port map (
      I0 => \^o4\,
      I1 => p_36_out,
      I2 => follower_full_mm2s,
      I3 => sig_rst2sg_resetn,
      O => O3
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
    port map (
      I0 => I2,
      I1 => \^sig_data2all_tlast_error\,
      I2 => m_axi_sg_wready,
      I3 => n_0_m_axi_sg_wvalid_INST_0_i_2,
      O => \^o4\
    );
\INFERRED_GEN.data_reg[2][0]_srl3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => sig_tlast_err_stop,
      I1 => \^sig_push_to_wsc\,
      I2 => I5,
      I3 => sig_inhibit_rdy_n,
      O => sig_wr_fifo
    );
m_axi_sg_wlast_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => sig_dqual_reg_full,
      I1 => \sig_dbeat_cntr_reg__0\(7),
      I2 => \sig_dbeat_cntr_reg__0\(6),
      I3 => n_0_m_axi_sg_wlast_INST_0_i_1,
      O => m_axi_sg_wlast
    );
m_axi_sg_wlast_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \sig_dbeat_cntr_reg__0\(1),
      I1 => \sig_dbeat_cntr_reg__0\(0),
      I2 => \sig_dbeat_cntr_reg__0\(2),
      I3 => \sig_dbeat_cntr_reg__0\(5),
      I4 => \sig_dbeat_cntr_reg__0\(3),
      I5 => \sig_dbeat_cntr_reg__0\(4),
      O => n_0_m_axi_sg_wlast_INST_0_i_1
    );
m_axi_sg_wvalid_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => n_0_m_axi_sg_wvalid_INST_0_i_1,
      I1 => n_0_m_axi_sg_wvalid_INST_0_i_2,
      O => m_axi_sg_wvalid
    );
m_axi_sg_wvalid_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0000AAAA303F"
    )
    port map (
      I0 => sig_last_mmap_dbeat_reg,
      I1 => p_3_in,
      I2 => p_36_out,
      I3 => p_2_in,
      I4 => I2,
      I5 => \^sig_data2all_tlast_error\,
      O => n_0_m_axi_sg_wvalid_INST_0_i_1
    );
m_axi_sg_wvalid_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3232303200000000"
    )
    port map (
      I0 => sig_addr_posted_cntr(0),
      I1 => sig_next_calc_error_reg,
      I2 => n_0_m_axi_sg_wvalid_INST_0_i_3,
      I3 => sig_last_mmap_dbeat_reg,
      I4 => sig_addr2data_addr_posted,
      I5 => sig_dqual_reg_full,
      O => n_0_m_axi_sg_wvalid_INST_0_i_2
    );
m_axi_sg_wvalid_INST_0_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(1),
      O => n_0_m_axi_sg_wvalid_INST_0_i_3
    );
\sig_addr_posted_cntr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D9996664"
    )
    port map (
      I0 => sig_last_mmap_dbeat_reg,
      I1 => sig_addr2data_addr_posted,
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_addr_posted_cntr(2),
      I4 => sig_addr_posted_cntr(0),
      O => \n_0_sig_addr_posted_cntr[0]_i_1\
    );
\sig_addr_posted_cntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4B4D2D0"
    )
    port map (
      I0 => sig_last_mmap_dbeat_reg,
      I1 => sig_addr2data_addr_posted,
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_addr_posted_cntr(2),
      I4 => sig_addr_posted_cntr(0),
      O => \n_0_sig_addr_posted_cntr[1]_i_1\
    );
\sig_addr_posted_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF40FD00"
    )
    port map (
      I0 => sig_last_mmap_dbeat_reg,
      I1 => sig_addr2data_addr_posted,
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_addr_posted_cntr(2),
      I4 => sig_addr_posted_cntr(0),
      O => \n_0_sig_addr_posted_cntr[2]_i_1\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_addr_posted_cntr[0]_i_1\,
      Q => sig_addr_posted_cntr(0),
      R => SR(0)
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_addr_posted_cntr[1]_i_1\,
      Q => sig_addr_posted_cntr(1),
      R => SR(0)
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_addr_posted_cntr[2]_i_1\,
      Q => sig_addr_posted_cntr(2),
      R => SR(0)
    );
\sig_addr_reg_empty_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0F0"
    )
    port map (
      I0 => \^sig_data2all_tlast_error\,
      I1 => I2,
      I2 => sig_addr2wsc_cmd_fifo_empty,
      I3 => sig_mstr2data_cmd_valid,
      O => O1
    );
\sig_cmd_addr_reg[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
    port map (
      I0 => I1,
      I1 => \^sig_data2all_tlast_error\,
      I2 => I2,
      I3 => sig_addr2wsc_cmd_fifo_empty,
      O => O2(0)
    );
sig_data2wsc_calc_err_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => \^in\(2),
      I1 => n_0_sig_push_to_wsc_i_2,
      I2 => sig_next_calc_error_reg,
      I3 => n_0_sig_push_to_wsc_i_3,
      O => n_0_sig_data2wsc_calc_err_i_1
    );
sig_data2wsc_calc_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_data2wsc_calc_err_i_1,
      Q => \^in\(2),
      R => '0'
    );
sig_data2wsc_cmd_cmplt_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEEEEE2"
    )
    port map (
      I0 => \^in\(0),
      I1 => n_0_sig_push_to_wsc_i_2,
      I2 => \^sig_data2all_tlast_error\,
      I3 => sig_tlast_error,
      I4 => sig_next_cmd_cmplt_reg,
      I5 => n_0_sig_push_to_wsc_i_3,
      O => n_0_sig_data2wsc_cmd_cmplt_i_1
    );
sig_data2wsc_cmd_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_data2wsc_cmd_cmplt_i_1,
      Q => \^in\(0),
      R => '0'
    );
\sig_data2wsc_last_err_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EEE2"
    )
    port map (
      I0 => \^in\(1),
      I1 => n_0_sig_push_to_wsc_i_2,
      I2 => sig_tlast_error,
      I3 => \^sig_data2all_tlast_error\,
      I4 => n_0_sig_push_to_wsc_i_3,
      O => \n_0_sig_data2wsc_last_err_i_1__0\
    );
sig_data2wsc_last_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_data2wsc_last_err_i_1__0\,
      Q => \^in\(1),
      R => '0'
    );
\sig_dbeat_cntr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_0_sig_next_calc_error_reg_i_5,
      I1 => \sig_dbeat_cntr_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\sig_dbeat_cntr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
    port map (
      I0 => n_0_sig_next_calc_error_reg_i_5,
      I1 => \sig_dbeat_cntr_reg__0\(1),
      I2 => \sig_dbeat_cntr_reg__0\(0),
      O => \p_0_in__0\(1)
    );
\sig_dbeat_cntr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A802"
    )
    port map (
      I0 => n_0_sig_next_calc_error_reg_i_5,
      I1 => \sig_dbeat_cntr_reg__0\(0),
      I2 => \sig_dbeat_cntr_reg__0\(1),
      I3 => \sig_dbeat_cntr_reg__0\(2),
      O => \p_0_in__0\(2)
    );
\sig_dbeat_cntr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80002"
    )
    port map (
      I0 => n_0_sig_next_calc_error_reg_i_5,
      I1 => \sig_dbeat_cntr_reg__0\(2),
      I2 => \sig_dbeat_cntr_reg__0\(1),
      I3 => \sig_dbeat_cntr_reg__0\(0),
      I4 => \sig_dbeat_cntr_reg__0\(3),
      O => \p_0_in__0\(3)
    );
\sig_dbeat_cntr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000002"
    )
    port map (
      I0 => n_0_sig_next_calc_error_reg_i_5,
      I1 => \sig_dbeat_cntr_reg__0\(3),
      I2 => \sig_dbeat_cntr_reg__0\(0),
      I3 => \sig_dbeat_cntr_reg__0\(1),
      I4 => \sig_dbeat_cntr_reg__0\(2),
      I5 => \sig_dbeat_cntr_reg__0\(4),
      O => \p_0_in__0\(4)
    );
\sig_dbeat_cntr[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8AA0200"
    )
    port map (
      I0 => n_0_sig_next_calc_error_reg_i_5,
      I1 => \sig_dbeat_cntr_reg__0\(4),
      I2 => \sig_dbeat_cntr_reg__0\(3),
      I3 => \n_0_sig_dbeat_cntr[5]_i_2\,
      I4 => \sig_dbeat_cntr_reg__0\(5),
      O => \p_0_in__0\(5)
    );
\sig_dbeat_cntr[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \sig_dbeat_cntr_reg__0\(2),
      I1 => \sig_dbeat_cntr_reg__0\(1),
      I2 => \sig_dbeat_cntr_reg__0\(0),
      O => \n_0_sig_dbeat_cntr[5]_i_2\
    );
\sig_dbeat_cntr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
    port map (
      I0 => n_0_sig_next_calc_error_reg_i_5,
      I1 => n_0_m_axi_sg_wlast_INST_0_i_1,
      I2 => \sig_dbeat_cntr_reg__0\(6),
      O => \p_0_in__0\(6)
    );
\sig_dbeat_cntr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
    port map (
      I0 => n_0_sig_next_calc_error_reg_i_4,
      I1 => n_0_sig_next_calc_error_reg_i_3,
      I2 => n_0_sig_next_calc_error_reg_i_5,
      O => \n_0_sig_dbeat_cntr[7]_i_1\
    );
\sig_dbeat_cntr[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A802"
    )
    port map (
      I0 => n_0_sig_next_calc_error_reg_i_5,
      I1 => \sig_dbeat_cntr_reg__0\(6),
      I2 => n_0_m_axi_sg_wlast_INST_0_i_1,
      I3 => \sig_dbeat_cntr_reg__0\(7),
      O => \p_0_in__0\(7)
    );
\sig_dbeat_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1\,
      D => \p_0_in__0\(0),
      Q => \sig_dbeat_cntr_reg__0\(0),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1\,
      D => \p_0_in__0\(1),
      Q => \sig_dbeat_cntr_reg__0\(1),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1\,
      D => \p_0_in__0\(2),
      Q => \sig_dbeat_cntr_reg__0\(2),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1\,
      D => \p_0_in__0\(3),
      Q => \sig_dbeat_cntr_reg__0\(3),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1\,
      D => \p_0_in__0\(4),
      Q => \sig_dbeat_cntr_reg__0\(4),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1\,
      D => \p_0_in__0\(5),
      Q => \sig_dbeat_cntr_reg__0\(5),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1\,
      D => \p_0_in__0\(6),
      Q => \sig_dbeat_cntr_reg__0\(6),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1\,
      D => \p_0_in__0\(7),
      Q => \sig_dbeat_cntr_reg__0\(7),
      R => SR(0)
    );
\sig_dqual_reg_empty_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => n_0_sig_next_calc_error_reg_i_5,
      I1 => sig_dqual_reg_empty,
      O => \n_0_sig_dqual_reg_empty_i_1__0\
    );
sig_dqual_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_dqual_reg_empty_i_1__0\,
      Q => sig_dqual_reg_empty,
      S => n_0_sig_next_calc_error_reg_i_1
    );
sig_dqual_reg_full_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D000FF00"
    )
    port map (
      I0 => n_0_sig_next_calc_error_reg_i_3,
      I1 => n_0_sig_next_calc_error_reg_i_4,
      I2 => sig_dqual_reg_full,
      I3 => I1,
      I4 => n_0_sig_next_calc_error_reg_i_5,
      O => n_0_sig_dqual_reg_full_i_1
    );
sig_dqual_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_dqual_reg_full_i_1,
      Q => sig_dqual_reg_full,
      R => '0'
    );
sig_last_dbeat_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000040FF0000"
    )
    port map (
      I0 => n_0_sig_last_dbeat_i_2,
      I1 => n_0_sig_next_calc_error_reg_i_4,
      I2 => n_0_sig_next_calc_error_reg_i_3,
      I3 => n_0_sig_next_calc_error_reg_i_5,
      I4 => I1,
      I5 => n_0_sig_last_dbeat_reg,
      O => n_0_sig_last_dbeat_i_1
    );
sig_last_dbeat_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
    port map (
      I0 => n_0_sig_last_dbeat_i_3,
      I1 => \sig_dbeat_cntr_reg__0\(1),
      I2 => \sig_dbeat_cntr_reg__0\(0),
      I3 => \sig_dbeat_cntr_reg__0\(7),
      I4 => \sig_dbeat_cntr_reg__0\(6),
      O => n_0_sig_last_dbeat_i_2
    );
sig_last_dbeat_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \sig_dbeat_cntr_reg__0\(4),
      I1 => \sig_dbeat_cntr_reg__0\(3),
      I2 => \sig_dbeat_cntr_reg__0\(5),
      I3 => \sig_dbeat_cntr_reg__0\(2),
      O => n_0_sig_last_dbeat_i_3
    );
sig_last_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_last_dbeat_i_1,
      Q => n_0_sig_last_dbeat_reg,
      R => '0'
    );
sig_last_mmap_dbeat_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => n_0_sig_next_calc_error_reg_i_3,
      I1 => n_0_sig_next_calc_error_reg_i_4,
      I2 => sig_dqual_reg_full,
      O => sig_last_mmap_dbeat
    );
sig_last_mmap_dbeat_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_last_mmap_dbeat,
      Q => sig_last_mmap_dbeat_reg,
      R => SR(0)
    );
sig_ld_new_cmd_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => I1,
      I1 => sig_ld_new_cmd_reg,
      I2 => n_0_sig_next_calc_error_reg_i_5,
      O => n_0_sig_ld_new_cmd_reg_i_1
    );
sig_ld_new_cmd_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_ld_new_cmd_reg_i_1,
      Q => sig_ld_new_cmd_reg,
      R => '0'
    );
sig_next_calc_error_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
    port map (
      I0 => n_0_sig_next_calc_error_reg_i_3,
      I1 => n_0_sig_next_calc_error_reg_i_4,
      I2 => n_0_sig_next_calc_error_reg_i_5,
      I3 => I1,
      O => n_0_sig_next_calc_error_reg_i_1
    );
sig_next_calc_error_reg_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => n_0_sig_next_calc_error_reg_i_5,
      O => sig_data2mstr_cmd_ready
    );
sig_next_calc_error_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => m_axi_sg_wready,
      I1 => n_0_m_axi_sg_wvalid_INST_0_i_2,
      I2 => n_0_m_axi_sg_wvalid_INST_0_i_1,
      O => n_0_sig_next_calc_error_reg_i_3
    );
sig_next_calc_error_reg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => n_0_m_axi_sg_wlast_INST_0_i_1,
      I1 => \sig_dbeat_cntr_reg__0\(6),
      I2 => \sig_dbeat_cntr_reg__0\(7),
      O => n_0_sig_next_calc_error_reg_i_4
    );
sig_next_calc_error_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF007F"
    )
    port map (
      I0 => n_0_sig_next_calc_error_reg_i_3,
      I1 => sig_next_sequential_reg,
      I2 => n_0_sig_last_dbeat_reg,
      I3 => sig_dqual_reg_empty,
      I4 => n_0_sig_next_calc_error_reg_i_6,
      O => n_0_sig_next_calc_error_reg_i_5
    );
sig_next_calc_error_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFEFFFFFFFEF"
    )
    port map (
      I0 => n_0_sig_next_calc_error_reg_i_7,
      I1 => sig_wdc_status_going_full,
      I2 => sig_mstr2data_cmd_valid,
      I3 => sig_next_calc_error_reg,
      I4 => sig_wsc2stat_status_valid,
      I5 => sig_stat2wsc_status_ready,
      O => n_0_sig_next_calc_error_reg_i_6
    );
sig_next_calc_error_reg_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => sig_addr_posted_cntr(1),
      I1 => sig_addr_posted_cntr(2),
      I2 => sig_addr_posted_cntr(0),
      O => n_0_sig_next_calc_error_reg_i_7
    );
sig_next_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data2mstr_cmd_ready,
      D => sig_calc2dm_calc_err,
      Q => sig_next_calc_error_reg,
      R => n_0_sig_next_calc_error_reg_i_1
    );
sig_next_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data2mstr_cmd_ready,
      D => '1',
      Q => sig_next_cmd_cmplt_reg,
      R => n_0_sig_next_calc_error_reg_i_1
    );
\sig_next_last_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data2mstr_cmd_ready,
      D => '1',
      Q => sig_next_last_strb_reg(0),
      R => n_0_sig_next_calc_error_reg_i_1
    );
\sig_next_last_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data2mstr_cmd_ready,
      D => '1',
      Q => sig_next_last_strb_reg(1),
      R => n_0_sig_next_calc_error_reg_i_1
    );
\sig_next_last_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data2mstr_cmd_ready,
      D => '1',
      Q => sig_next_last_strb_reg(2),
      R => n_0_sig_next_calc_error_reg_i_1
    );
\sig_next_last_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data2mstr_cmd_ready,
      D => '1',
      Q => sig_next_last_strb_reg(3),
      R => n_0_sig_next_calc_error_reg_i_1
    );
sig_next_sequential_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data2mstr_cmd_ready,
      D => '0',
      Q => sig_next_sequential_reg,
      R => n_0_sig_next_calc_error_reg_i_1
    );
sig_push_err2wsc_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_ld_new_cmd_reg,
      I1 => sig_next_calc_error_reg,
      I2 => I1,
      I3 => sig_push_err2wsc,
      O => n_0_sig_push_err2wsc_i_1
    );
sig_push_err2wsc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_push_err2wsc_i_1,
      Q => sig_push_err2wsc,
      R => '0'
    );
sig_push_to_wsc_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => \^sig_push_to_wsc\,
      I1 => n_0_sig_push_to_wsc_i_2,
      I2 => n_0_sig_push_to_wsc_i_3,
      O => n_0_sig_push_to_wsc_i_1
    );
sig_push_to_wsc_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
    port map (
      I0 => n_0_sig_next_calc_error_reg_i_3,
      I1 => n_0_sig_next_calc_error_reg_i_4,
      I2 => sig_push_err2wsc,
      I3 => sig_tlast_err_stop,
      O => n_0_sig_push_to_wsc_i_2
    );
sig_push_to_wsc_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0045FFFF"
    )
    port map (
      I0 => sig_push_err2wsc,
      I1 => n_0_sig_next_calc_error_reg_i_4,
      I2 => n_0_sig_next_calc_error_reg_i_3,
      I3 => I3,
      I4 => I1,
      O => n_0_sig_push_to_wsc_i_3
    );
sig_push_to_wsc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_push_to_wsc_i_1,
      Q => \^sig_push_to_wsc\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_cdma_0_cntr_incr_decr_addn_f is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O1 : out STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    O3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    I1 : in STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0_cntr_incr_decr_addn_f : entity is "cntr_incr_decr_addn_f";
end axi_cdma_0_cntr_incr_decr_addn_f;

architecture STRUCTURE of axi_cdma_0_cntr_incr_decr_addn_f is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 2 to 2 );
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
FIFO_Full_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008020002000800"
    )
    port map (
      I0 => I2,
      I1 => I3,
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => sig_wr_fifo,
      I5 => \^q\(0),
      O => O1
    );
\INFERRED_GEN.cnt_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFDF20202020DF"
    )
    port map (
      I0 => sig_inhibit_rdy_n,
      I1 => I1,
      I2 => m_axi_sg_bvalid,
      I3 => \^q\(2),
      I4 => I3,
      I5 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA6AA5955AAAA"
    )
    port map (
      I0 => \^q\(1),
      I1 => sig_inhibit_rdy_n,
      I2 => I1,
      I3 => m_axi_sg_bvalid,
      I4 => p_0_in(2),
      I5 => \^q\(0),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => \^q\(2),
      I1 => sig_coelsc_reg_empty,
      I2 => O3(0),
      O => p_0_in(2)
    );
\INFERRED_GEN.cnt_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F807F807F017F80"
    )
    port map (
      I0 => \^q\(0),
      I1 => sig_wr_fifo,
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => sig_coelsc_reg_empty,
      I5 => O3(0),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_cdma_0_cntr_incr_decr_addn_f_0 is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    O4 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0_cntr_incr_decr_addn_f_0 : entity is "cntr_incr_decr_addn_f";
end axi_cdma_0_cntr_incr_decr_addn_f_0;

architecture STRUCTURE of axi_cdma_0_cntr_incr_decr_addn_f_0 is
  signal \^o1\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \n_0_FIFO_Full_i_2__1\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.cnt_i[2]_i_2__2\ : STD_LOGIC;
begin
  O1 <= \^o1\;
  Q(2 downto 0) <= \^q\(2 downto 0);
\FIFO_Full_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202001011001"
    )
    port map (
      I0 => \^q\(2),
      I1 => \n_0_FIFO_Full_i_2__1\,
      I2 => p_0_in(0),
      I3 => \^q\(1),
      I4 => I3,
      I5 => \n_0_INFERRED_GEN.cnt_i[2]_i_2__2\,
      O => O2
    );
\FIFO_Full_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66669666FFFFFFFF"
    )
    port map (
      I0 => \^q\(0),
      I1 => sig_wr_fifo,
      I2 => O4,
      I3 => sig_coelsc_reg_empty,
      I4 => \^q\(2),
      I5 => I4,
      O => \n_0_FIFO_Full_i_2__1\
    );
\INFERRED_GEN.cnt_i[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5455ABAAABAA5455"
    )
    port map (
      I0 => \^o1\,
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => I1(0),
      I4 => sig_wr_fifo,
      I5 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^q\(2),
      I1 => sig_coelsc_reg_empty,
      O => \^o1\
    );
\INFERRED_GEN.cnt_i[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666CCCCCC6C99C9"
    )
    port map (
      I0 => sig_wr_fifo,
      I1 => \^q\(1),
      I2 => I1(0),
      I3 => I2,
      I4 => \^q\(0),
      I5 => \^o1\,
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ECCCA999ECCCECCC"
    )
    port map (
      I0 => \n_0_INFERRED_GEN.cnt_i[2]_i_2__2\,
      I1 => \^q\(2),
      I2 => sig_coelsc_reg_empty,
      I3 => O4,
      I4 => I3,
      I5 => \^q\(1),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111333300101131"
    )
    port map (
      I0 => sig_wr_fifo,
      I1 => \^q\(1),
      I2 => I1(0),
      I3 => I2,
      I4 => \^q\(0),
      I5 => \^o1\,
      O => \n_0_INFERRED_GEN.cnt_i[2]_i_2__2\
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_cdma_0_cntr_incr_decr_addn_f_10 is
  port (
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O5 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    p_12_out : in STD_LOGIC;
    I7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0_cntr_incr_decr_addn_f_10 : entity is "cntr_incr_decr_addn_f";
end axi_cdma_0_cntr_incr_decr_addn_f_10;

architecture STRUCTURE of axi_cdma_0_cntr_incr_decr_addn_f_10 is
  signal \^o5\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 2 to 2 );
  signal sig_rd_empty : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[0]_i_1__2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_2__1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_3__2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of sig_addr_reg_empty_i_1 : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \sig_addr_valid_reg_i_2__1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of sig_posted_to_axi_2_i_1 : label is "soft_lutpair93";
begin
  O5 <= \^o5\;
  Q(1 downto 0) <= \^q\(1 downto 0);
\FIFO_Full_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200008020000200"
    )
    port map (
      I0 => I4,
      I1 => sig_rd_empty,
      I2 => p_0_in(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \^o5\,
      O => O1
    );
\INFERRED_GEN.cnt_i[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20DFDF20"
    )
    port map (
      I0 => I5,
      I1 => I6,
      I2 => p_12_out,
      I3 => \^q\(0),
      I4 => p_0_in(2),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6A69AA6A6A6A6A6"
    )
    port map (
      I0 => \^q\(1),
      I1 => p_0_in(2),
      I2 => \^q\(0),
      I3 => I5,
      I4 => I6,
      I5 => p_12_out,
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDBF0240"
    )
    port map (
      I0 => \^o5\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => p_0_in(2),
      I4 => sig_rd_empty,
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[2]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
    port map (
      I0 => p_12_out,
      I1 => I6,
      I2 => I5,
      O => \^o5\
    );
\INFERRED_GEN.cnt_i[2]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => sig_rd_empty,
      I1 => I1,
      I2 => I2,
      I3 => I3,
      O => p_0_in(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => I7(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => I7(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => sig_rd_empty,
      S => I7(0)
    );
sig_addr_reg_empty_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFCCC8"
    )
    port map (
      I0 => sig_rd_empty,
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => SR(0),
      O => O3
    );
\sig_addr_valid_reg_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => sig_rd_empty,
      I1 => I1,
      I2 => I2,
      I3 => I3,
      O => E(0)
    );
sig_posted_to_axi_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
    port map (
      I0 => I3,
      I1 => I2,
      I2 => I1,
      I3 => sig_rd_empty,
      I4 => I4,
      O => O4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_cdma_0_cntr_incr_decr_addn_f_13 is
  port (
    O3 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    I5 : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_dqual_reg_full : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    I13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0_cntr_incr_decr_addn_f_13 : entity is "cntr_incr_decr_addn_f";
end axi_cdma_0_cntr_incr_decr_addn_f_13;

architecture STRUCTURE of axi_cdma_0_cntr_incr_decr_addn_f_13 is
  signal \^o1\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \n_0_INFERRED_GEN.cnt_i[2]_i_2__3\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.cnt_i[2]_i_3__0\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.cnt_i[2]_i_4__2\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.cnt_i[2]_i_5\ : STD_LOGIC;
  signal \n_0_sig_next_tag_reg[3]_i_10\ : STD_LOGIC;
  signal \n_0_sig_next_tag_reg[3]_i_5\ : STD_LOGIC;
  signal \n_0_sig_next_tag_reg[3]_i_6\ : STD_LOGIC;
  signal \n_0_sig_next_tag_reg[3]_i_7\ : STD_LOGIC;
  signal \n_0_sig_next_tag_reg[3]_i_8\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_rd_empty : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[0]_i_1__1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[7]_i_1__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \sig_next_tag_reg[3]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \sig_next_tag_reg[3]_i_2\ : label is "soft_lutpair42";
begin
  O1 <= \^o1\;
  Q(1 downto 0) <= \^q\(1 downto 0);
  p_0_in(0) <= \^p_0_in\(0);
\FIFO_Full_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => addr_i_p1(0),
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => addr_i_p1(1),
      I3 => addr_i_p1(2),
      O => O2
    );
\INFERRED_GEN.cnt_i[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969699"
    )
    port map (
      I0 => \n_0_INFERRED_GEN.cnt_i[2]_i_3__0\,
      I1 => \^q\(0),
      I2 => \n_0_sig_next_tag_reg[3]_i_6\,
      I3 => sig_dqual_reg_empty,
      I4 => \n_0_sig_next_tag_reg[3]_i_5\,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA5655A9AAAA"
    )
    port map (
      I0 => \^q\(1),
      I1 => \n_0_sig_next_tag_reg[3]_i_5\,
      I2 => sig_dqual_reg_empty,
      I3 => \n_0_sig_next_tag_reg[3]_i_6\,
      I4 => \^q\(0),
      I5 => \n_0_INFERRED_GEN.cnt_i[2]_i_3__0\,
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBB45FF0044BA00"
    )
    port map (
      I0 => \n_0_INFERRED_GEN.cnt_i[2]_i_2__3\,
      I1 => \n_0_INFERRED_GEN.cnt_i[2]_i_3__0\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^p_0_in\(0),
      I5 => sig_rd_empty,
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[2]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAFE0000"
    )
    port map (
      I0 => sig_dqual_reg_empty,
      I1 => I5,
      I2 => \n_0_sig_next_tag_reg[3]_i_7\,
      I3 => \n_0_INFERRED_GEN.cnt_i[2]_i_4__2\,
      I4 => \^q\(0),
      I5 => \n_0_sig_next_tag_reg[3]_i_6\,
      O => \n_0_INFERRED_GEN.cnt_i[2]_i_2__3\
    );
\INFERRED_GEN.cnt_i[2]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
    port map (
      I0 => I10,
      I1 => I11,
      I2 => sig_mstr2data_cmd_valid,
      O => \n_0_INFERRED_GEN.cnt_i[2]_i_3__0\
    );
\INFERRED_GEN.cnt_i[2]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABFFFFFFFFFFFF"
    )
    port map (
      I0 => \n_0_INFERRED_GEN.cnt_i[2]_i_5\,
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(0),
      I3 => sig_addr_posted_cntr(2),
      I4 => I3,
      I5 => sig_next_sequential_reg,
      O => \n_0_INFERRED_GEN.cnt_i[2]_i_4__2\
    );
\INFERRED_GEN.cnt_i[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
    port map (
      I0 => sig_dqual_reg_full,
      I1 => sig_next_calc_error_reg,
      I2 => m_axi_rvalid,
      I3 => I9,
      O => \n_0_INFERRED_GEN.cnt_i[2]_i_5\
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => I13(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => I13(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => sig_rd_empty,
      S => I13(0)
    );
\sig_dbeat_cntr[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^p_0_in\(0),
      I1 => I2,
      O => E(0)
    );
\sig_dqual_reg_empty_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FFFFFF40FF40FF"
    )
    port map (
      I0 => \^p_0_in\(0),
      I1 => m_axi_rlast,
      I2 => I6,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => \^o1\,
      I5 => sig_dqual_reg_empty,
      O => O5
    );
\sig_dqual_reg_full_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00BF00BF000000"
    )
    port map (
      I0 => \^p_0_in\(0),
      I1 => m_axi_rlast,
      I2 => I6,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => sig_dqual_reg_full,
      I5 => \^o1\,
      O => O6
    );
sig_first_dbeat_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200E2000000E200"
    )
    port map (
      I0 => I4,
      I1 => \^o1\,
      I2 => I1,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => I2,
      I5 => \^p_0_in\(0),
      O => O3
    );
\sig_next_tag_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
    port map (
      I0 => \^p_0_in\(0),
      I1 => m_axi_rlast,
      I2 => I6,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => SR(0)
    );
\sig_next_tag_reg[3]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => sig_addr_posted_cntr(1),
      I1 => sig_addr_posted_cntr(2),
      I2 => sig_addr_posted_cntr(0),
      O => \n_0_sig_next_tag_reg[3]_i_10\
    );
\sig_next_tag_reg[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => \n_0_sig_next_tag_reg[3]_i_5\,
      I1 => sig_dqual_reg_empty,
      I2 => \n_0_sig_next_tag_reg[3]_i_6\,
      O => \^o1\
    );
\sig_next_tag_reg[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF000E"
    )
    port map (
      I0 => I5,
      I1 => \n_0_sig_next_tag_reg[3]_i_7\,
      I2 => \n_0_sig_next_tag_reg[3]_i_8\,
      I3 => I8,
      I4 => sig_dqual_reg_empty,
      I5 => \n_0_sig_next_tag_reg[3]_i_6\,
      O => \^p_0_in\(0)
    );
\sig_next_tag_reg[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FE000000"
    )
    port map (
      I0 => I5,
      I1 => I7,
      I2 => sig_halt_reg,
      I3 => sig_next_sequential_reg,
      I4 => I3,
      I5 => I8,
      O => \n_0_sig_next_tag_reg[3]_i_5\
    );
\sig_next_tag_reg[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFAE"
    )
    port map (
      I0 => \n_0_sig_next_tag_reg[3]_i_10\,
      I1 => sig_rsc2stat_status_valid,
      I2 => sig_stat2rsc_status_ready,
      I3 => sig_next_calc_error_reg,
      I4 => sig_rd_empty,
      O => \n_0_sig_next_tag_reg[3]_i_6\
    );
\sig_next_tag_reg[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => I7,
      I1 => sig_halt_reg,
      O => \n_0_sig_next_tag_reg[3]_i_7\
    );
\sig_next_tag_reg[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => sig_next_sequential_reg,
      I1 => I3,
      O => \n_0_sig_next_tag_reg[3]_i_8\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_cdma_0_cntr_incr_decr_addn_f_19 is
  port (
    O2 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O3 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I4 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0_cntr_incr_decr_addn_f_19 : entity is "cntr_incr_decr_addn_f";
end axi_cdma_0_cntr_incr_decr_addn_f_19;

architecture STRUCTURE of axi_cdma_0_cntr_incr_decr_addn_f_19 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \n_0_FIFO_Full_i_2__3\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[0]_i_1__0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \sig_addr_reg_empty_i_1__0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \sig_addr_valid_reg_i_2__2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \sig_posted_to_axi_2_i_1__0\ : label is "soft_lutpair1";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\FIFO_Full_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000020002000080"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => \^q\(2),
      I2 => \n_0_FIFO_Full_i_2__3\,
      I3 => \^q\(1),
      I4 => I4,
      I5 => \^q\(0),
      O => O1
    );
\FIFO_Full_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => I1,
      I1 => I2,
      I2 => \^q\(2),
      O => \n_0_FIFO_Full_i_2__3\
    );
\INFERRED_GEN.cnt_i[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5565AA9A"
    )
    port map (
      I0 => I4,
      I1 => I1,
      I2 => I2,
      I3 => \^q\(2),
      I4 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66666A66AAAAA9AA"
    )
    port map (
      I0 => \^q\(1),
      I1 => I4,
      I2 => I1,
      I3 => I2,
      I4 => \^q\(2),
      I5 => \^q\(0),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F7F80018080"
    )
    port map (
      I0 => \^q\(0),
      I1 => I4,
      I2 => \^q\(1),
      I3 => I1,
      I4 => I2,
      I5 => \^q\(2),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => SR(0)
    );
\sig_addr_reg_empty_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFC8"
    )
    port map (
      I0 => I1,
      I1 => I2,
      I2 => \^q\(2),
      I3 => I3,
      O => O2
    );
\sig_addr_valid_reg_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => I1,
      I1 => I2,
      I2 => \^q\(2),
      O => E(0)
    );
\sig_posted_to_axi_2_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => \^q\(2),
      I1 => I2,
      I2 => I1,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => O3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_cdma_0_cntr_incr_decr_addn_f_9 is
  port (
    O6 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O3 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O10 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_dqual_reg_empty : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    p_1_out : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    I4 : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    sig_skid2data_wready : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_ld_new_cmd_reg : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_addr2data_addr_posted : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_stat2wsc_status_ready : in STD_LOGIC;
    I18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0_cntr_incr_decr_addn_f_9 : entity is "cntr_incr_decr_addn_f";
end axi_cdma_0_cntr_incr_decr_addn_f_9;

architecture STRUCTURE of axi_cdma_0_cntr_incr_decr_addn_f_9 is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o9\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \n_0_FIFO_Full_i_2__2\ : STD_LOGIC;
  signal \n_0_FIFO_Full_i_3__0\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.cnt_i[1]_i_2__0\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.cnt_i[1]_i_5\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.cnt_i[2]_i_2__4\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.cnt_i[2]_i_5__0\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.cnt_i[2]_i_6\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.cnt_i[2]_i_8\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_rd_empty : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[1]_i_5\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_8\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of sig_dqual_reg_empty_i_1 : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \sig_ld_new_cmd_reg_i_1__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \sig_next_calc_error_reg_i_1__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \sig_next_calc_error_reg_i_2__0\ : label is "soft_lutpair97";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  O9 <= \^o9\;
  Q(1 downto 0) <= \^q\(1 downto 0);
  p_0_in(0) <= \^p_0_in\(0);
\FIFO_Full_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000080080000008"
    )
    port map (
      I0 => addr_i_p1(0),
      I1 => I2,
      I2 => sig_rd_empty,
      I3 => \^p_0_in\(0),
      I4 => \n_0_FIFO_Full_i_2__2\,
      I5 => \n_0_FIFO_Full_i_3__0\,
      O => O4
    );
\FIFO_Full_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111333300011113"
    )
    port map (
      I0 => I1,
      I1 => \^q\(1),
      I2 => sig_dqual_reg_empty,
      I3 => \n_0_INFERRED_GEN.cnt_i[1]_i_2__0\,
      I4 => \^q\(0),
      I5 => \^o2\,
      O => \n_0_FIFO_Full_i_2__2\
    );
\FIFO_Full_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888AAA800008880"
    )
    port map (
      I0 => \^q\(1),
      I1 => I1,
      I2 => \n_0_INFERRED_GEN.cnt_i[1]_i_2__0\,
      I3 => sig_dqual_reg_empty,
      I4 => \^o2\,
      I5 => \^q\(0),
      O => \n_0_FIFO_Full_i_3__0\
    );
\INFERRED_GEN.cnt_i[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB4BBB4444B444"
    )
    port map (
      I0 => \^o2\,
      I1 => \^o1\,
      I2 => p_1_out,
      I3 => I9,
      I4 => I3,
      I5 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAABAB"
    )
    port map (
      I0 => sig_dqual_reg_empty,
      I1 => \^o3\,
      I2 => \n_0_INFERRED_GEN.cnt_i[2]_i_6\,
      I3 => I8,
      I4 => I7,
      O => \^o1\
    );
\INFERRED_GEN.cnt_i[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666AAA6AAAA999A"
    )
    port map (
      I0 => \^q\(1),
      I1 => I1,
      I2 => \n_0_INFERRED_GEN.cnt_i[1]_i_2__0\,
      I3 => sig_dqual_reg_empty,
      I4 => \^o2\,
      I5 => \^q\(0),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000D000000"
    )
    port map (
      I0 => I7,
      I1 => I8,
      I2 => I10,
      I3 => sig_next_sequential_reg,
      I4 => I4,
      I5 => \^o3\,
      O => \n_0_INFERRED_GEN.cnt_i[1]_i_2__0\
    );
\INFERRED_GEN.cnt_i[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFFFFFE"
    )
    port map (
      I0 => \n_0_INFERRED_GEN.cnt_i[1]_i_5\,
      I1 => sig_wdc_status_going_full,
      I2 => sig_rd_empty,
      I3 => sig_next_calc_error_reg,
      I4 => sig_wsc2stat_status_valid,
      I5 => sig_stat2wsc_status_ready,
      O => \^o2\
    );
\INFERRED_GEN.cnt_i[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => sig_addr_posted_cntr(1),
      I1 => sig_addr_posted_cntr(0),
      I2 => sig_addr_posted_cntr(2),
      O => \n_0_INFERRED_GEN.cnt_i[1]_i_5\
    );
\INFERRED_GEN.cnt_i[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFA15FF0005EA00"
    )
    port map (
      I0 => \n_0_INFERRED_GEN.cnt_i[2]_i_2__4\,
      I1 => \^q\(0),
      I2 => I1,
      I3 => \^q\(1),
      I4 => \^p_0_in\(0),
      I5 => sig_rd_empty,
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[2]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAFB0000"
    )
    port map (
      I0 => sig_dqual_reg_empty,
      I1 => I7,
      I2 => I8,
      I3 => \n_0_INFERRED_GEN.cnt_i[2]_i_5__0\,
      I4 => \^q\(0),
      I5 => \^o2\,
      O => \n_0_INFERRED_GEN.cnt_i[2]_i_2__4\
    );
\INFERRED_GEN.cnt_i[2]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF000D"
    )
    port map (
      I0 => I7,
      I1 => I8,
      I2 => \n_0_INFERRED_GEN.cnt_i[2]_i_6\,
      I3 => \^o3\,
      I4 => sig_dqual_reg_empty,
      I5 => \^o2\,
      O => \^p_0_in\(0)
    );
\INFERRED_GEN.cnt_i[2]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7FFFFFFF"
    )
    port map (
      I0 => \n_0_INFERRED_GEN.cnt_i[2]_i_8\,
      I1 => sig_dqual_reg_full,
      I2 => \^o9\,
      I3 => I4,
      I4 => sig_next_sequential_reg,
      I5 => I10,
      O => \n_0_INFERRED_GEN.cnt_i[2]_i_5__0\
    );
\INFERRED_GEN.cnt_i[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5FFFFFF"
    )
    port map (
      I0 => sig_skid2data_wready,
      I1 => I11,
      I2 => I12,
      I3 => sig_next_sequential_reg,
      I4 => I4,
      O => \n_0_INFERRED_GEN.cnt_i[2]_i_6\
    );
\INFERRED_GEN.cnt_i[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFFFFFFFFFFF"
    )
    port map (
      I0 => sig_addr_posted_cntr(1),
      I1 => sig_addr_posted_cntr(2),
      I2 => I11,
      I3 => sig_addr2data_addr_posted,
      I4 => sig_dqual_reg_full,
      I5 => \n_0_INFERRED_GEN.cnt_i[2]_i_8\,
      O => \^o3\
    );
\INFERRED_GEN.cnt_i[2]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
    port map (
      I0 => sig_next_calc_error_reg,
      I1 => sig_addr_posted_cntr(2),
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_addr_posted_cntr(0),
      O => \n_0_INFERRED_GEN.cnt_i[2]_i_8\
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => I18(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => I18(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => sig_rd_empty,
      S => I18(0)
    );
m_axi_rready_INST_0_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => sig_addr_posted_cntr(1),
      I1 => sig_addr_posted_cntr(2),
      I2 => I11,
      I3 => sig_addr2data_addr_posted,
      O => \^o9\
    );
\sig_dbeat_cntr[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F0B"
    )
    port map (
      I0 => \^o2\,
      I1 => \^o1\,
      I2 => I5(0),
      I3 => \out\(0),
      O => D(0)
    );
\sig_dbeat_cntr[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => \^p_0_in\(0),
      I1 => I13,
      I2 => I14,
      O => O11(0)
    );
sig_dqual_reg_empty_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFB33FB"
    )
    port map (
      I0 => sig_dqual_reg_empty,
      I1 => I2,
      I2 => I6,
      I3 => \^o1\,
      I4 => \^o2\,
      O => O6
    );
\sig_ld_new_cmd_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      I0 => \^o1\,
      I1 => \^o2\,
      I2 => I2,
      I3 => sig_ld_new_cmd_reg,
      O => O10
    );
\sig_next_calc_error_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
    port map (
      I0 => \^o2\,
      I1 => \^o1\,
      I2 => I6,
      I3 => I2,
      O => SR(0)
    );
\sig_next_calc_error_reg_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o1\,
      I1 => \^o2\,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_cdma_0_cntr_incr_decr_addn_f__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_wr_fifo : out STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    O3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I5 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0_cntr_incr_decr_addn_f__parameterized0\ : entity is "cntr_incr_decr_addn_f";
end \axi_cdma_0_cntr_incr_decr_addn_f__parameterized0\;

architecture STRUCTURE of \axi_cdma_0_cntr_incr_decr_addn_f__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal n_0_FIFO_Full_i_2 : STD_LOGIC;
  signal \n_0_FIFO_Full_i_3__1\ : STD_LOGIC;
  signal n_0_FIFO_Full_i_4 : STD_LOGIC;
  signal \n_0_INFERRED_GEN.cnt_i[2]_i_2\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.cnt_i[3]_i_2\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.cnt_i[3]_i_4\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__4\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[3]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[3]_i_3__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[3]_i_4\ : label is "soft_lutpair108";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  sig_wr_fifo <= \^sig_wr_fifo\;
\FIFO_Full_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000514400000400"
    )
    port map (
      I0 => n_0_FIFO_Full_i_2,
      I1 => \n_0_FIFO_Full_i_3__1\,
      I2 => n_0_FIFO_Full_i_4,
      I3 => I1,
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => O1
    );
FIFO_Full_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFF9F69FFFFFFFFF"
    )
    port map (
      I0 => \^q\(1),
      I1 => \n_0_INFERRED_GEN.cnt_i[3]_i_4\,
      I2 => \^sig_wr_fifo\,
      I3 => p_0_in(3),
      I4 => \^q\(0),
      I5 => I5,
      O => n_0_FIFO_Full_i_2
    );
\FIFO_Full_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF88888E88"
    )
    port map (
      I0 => \^sig_wr_fifo\,
      I1 => \^q\(0),
      I2 => \^q\(3),
      I3 => sig_coelsc_reg_empty,
      I4 => O3(0),
      I5 => \^q\(1),
      O => \n_0_FIFO_Full_i_3__1\
    );
FIFO_Full_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5545FFDFFFFFFFFF"
    )
    port map (
      I0 => \^sig_wr_fifo\,
      I1 => \^q\(3),
      I2 => sig_coelsc_reg_empty,
      I3 => O3(0),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => n_0_FIFO_Full_i_4
    );
\INFERRED_GEN.cnt_i[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBF40404040BF"
    )
    port map (
      I0 => I2,
      I1 => sig_inhibit_rdy_n,
      I2 => m_axi_bvalid,
      I3 => \^q\(3),
      I4 => I1,
      I5 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77777E7788888188"
    )
    port map (
      I0 => \^sig_wr_fifo\,
      I1 => \^q\(0),
      I2 => \^q\(3),
      I3 => sig_coelsc_reg_empty,
      I4 => O3(0),
      I5 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5565"
    )
    port map (
      I0 => \n_0_INFERRED_GEN.cnt_i[2]_i_2\,
      I1 => \^q\(3),
      I2 => sig_coelsc_reg_empty,
      I3 => O3(0),
      I4 => \^q\(2),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5545FFCFFFCFFFDF"
    )
    port map (
      I0 => \^q\(1),
      I1 => O3(0),
      I2 => sig_coelsc_reg_empty,
      I3 => \^q\(3),
      I4 => \^q\(0),
      I5 => \^sig_wr_fifo\,
      O => \n_0_INFERRED_GEN.cnt_i[2]_i_2\
    );
\INFERRED_GEN.cnt_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6656"
    )
    port map (
      I0 => \n_0_INFERRED_GEN.cnt_i[3]_i_2\,
      I1 => \^q\(3),
      I2 => sig_coelsc_reg_empty,
      I3 => O3(0),
      O => addr_i_p1(3)
    );
\INFERRED_GEN.cnt_i[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ECFFCCCCCCCCC0CC"
    )
    port map (
      I0 => \^q\(0),
      I1 => p_0_in(3),
      I2 => \^sig_wr_fifo\,
      I3 => \n_0_INFERRED_GEN.cnt_i[3]_i_4\,
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => \n_0_INFERRED_GEN.cnt_i[3]_i_2\
    );
\INFERRED_GEN.cnt_i[3]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => \^q\(3),
      I1 => sig_coelsc_reg_empty,
      I2 => O3(0),
      O => p_0_in(3)
    );
\INFERRED_GEN.cnt_i[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(3),
      I2 => sig_coelsc_reg_empty,
      I3 => O3(0),
      O => \n_0_INFERRED_GEN.cnt_i[3]_i_4\
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[3]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(3),
      Q => \^q\(3),
      S => SR(0)
    );
\INFERRED_GEN.data_reg[5][0]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => m_axi_bvalid,
      I1 => sig_inhibit_rdy_n,
      I2 => I2,
      O => \^sig_wr_fifo\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_cdma_0_cntr_incr_decr_addn_f__parameterized0_8\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_wr_fifo : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0_cntr_incr_decr_addn_f__parameterized0_8\ : entity is "cntr_incr_decr_addn_f";
end \axi_cdma_0_cntr_incr_decr_addn_f__parameterized0_8\;

architecture STRUCTURE of \axi_cdma_0_cntr_incr_decr_addn_f__parameterized0_8\ is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^o3\ : STD_LOGIC;
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \n_0_FIFO_Full_i_2__0\ : STD_LOGIC;
  signal \n_0_FIFO_Full_i_3__2\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.cnt_i[2]_i_3__3\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.cnt_i[2]_i_4__1\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.cnt_i[3]_i_2__0\ : STD_LOGIC;
  signal \n_0_INFERRED_GEN.cnt_i[3]_i_3\ : STD_LOGIC;
  signal \n_0_sig_wdc_statcnt[3]_i_5\ : STD_LOGIC;
begin
  O1 <= \^o1\;
  O2(3 downto 0) <= \^o2\(3 downto 0);
  O3 <= \^o3\;
\FIFO_Full_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000040"
    )
    port map (
      I0 => addr_i_p1(1),
      I1 => D(0),
      I2 => I4,
      I3 => \n_0_FIFO_Full_i_2__0\,
      I4 => \n_0_FIFO_Full_i_3__2\,
      I5 => addr_i_p1(3),
      O => O4
    );
\FIFO_Full_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0B0B0B0B0B0B00"
    )
    port map (
      I0 => I1,
      I1 => Q(0),
      I2 => \^o1\,
      I3 => sig_wr_fifo,
      I4 => \^o2\(0),
      I5 => \^o2\(1),
      O => \n_0_FIFO_Full_i_2__0\
    );
\FIFO_Full_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555AAA655555555"
    )
    port map (
      I0 => \^o2\(2),
      I1 => Q(0),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \^o2\(3),
      I5 => sig_coelsc_reg_empty,
      O => \n_0_FIFO_Full_i_3__2\
    );
\INFERRED_GEN.cnt_i[0]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o2\(3),
      I1 => sig_coelsc_reg_empty,
      O => \^o1\
    );
\INFERRED_GEN.cnt_i[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E777E7E81888181"
    )
    port map (
      I0 => sig_wr_fifo,
      I1 => \^o2\(0),
      I2 => \^o1\,
      I3 => I1,
      I4 => Q(0),
      I5 => \^o2\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA45BA4545BABA45"
    )
    port map (
      I0 => \^o1\,
      I1 => I1,
      I2 => Q(0),
      I3 => \^o2\(2),
      I4 => \n_0_INFERRED_GEN.cnt_i[2]_i_3__3\,
      I5 => \n_0_INFERRED_GEN.cnt_i[2]_i_4__1\,
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[2]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA0FAFFFFA0B2"
    )
    port map (
      I0 => sig_wr_fifo,
      I1 => Q(0),
      I2 => \^o2\(0),
      I3 => \^o1\,
      I4 => \^o2\(1),
      I5 => I1,
      O => \n_0_INFERRED_GEN.cnt_i[2]_i_3__3\
    );
\INFERRED_GEN.cnt_i[2]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F007F007F7F7F00"
    )
    port map (
      I0 => \^o2\(1),
      I1 => \^o2\(0),
      I2 => sig_wr_fifo,
      I3 => \^o1\,
      I4 => Q(0),
      I5 => I1,
      O => \n_0_INFERRED_GEN.cnt_i[2]_i_4__1\
    );
\INFERRED_GEN.cnt_i[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555655AAAA"
    )
    port map (
      I0 => \n_0_INFERRED_GEN.cnt_i[3]_i_2__0\,
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => Q(0),
      I4 => sig_coelsc_reg_empty,
      I5 => \^o2\(3),
      O => addr_i_p1(3)
    );
\INFERRED_GEN.cnt_i[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CFAAEF008A008A"
    )
    port map (
      I0 => \n_0_INFERRED_GEN.cnt_i[2]_i_3__3\,
      I1 => I1,
      I2 => Q(0),
      I3 => \^o1\,
      I4 => \n_0_INFERRED_GEN.cnt_i[3]_i_3\,
      I5 => \^o2\(2),
      O => \n_0_INFERRED_GEN.cnt_i[3]_i_2__0\
    );
\INFERRED_GEN.cnt_i[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50F554FDFFFFFFFF"
    )
    port map (
      I0 => sig_wr_fifo,
      I1 => Q(0),
      I2 => \^o1\,
      I3 => \^o2\(0),
      I4 => I1,
      I5 => \^o2\(1),
      O => \n_0_INFERRED_GEN.cnt_i[3]_i_3\
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => D(0),
      Q => \^o2\(0),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^o2\(1),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^o2\(2),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[3]\: unisim.vcomponents.FDSE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(3),
      Q => \^o2\(3),
      S => SR(0)
    );
\sig_wdc_statcnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABB45444544BABB"
    )
    port map (
      I0 => I3,
      I1 => \^o1\,
      I2 => I1,
      I3 => Q(0),
      I4 => I2(1),
      I5 => I2(0),
      O => O5(0)
    );
\sig_wdc_statcnt[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AE000000"
    )
    port map (
      I0 => \^o1\,
      I1 => Q(0),
      I2 => I1,
      I3 => I2(0),
      I4 => I2(1),
      I5 => I3,
      O => \^o3\
    );
\sig_wdc_statcnt[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I2(2),
      I1 => I2(3),
      I2 => \n_0_sig_wdc_statcnt[3]_i_5\,
      O => O5(1)
    );
\sig_wdc_statcnt[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F4444444F444F"
    )
    port map (
      I0 => \^o3\,
      I1 => I2(2),
      I2 => I2(0),
      I3 => I2(1),
      I4 => I5,
      I5 => sig_wr_fifo,
      O => \n_0_sig_wdc_statcnt[3]_i_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_cdma_0_dynshreg_f is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC;
    sel : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_bvalid : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    addr : in STD_LOGIC_VECTOR ( 0 to 1 );
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0_dynshreg_f : entity is "dynshreg_f";
end axi_cdma_0_dynshreg_f;

architecture STRUCTURE of axi_cdma_0_dynshreg_f is
  signal \^o2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sel\ : STD_LOGIC;
  signal sig_wresp_sfifo_out : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_i_1\ : label is "soft_lutpair247";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][0]_srl3\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[2][0]_srl3\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][0]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][1]_srl3\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][1]_srl3\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][1]_srl3 ";
begin
  O2(0) <= \^o2\(0);
  sel <= \^sel\;
\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
    port map (
      I0 => \out\(0),
      I1 => \^o2\(0),
      I2 => sig_wresp_sfifo_out(0),
      I3 => D(0),
      O => O1
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5504"
    )
    port map (
      I0 => \out\(0),
      I1 => \^o2\(0),
      I2 => sig_wresp_sfifo_out(0),
      I3 => D(1),
      O => O4
    );
\INFERRED_GEN.data_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => addr(1),
      A1 => addr(0),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => m_axi_sg_bresp(0),
      Q => sig_wresp_sfifo_out(0)
    );
\INFERRED_GEN.data_reg[2][0]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => m_axi_sg_bvalid,
      I1 => I1,
      I2 => sig_inhibit_rdy_n,
      O => \^sel\
    );
\INFERRED_GEN.data_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => addr(1),
      A1 => addr(0),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_aclk,
      D => m_axi_sg_bresp(1),
      Q => \^o2\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_cdma_0_dynshreg_f__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_push_coelsc_reg : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    O2 : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_wr_fifo : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0_dynshreg_f__parameterized0\ : entity is "dynshreg_f";
end \axi_cdma_0_dynshreg_f__parameterized0\;

architecture STRUCTURE of \axi_cdma_0_dynshreg_f__parameterized0\ is
  signal \^o3\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of FIFO_Full_i_3 : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_2\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_3\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_3\ : label is "soft_lutpair246";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][0]_srl3\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[2][0]_srl3\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][0]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][1]_srl3\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][1]_srl3\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][1]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][2]_srl3\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][2]_srl3\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][2]_srl3 ";
begin
  O3 <= \^o3\;
  \out\(2 downto 0) <= \^out\(2 downto 0);
FIFO_Full_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FD00"
    )
    port map (
      I0 => I1(0),
      I1 => \^out\(1),
      I2 => \^out\(2),
      I3 => sig_coelsc_reg_empty,
      I4 => Q(2),
      O => p_0_in(0)
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FD00"
    )
    port map (
      I0 => I1(0),
      I1 => \^out\(1),
      I2 => \^out\(2),
      I3 => sig_coelsc_reg_empty,
      I4 => Q(2),
      O => sig_push_coelsc_reg
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \^out\(1),
      I1 => \^out\(2),
      I2 => D(0),
      O => p_4_out
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \^o3\,
      I1 => D(0),
      I2 => D(2),
      I3 => I2(0),
      I4 => D(1),
      O => O7
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^out\(1),
      I1 => \^out\(2),
      O => \^o3\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^out\(0),
      O => O6
    );
\INFERRED_GEN.cnt_i[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => \^out\(2),
      I1 => \^out\(1),
      I2 => I1(0),
      O => O4
    );
\INFERRED_GEN.cnt_i[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F010F00FF1FFF0F"
    )
    port map (
      I0 => \^out\(1),
      I1 => \^out\(2),
      I2 => Q(0),
      I3 => O2,
      I4 => I1(0),
      I5 => sig_wr_fifo,
      O => O1
    );
\INFERRED_GEN.data_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(2),
      Q => \^out\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_cdma_0_dynshreg_f__parameterized1\ is
  port (
    O2 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 45 downto 0 );
    I5 : in STD_LOGIC;
    O1 : in STD_LOGIC;
    p_12_out : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 37 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0_dynshreg_f__parameterized1\ : entity is "dynshreg_f";
end \axi_cdma_0_dynshreg_f__parameterized1\;

architecture STRUCTURE of \axi_cdma_0_dynshreg_f__parameterized1\ is
  signal \^out\ : STD_LOGIC_VECTOR ( 45 downto 0 );
  signal sig_wr_fifo : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 ";
begin
  \out\(45 downto 0) <= \^out\(45 downto 0);
\INFERRED_GEN.data_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(6),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(7),
      Q => \^out\(7)
    );
\INFERRED_GEN.data_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(8),
      Q => \^out\(8)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(9),
      Q => \^out\(9)
    );
\INFERRED_GEN.data_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(10),
      Q => \^out\(10)
    );
\INFERRED_GEN.data_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(11),
      Q => \^out\(11)
    );
\INFERRED_GEN.data_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(12),
      Q => \^out\(12)
    );
\INFERRED_GEN.data_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(13),
      Q => \^out\(13)
    );
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(14),
      Q => \^out\(14)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(15),
      Q => \^out\(15)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(16),
      Q => \^out\(16)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(17),
      Q => \^out\(17)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(18),
      Q => \^out\(18)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(19),
      Q => \^out\(19)
    );
\INFERRED_GEN.data_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(20),
      Q => \^out\(20)
    );
\INFERRED_GEN.data_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(21),
      Q => \^out\(21)
    );
\INFERRED_GEN.data_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(22),
      Q => \^out\(22)
    );
\INFERRED_GEN.data_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(23),
      Q => \^out\(23)
    );
\INFERRED_GEN.data_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(24),
      Q => \^out\(24)
    );
\INFERRED_GEN.data_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(25),
      Q => \^out\(25)
    );
\INFERRED_GEN.data_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(26),
      Q => \^out\(26)
    );
\INFERRED_GEN.data_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(27),
      Q => \^out\(27)
    );
\INFERRED_GEN.data_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(28),
      Q => \^out\(28)
    );
\INFERRED_GEN.data_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(29),
      Q => \^out\(29)
    );
\INFERRED_GEN.data_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(30),
      Q => \^out\(30)
    );
\INFERRED_GEN.data_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(31),
      Q => \^out\(31)
    );
\INFERRED_GEN.data_reg[3][36]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(32),
      Q => \^out\(32)
    );
\INFERRED_GEN.data_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(33),
      Q => \^out\(33)
    );
\INFERRED_GEN.data_reg[3][38]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(34),
      Q => \^out\(34)
    );
\INFERRED_GEN.data_reg[3][39]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(35),
      Q => \^out\(35)
    );
\INFERRED_GEN.data_reg[3][40]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => '0',
      Q => \^out\(36)
    );
\INFERRED_GEN.data_reg[3][41]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => '0',
      Q => \^out\(37)
    );
\INFERRED_GEN.data_reg[3][42]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => '0',
      Q => \^out\(38)
    );
\INFERRED_GEN.data_reg[3][43]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => '0',
      Q => \^out\(39)
    );
\INFERRED_GEN.data_reg[3][44]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => '0',
      Q => \^out\(40)
    );
\INFERRED_GEN.data_reg[3][45]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => '1',
      Q => \^out\(41)
    );
\INFERRED_GEN.data_reg[3][46]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => '0',
      Q => \^out\(42)
    );
\INFERRED_GEN.data_reg[3][47]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(36),
      Q => \^out\(43)
    );
\INFERRED_GEN.data_reg[3][48]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => '0',
      Q => \^out\(44)
    );
\INFERRED_GEN.data_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[3][4]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => I5,
      I1 => O1,
      I2 => p_12_out,
      O => sig_wr_fifo
    );
\INFERRED_GEN.data_reg[3][50]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(37),
      Q => \^out\(45)
    );
\INFERRED_GEN.data_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(2),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(3),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(4),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(5),
      Q => \^out\(5)
    );
\sig_addr_valid_reg_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^out\(45),
      O => O2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_cdma_0_dynshreg_f__parameterized1_20\ is
  port (
    O1 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 45 downto 0 );
    O2 : out STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    I1 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 37 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0_dynshreg_f__parameterized1_20\ : entity is "dynshreg_f";
end \axi_cdma_0_dynshreg_f__parameterized1_20\;

architecture STRUCTURE of \axi_cdma_0_dynshreg_f__parameterized1_20\ is
  signal \^o2\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 45 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 ";
begin
  O2 <= \^o2\;
  \out\(45 downto 0) <= \^out\(45 downto 0);
\INFERRED_GEN.data_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^o2\,
      CLK => m_axi_aclk,
      D => \in\(6),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^o2\,
      CLK => m_axi_aclk,
      D => \in\(7),
      Q => \^out\(7)
    );
\INFERRED_GEN.data_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^o2\,
      CLK => m_axi_aclk,
      D => \in\(8),
      Q => \^out\(8)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^o2\,
      CLK => m_axi_aclk,
      D => \in\(9),
      Q => \^out\(9)
    );
\INFERRED_GEN.data_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^o2\,
      CLK => m_axi_aclk,
      D => \in\(10),
      Q => \^out\(10)
    );
\INFERRED_GEN.data_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^o2\,
      CLK => m_axi_aclk,
      D => \in\(11),
      Q => \^out\(11)
    );
\INFERRED_GEN.data_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^o2\,
      CLK => m_axi_aclk,
      D => \in\(12),
      Q => \^out\(12)
    );
\INFERRED_GEN.data_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^o2\,
      CLK => m_axi_aclk,
      D => \in\(13),
      Q => \^out\(13)
    );
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^o2\,
      CLK => m_axi_aclk,
      D => \in\(14),
      Q => \^out\(14)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^o2\,
      CLK => m_axi_aclk,
      D => \in\(15),
      Q => \^out\(15)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^o2\,
      CLK => m_axi_aclk,
      D => \in\(16),
      Q => \^out\(16)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^o2\,
      CLK => m_axi_aclk,
      D => \in\(17),
      Q => \^out\(17)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^o2\,
      CLK => m_axi_aclk,
      D => \in\(18),
      Q => \^out\(18)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^o2\,
      CLK => m_axi_aclk,
      D => \in\(19),
      Q => \^out\(19)
    );
\INFERRED_GEN.data_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^o2\,
      CLK => m_axi_aclk,
      D => \in\(20),
      Q => \^out\(20)
    );
\INFERRED_GEN.data_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^o2\,
      CLK => m_axi_aclk,
      D => \in\(21),
      Q => \^out\(21)
    );
\INFERRED_GEN.data_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^o2\,
      CLK => m_axi_aclk,
      D => \in\(22),
      Q => \^out\(22)
    );
\INFERRED_GEN.data_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^o2\,
      CLK => m_axi_aclk,
      D => \in\(23),
      Q => \^out\(23)
    );
\INFERRED_GEN.data_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^o2\,
      CLK => m_axi_aclk,
      D => \in\(24),
      Q => \^out\(24)
    );
\INFERRED_GEN.data_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^o2\,
      CLK => m_axi_aclk,
      D => \in\(25),
      Q => \^out\(25)
    );
\INFERRED_GEN.data_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^o2\,
      CLK => m_axi_aclk,
      D => \in\(26),
      Q => \^out\(26)
    );
\INFERRED_GEN.data_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^o2\,
      CLK => m_axi_aclk,
      D => \in\(27),
      Q => \^out\(27)
    );
\INFERRED_GEN.data_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^o2\,
      CLK => m_axi_aclk,
      D => \in\(28),
      Q => \^out\(28)
    );
\INFERRED_GEN.data_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^o2\,
      CLK => m_axi_aclk,
      D => \in\(29),
      Q => \^out\(29)
    );
\INFERRED_GEN.data_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^o2\,
      CLK => m_axi_aclk,
      D => \in\(30),
      Q => \^out\(30)
    );
\INFERRED_GEN.data_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^o2\,
      CLK => m_axi_aclk,
      D => \in\(31),
      Q => \^out\(31)
    );
\INFERRED_GEN.data_reg[3][36]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^o2\,
      CLK => m_axi_aclk,
      D => \in\(32),
      Q => \^out\(32)
    );
\INFERRED_GEN.data_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^o2\,
      CLK => m_axi_aclk,
      D => \in\(33),
      Q => \^out\(33)
    );
\INFERRED_GEN.data_reg[3][38]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^o2\,
      CLK => m_axi_aclk,
      D => \in\(34),
      Q => \^out\(34)
    );
\INFERRED_GEN.data_reg[3][39]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^o2\,
      CLK => m_axi_aclk,
      D => \in\(35),
      Q => \^out\(35)
    );
\INFERRED_GEN.data_reg[3][40]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^o2\,
      CLK => m_axi_aclk,
      D => '0',
      Q => \^out\(36)
    );
\INFERRED_GEN.data_reg[3][41]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^o2\,
      CLK => m_axi_aclk,
      D => '0',
      Q => \^out\(37)
    );
\INFERRED_GEN.data_reg[3][42]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^o2\,
      CLK => m_axi_aclk,
      D => '0',
      Q => \^out\(38)
    );
\INFERRED_GEN.data_reg[3][43]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^o2\,
      CLK => m_axi_aclk,
      D => '0',
      Q => \^out\(39)
    );
\INFERRED_GEN.data_reg[3][44]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^o2\,
      CLK => m_axi_aclk,
      D => '0',
      Q => \^out\(40)
    );
\INFERRED_GEN.data_reg[3][45]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^o2\,
      CLK => m_axi_aclk,
      D => '1',
      Q => \^out\(41)
    );
\INFERRED_GEN.data_reg[3][46]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^o2\,
      CLK => m_axi_aclk,
      D => '0',
      Q => \^out\(42)
    );
\INFERRED_GEN.data_reg[3][47]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^o2\,
      CLK => m_axi_aclk,
      D => \in\(36),
      Q => \^out\(43)
    );
\INFERRED_GEN.data_reg[3][48]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^o2\,
      CLK => m_axi_aclk,
      D => '0',
      Q => \^out\(44)
    );
\INFERRED_GEN.data_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^o2\,
      CLK => m_axi_aclk,
      D => \in\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[3][4]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => sig_inhibit_rdy_n,
      I1 => sig_mstr2addr_cmd_valid,
      I2 => I1,
      O => \^o2\
    );
\INFERRED_GEN.data_reg[3][50]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^o2\,
      CLK => m_axi_aclk,
      D => \in\(37),
      Q => \^out\(45)
    );
\INFERRED_GEN.data_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^o2\,
      CLK => m_axi_aclk,
      D => \in\(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^o2\,
      CLK => m_axi_aclk,
      D => \in\(2),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^o2\,
      CLK => m_axi_aclk,
      D => \in\(3),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^o2\,
      CLK => m_axi_aclk,
      D => \in\(4),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^o2\,
      CLK => m_axi_aclk,
      D => \in\(5),
      Q => \^out\(5)
    );
\sig_addr_valid_reg_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^out\(45),
      O => O1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_cdma_0_dynshreg_f__parameterized2\ is
  port (
    O2 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    I1 : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    I5 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0_dynshreg_f__parameterized2\ : entity is "dynshreg_f";
end \axi_cdma_0_dynshreg_f__parameterized2\;

architecture STRUCTURE of \axi_cdma_0_dynshreg_f__parameterized2\ is
  signal \^o1\ : STD_LOGIC;
  signal \n_0_sig_last_dbeat_i_5__0\ : STD_LOGIC;
  signal sig_fifo_next_len : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_wr_fifo : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[0]_i_1__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[1]_i_1__0\ : label is "soft_lutpair44";
begin
  O1 <= \^o1\;
\INFERRED_GEN.data_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I5(0),
      A1 => I5(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(0),
      Q => \out\(0)
    );
\INFERRED_GEN.data_reg[3][0]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => sig_mstr2data_cmd_valid,
      I1 => I4,
      I2 => I10,
      O => sig_wr_fifo
    );
\INFERRED_GEN.data_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I5(0),
      A1 => I5(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => '0',
      Q => sig_fifo_next_len(4)
    );
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I5(0),
      A1 => I5(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => '0',
      Q => sig_fifo_next_len(5)
    );
\INFERRED_GEN.data_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I5(0),
      A1 => I5(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => '0',
      Q => sig_fifo_next_len(6)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I5(0),
      A1 => I5(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => '0',
      Q => sig_fifo_next_len(7)
    );
\INFERRED_GEN.data_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I5(0),
      A1 => I5(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(8),
      Q => \out\(4)
    );
\INFERRED_GEN.data_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I5(0),
      A1 => I5(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(9),
      Q => \out\(5)
    );
\INFERRED_GEN.data_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I5(0),
      A1 => I5(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(10),
      Q => \out\(6)
    );
\INFERRED_GEN.data_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I5(0),
      A1 => I5(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(11),
      Q => \out\(7)
    );
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I5(0),
      A1 => I5(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(12),
      Q => \out\(8)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I5(0),
      A1 => I5(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(13),
      Q => \out\(9)
    );
\INFERRED_GEN.data_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I5(0),
      A1 => I5(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(1),
      Q => \out\(1)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I5(0),
      A1 => I5(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(14),
      Q => \out\(10)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I5(0),
      A1 => I5(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(15),
      Q => \out\(11)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I5(0),
      A1 => I5(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(16),
      Q => \out\(12)
    );
\INFERRED_GEN.data_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I5(0),
      A1 => I5(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(17),
      Q => \out\(13)
    );
\INFERRED_GEN.data_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I5(0),
      A1 => I5(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(18),
      Q => \out\(14)
    );
\INFERRED_GEN.data_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I5(0),
      A1 => I5(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(19),
      Q => \out\(15)
    );
\INFERRED_GEN.data_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I5(0),
      A1 => I5(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(2),
      Q => \out\(2)
    );
\INFERRED_GEN.data_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I5(0),
      A1 => I5(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(3),
      Q => \out\(3)
    );
\INFERRED_GEN.data_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I5(0),
      A1 => I5(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(4),
      Q => sig_fifo_next_len(0)
    );
\INFERRED_GEN.data_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I5(0),
      A1 => I5(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(5),
      Q => sig_fifo_next_len(1)
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I5(0),
      A1 => I5(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(6),
      Q => sig_fifo_next_len(2)
    );
\INFERRED_GEN.data_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I5(0),
      A1 => I5(1),
      A2 => '0',
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(7),
      Q => sig_fifo_next_len(3)
    );
\sig_dbeat_cntr[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
    port map (
      I0 => sig_fifo_next_len(0),
      I1 => p_0_in(0),
      I2 => Q(0),
      O => D(0)
    );
\sig_dbeat_cntr[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
    port map (
      I0 => sig_fifo_next_len(1),
      I1 => p_0_in(0),
      I2 => Q(0),
      I3 => Q(1),
      O => D(1)
    );
\sig_dbeat_cntr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B88B"
    )
    port map (
      I0 => sig_fifo_next_len(2),
      I1 => p_0_in(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      O => D(2)
    );
\sig_dbeat_cntr[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B88B"
    )
    port map (
      I0 => sig_fifo_next_len(3),
      I1 => p_0_in(0),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => D(3)
    );
\sig_dbeat_cntr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
    port map (
      I0 => sig_fifo_next_len(4),
      I1 => p_0_in(0),
      I2 => Q(4),
      I3 => Q(3),
      I4 => I12,
      O => D(4)
    );
\sig_dbeat_cntr[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B88BB8B8B8B8"
    )
    port map (
      I0 => sig_fifo_next_len(5),
      I1 => p_0_in(0),
      I2 => Q(5),
      I3 => Q(3),
      I4 => Q(4),
      I5 => I12,
      O => D(5)
    );
\sig_dbeat_cntr[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
    port map (
      I0 => sig_fifo_next_len(6),
      I1 => p_0_in(0),
      I2 => Q(6),
      I3 => I11,
      O => D(6)
    );
\sig_dbeat_cntr[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
    port map (
      I0 => sig_fifo_next_len(7),
      I1 => p_0_in(0),
      I2 => Q(7),
      I3 => Q(6),
      I4 => I11,
      O => D(7)
    );
\sig_last_dbeat_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"35003F0035003000"
    )
    port map (
      I0 => I1,
      I1 => \^o1\,
      I2 => p_0_in(0),
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => I2,
      I5 => I3,
      O => O2
    );
\sig_last_dbeat_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => sig_fifo_next_len(4),
      I1 => sig_fifo_next_len(7),
      I2 => \n_0_sig_last_dbeat_i_5__0\,
      O => \^o1\
    );
\sig_last_dbeat_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => sig_fifo_next_len(1),
      I1 => sig_fifo_next_len(3),
      I2 => sig_fifo_next_len(6),
      I3 => sig_fifo_next_len(2),
      I4 => sig_fifo_next_len(5),
      I5 => sig_fifo_next_len(0),
      O => \n_0_sig_last_dbeat_i_5__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_cdma_0_dynshreg_f__parameterized3\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_wr_fifo : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    addr : in STD_LOGIC_VECTOR ( 0 to 2 );
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0_dynshreg_f__parameterized3\ : entity is "dynshreg_f";
end \axi_cdma_0_dynshreg_f__parameterized3\;

architecture STRUCTURE of \axi_cdma_0_dynshreg_f__parameterized3\ is
  signal sig_wresp_sfifo_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_i_1__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_i_1__0\ : label is "soft_lutpair109";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][0]_srl6\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[5][0]_srl6\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][0]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][1]_srl6\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][1]_srl6\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][1]_srl6 ";
begin
\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5444"
    )
    port map (
      I0 => \out\(0),
      I1 => I3(0),
      I2 => sig_wresp_sfifo_out(1),
      I3 => sig_wresp_sfifo_out(0),
      O => O1
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4544"
    )
    port map (
      I0 => \out\(0),
      I1 => I3(1),
      I2 => sig_wresp_sfifo_out(0),
      I3 => sig_wresp_sfifo_out(1),
      O => O2
    );
\INFERRED_GEN.data_reg[5][0]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => addr(2),
      A1 => addr(1),
      A2 => addr(0),
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => m_axi_bresp(0),
      Q => sig_wresp_sfifo_out(0)
    );
\INFERRED_GEN.data_reg[5][1]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => addr(2),
      A1 => addr(1),
      A2 => addr(0),
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => m_axi_bresp(1),
      Q => sig_wresp_sfifo_out(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_cdma_0_dynshreg_f__parameterized4\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_4_out : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 0 to 6 );
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0_dynshreg_f__parameterized4\ : entity is "dynshreg_f";
end \axi_cdma_0_dynshreg_f__parameterized4\;

architecture STRUCTURE of \axi_cdma_0_dynshreg_f__parameterized4\ is
  signal \^o1\ : STD_LOGIC;
  signal \n_0_sig_wdc_statcnt[3]_i_3\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_2__0\ : label is "soft_lutpair106";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][0]_srl6\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[5][0]_srl6\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][0]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][1]_srl6\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][1]_srl6\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][1]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][2]_srl6\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][2]_srl6\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][2]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][3]_srl6\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][3]_srl6\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][3]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][4]_srl6\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][4]_srl6\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][4]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][5]_srl6\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][5]_srl6\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][5]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][6]_srl6\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][6]_srl6\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][6]_srl6 ";
begin
  O1 <= \^o1\;
  \out\(6 downto 0) <= \^out\(6 downto 0);
\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => I6(0),
      I1 => \^out\(2),
      I2 => \^out\(1),
      O => p_4_out
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^out\(0),
      O => O5
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EF00"
    )
    port map (
      I0 => \^out\(1),
      I1 => \^out\(2),
      I2 => Q(0),
      I3 => sig_coelsc_reg_empty,
      I4 => O2(3),
      O => \^o1\
    );
\INFERRED_GEN.cnt_i[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555A9AAAAAA5655"
    )
    port map (
      I0 => sig_wr_fifo,
      I1 => \^out\(1),
      I2 => \^out\(2),
      I3 => Q(0),
      I4 => I5,
      I5 => O2(0),
      O => O3(0)
    );
\INFERRED_GEN.cnt_i[2]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^out\(1),
      I1 => \^out\(2),
      O => O4
    );
\INFERRED_GEN.data_reg[5][0]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => O2(0),
      A1 => O2(1),
      A2 => O2(2),
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(6),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[5][1]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => O2(0),
      A1 => O2(1),
      A2 => O2(2),
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(5),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[5][2]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => O2(0),
      A1 => O2(1),
      A2 => O2(2),
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(4),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[5][3]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => O2(0),
      A1 => O2(1),
      A2 => O2(2),
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(3),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[5][4]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => O2(0),
      A1 => O2(1),
      A2 => O2(2),
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(2),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[5][5]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => O2(0),
      A1 => O2(1),
      A2 => O2(2),
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(1),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[5][6]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => O2(0),
      A1 => O2(1),
      A2 => O2(2),
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_aclk,
      D => \in\(0),
      Q => \^out\(6)
    );
\sig_wdc_statcnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0FF0F0F02D"
    )
    port map (
      I0 => sig_wr_fifo,
      I1 => \^o1\,
      I2 => I1(2),
      I3 => I1(0),
      I4 => I1(1),
      I5 => I3,
      O => D(0)
    );
\sig_wdc_statcnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBABBBBAAAAAAAA"
    )
    port map (
      I0 => \n_0_sig_wdc_statcnt[3]_i_3\,
      I1 => sig_wr_fifo,
      I2 => I1(3),
      I3 => I1(2),
      I4 => I4,
      I5 => \^o1\,
      O => E(0)
    );
\sig_wdc_statcnt[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF02FFFF"
    )
    port map (
      I0 => Q(0),
      I1 => \^out\(2),
      I2 => \^out\(1),
      I3 => O2(3),
      I4 => sig_coelsc_reg_empty,
      I5 => I2,
      O => \n_0_sig_wdc_statcnt[3]_i_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_cdma_0_dynshreg_f__parameterized5\ is
  port (
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    O1 : out STD_LOGIC;
    I2 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    O4 : in STD_LOGIC;
    O5 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    p_1_out : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    I7 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0_dynshreg_f__parameterized5\ : entity is "dynshreg_f";
end \axi_cdma_0_dynshreg_f__parameterized5\;

architecture STRUCTURE of \axi_cdma_0_dynshreg_f__parameterized5\ is
  signal \^o1\ : STD_LOGIC;
  signal \n_0_sig_last_dbeat_i_3__1\ : STD_LOGIC;
  signal n_0_sig_last_dbeat_i_6 : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 13 downto 7 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 ";
begin
  O1 <= \^o1\;
  \out\(16 downto 0) <= \^out\(16 downto 0);
\INFERRED_GEN.data_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I7(0),
      A1 => I7(1),
      A2 => '0',
      A3 => '0',
      CE => \^o1\,
      CLK => m_axi_aclk,
      D => \in\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[3][0]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => p_1_out,
      I1 => I9,
      I2 => I6,
      O => \^o1\
    );
\INFERRED_GEN.data_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I7(0),
      A1 => I7(1),
      A2 => '0',
      A3 => '0',
      CE => \^o1\,
      CLK => m_axi_aclk,
      D => '0',
      Q => p_0_out(10)
    );
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I7(0),
      A1 => I7(1),
      A2 => '0',
      A3 => '0',
      CE => \^o1\,
      CLK => m_axi_aclk,
      D => '0',
      Q => p_0_out(11)
    );
\INFERRED_GEN.data_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I7(0),
      A1 => I7(1),
      A2 => '0',
      A3 => '0',
      CE => \^o1\,
      CLK => m_axi_aclk,
      D => '0',
      Q => p_0_out(12)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I7(0),
      A1 => I7(1),
      A2 => '0',
      A3 => '0',
      CE => \^o1\,
      CLK => m_axi_aclk,
      D => '0',
      Q => p_0_out(13)
    );
\INFERRED_GEN.data_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I7(0),
      A1 => I7(1),
      A2 => '0',
      A3 => '0',
      CE => \^o1\,
      CLK => m_axi_aclk,
      D => \in\(8),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I7(0),
      A1 => I7(1),
      A2 => '0',
      A3 => '0',
      CE => \^o1\,
      CLK => m_axi_aclk,
      D => \in\(9),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I7(0),
      A1 => I7(1),
      A2 => '0',
      A3 => '0',
      CE => \^o1\,
      CLK => m_axi_aclk,
      D => \in\(10),
      Q => \^out\(7)
    );
\INFERRED_GEN.data_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I7(0),
      A1 => I7(1),
      A2 => '0',
      A3 => '0',
      CE => \^o1\,
      CLK => m_axi_aclk,
      D => \in\(11),
      Q => \^out\(8)
    );
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I7(0),
      A1 => I7(1),
      A2 => '0',
      A3 => '0',
      CE => \^o1\,
      CLK => m_axi_aclk,
      D => \in\(12),
      Q => \^out\(9)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I7(0),
      A1 => I7(1),
      A2 => '0',
      A3 => '0',
      CE => \^o1\,
      CLK => m_axi_aclk,
      D => \in\(13),
      Q => \^out\(10)
    );
\INFERRED_GEN.data_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I7(0),
      A1 => I7(1),
      A2 => '0',
      A3 => '0',
      CE => \^o1\,
      CLK => m_axi_aclk,
      D => \in\(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I7(0),
      A1 => I7(1),
      A2 => '0',
      A3 => '0',
      CE => \^o1\,
      CLK => m_axi_aclk,
      D => \in\(14),
      Q => \^out\(11)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I7(0),
      A1 => I7(1),
      A2 => '0',
      A3 => '0',
      CE => \^o1\,
      CLK => m_axi_aclk,
      D => \in\(15),
      Q => \^out\(12)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I7(0),
      A1 => I7(1),
      A2 => '0',
      A3 => '0',
      CE => \^o1\,
      CLK => m_axi_aclk,
      D => \in\(16),
      Q => \^out\(13)
    );
\INFERRED_GEN.data_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I7(0),
      A1 => I7(1),
      A2 => '0',
      A3 => '0',
      CE => \^o1\,
      CLK => m_axi_aclk,
      D => \in\(17),
      Q => \^out\(14)
    );
\INFERRED_GEN.data_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I7(0),
      A1 => I7(1),
      A2 => '0',
      A3 => '0',
      CE => \^o1\,
      CLK => m_axi_aclk,
      D => \in\(18),
      Q => \^out\(15)
    );
\INFERRED_GEN.data_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I7(0),
      A1 => I7(1),
      A2 => '0',
      A3 => '0',
      CE => \^o1\,
      CLK => m_axi_aclk,
      D => \in\(19),
      Q => \^out\(16)
    );
\INFERRED_GEN.data_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I7(0),
      A1 => I7(1),
      A2 => '0',
      A3 => '0',
      CE => \^o1\,
      CLK => m_axi_aclk,
      D => \in\(2),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I7(0),
      A1 => I7(1),
      A2 => '0',
      A3 => '0',
      CE => \^o1\,
      CLK => m_axi_aclk,
      D => \in\(3),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I7(0),
      A1 => I7(1),
      A2 => '0',
      A3 => '0',
      CE => \^o1\,
      CLK => m_axi_aclk,
      D => \in\(4),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I7(0),
      A1 => I7(1),
      A2 => '0',
      A3 => '0',
      CE => \^o1\,
      CLK => m_axi_aclk,
      D => \in\(5),
      Q => p_0_out(7)
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I7(0),
      A1 => I7(1),
      A2 => '0',
      A3 => '0',
      CE => \^o1\,
      CLK => m_axi_aclk,
      D => \in\(6),
      Q => p_0_out(8)
    );
\INFERRED_GEN.data_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => I7(0),
      A1 => I7(1),
      A2 => '0',
      A3 => '0',
      CE => \^o1\,
      CLK => m_axi_aclk,
      D => \in\(7),
      Q => p_0_out(9)
    );
\sig_dbeat_cntr[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
    port map (
      I0 => p_0_out(7),
      I1 => p_0_in(0),
      I2 => Q(0),
      I3 => Q(1),
      O => D(0)
    );
\sig_dbeat_cntr[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8888B"
    )
    port map (
      I0 => p_0_out(8),
      I1 => p_0_in(0),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(2),
      O => D(1)
    );
\sig_dbeat_cntr[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B88B"
    )
    port map (
      I0 => p_0_out(9),
      I1 => p_0_in(0),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => D(2)
    );
\sig_dbeat_cntr[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB88888888B"
    )
    port map (
      I0 => p_0_out(10),
      I1 => p_0_in(0),
      I2 => I17,
      I3 => Q(3),
      I4 => Q(2),
      I5 => Q(4),
      O => D(3)
    );
\sig_dbeat_cntr[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
    port map (
      I0 => p_0_out(11),
      I1 => p_0_in(0),
      I2 => Q(5),
      I3 => I16,
      O => D(4)
    );
\sig_dbeat_cntr[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
    port map (
      I0 => p_0_out(12),
      I1 => p_0_in(0),
      I2 => I15,
      I3 => Q(6),
      O => D(5)
    );
\sig_dbeat_cntr[7]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B88B"
    )
    port map (
      I0 => p_0_out(13),
      I1 => p_0_in(0),
      I2 => Q(7),
      I3 => I15,
      I4 => Q(6),
      O => D(6)
    );
\sig_first_dbeat_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C00000AACAAACA"
    )
    port map (
      I0 => I5,
      I1 => \n_0_sig_last_dbeat_i_3__1\,
      I2 => O4,
      I3 => O5,
      I4 => I2,
      I5 => I3,
      O => O3
    );
\sig_last_dbeat_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A220AFF0A220A00"
    )
    port map (
      I0 => I2,
      I1 => I1,
      I2 => \n_0_sig_last_dbeat_i_3__1\,
      I3 => p_0_in(0),
      I4 => I3,
      I5 => I4,
      O => O2
    );
\sig_last_dbeat_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => p_0_out(11),
      I1 => p_0_out(12),
      I2 => n_0_sig_last_dbeat_i_6,
      O => \n_0_sig_last_dbeat_i_3__1\
    );
sig_last_dbeat_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => p_0_out(9),
      I1 => p_0_out(10),
      I2 => p_0_out(13),
      I3 => \^out\(4),
      I4 => p_0_out(8),
      I5 => p_0_out(7),
      O => n_0_sig_last_dbeat_i_6
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_cdma_0_axi_cdma_reg_module is
  port (
    sig_reg2cntlr_sg_mode : out STD_LOGIC;
    sig_reg2rst_soft_reset : out STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    O1 : out STD_LOGIC;
    cdma_introut : out STD_LOGIC;
    sig_reg2sg_irqthresh_wren : out STD_LOGIC;
    sig_reg2sg_tailpntr_updated : out STD_LOGIC;
    sg_updt_error : out STD_LOGIC;
    sg_ftch_error : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O17 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O18 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    p_11_out : out STD_LOGIC;
    cyclic_enable : out STD_LOGIC;
    O19 : out STD_LOGIC_VECTOR ( 59 downto 0 );
    O20 : out STD_LOGIC_VECTOR ( 59 downto 0 );
    O21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_4_out : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O24 : out STD_LOGIC;
    in0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O26 : out STD_LOGIC;
    data_concat : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_pulse_trigger : out STD_LOGIC;
    sig_pulse_trigger_0 : out STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O27 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_rst2reg_reset : in STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    sig_rst2lite_bside_reset : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    sg_ftch_error0 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sgcntlr2reg_new_curdesc_wren : in STD_LOGIC;
    m_axis_ftch1_tdata_new : in STD_LOGIC_VECTOR ( 5 downto 0 );
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_shtdwn_sm_set_cmplt : in STD_LOGIC;
    sig_sgcntl2reg_idle_clr : in STD_LOGIC;
    ch1_ftch_active : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 59 downto 0 );
    I8 : in STD_LOGIC_VECTOR ( 59 downto 0 );
    I9 : in STD_LOGIC;
    sig_rst2sgcntlr_reset : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch1_delay_cnt_en : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_rst2sg_resetn : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC_VECTOR ( 22 downto 0 );
    sig_to_edge_detect_reg : in STD_LOGIC;
    I16 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_to_edge_detect_reg_1 : in STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    I23 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    cdma_tvect_out : in STD_LOGIC_VECTOR ( 4 downto 0 );
    I25 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 25 downto 0 );
    I26 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0_axi_cdma_reg_module : entity is "axi_cdma_reg_module";
end axi_cdma_0_axi_cdma_reg_module;

architecture STRUCTURE of axi_cdma_0_axi_cdma_reg_module is
  signal \^o10\ : STD_LOGIC;
  signal \^o11\ : STD_LOGIC;
  signal \^o12\ : STD_LOGIC;
  signal \^o13\ : STD_LOGIC;
  signal \^o14\ : STD_LOGIC;
  signal \^o15\ : STD_LOGIC;
  signal \^o16\ : STD_LOGIC;
  signal \^o17\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^o18\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^o9\ : STD_LOGIC;
  signal n_10_I_AXI_LITE : STD_LOGIC;
  signal n_11_I_AXI_LITE : STD_LOGIC;
  signal n_12_I_AXI_LITE : STD_LOGIC;
  signal n_13_I_AXI_LITE : STD_LOGIC;
  signal n_14_I_AXI_LITE : STD_LOGIC;
  signal n_154_I_REGISTER_BLOCK : STD_LOGIC;
  signal n_159_I_REGISTER_BLOCK : STD_LOGIC;
  signal n_15_I_AXI_LITE : STD_LOGIC;
  signal n_16_I_AXI_LITE : STD_LOGIC;
  signal n_17_I_AXI_LITE : STD_LOGIC;
  signal n_18_I_AXI_LITE : STD_LOGIC;
  signal n_199_I_REGISTER_BLOCK : STD_LOGIC;
  signal n_19_I_AXI_LITE : STD_LOGIC;
  signal n_200_I_REGISTER_BLOCK : STD_LOGIC;
  signal n_201_I_REGISTER_BLOCK : STD_LOGIC;
  signal n_202_I_REGISTER_BLOCK : STD_LOGIC;
  signal n_203_I_REGISTER_BLOCK : STD_LOGIC;
  signal n_204_I_REGISTER_BLOCK : STD_LOGIC;
  signal n_205_I_REGISTER_BLOCK : STD_LOGIC;
  signal n_206_I_REGISTER_BLOCK : STD_LOGIC;
  signal n_207_I_REGISTER_BLOCK : STD_LOGIC;
  signal n_208_I_REGISTER_BLOCK : STD_LOGIC;
  signal n_209_I_REGISTER_BLOCK : STD_LOGIC;
  signal n_210_I_REGISTER_BLOCK : STD_LOGIC;
  signal n_211_I_REGISTER_BLOCK : STD_LOGIC;
  signal n_212_I_REGISTER_BLOCK : STD_LOGIC;
  signal n_213_I_REGISTER_BLOCK : STD_LOGIC;
  signal n_214_I_REGISTER_BLOCK : STD_LOGIC;
  signal n_215_I_REGISTER_BLOCK : STD_LOGIC;
  signal n_216_I_REGISTER_BLOCK : STD_LOGIC;
  signal n_217_I_REGISTER_BLOCK : STD_LOGIC;
  signal n_218_I_REGISTER_BLOCK : STD_LOGIC;
  signal n_219_I_REGISTER_BLOCK : STD_LOGIC;
  signal n_21_I_AXI_LITE : STD_LOGIC;
  signal n_220_I_REGISTER_BLOCK : STD_LOGIC;
  signal n_221_I_REGISTER_BLOCK : STD_LOGIC;
  signal n_222_I_REGISTER_BLOCK : STD_LOGIC;
  signal n_223_I_REGISTER_BLOCK : STD_LOGIC;
  signal n_224_I_REGISTER_BLOCK : STD_LOGIC;
  signal n_225_I_REGISTER_BLOCK : STD_LOGIC;
  signal n_226_I_REGISTER_BLOCK : STD_LOGIC;
  signal n_227_I_REGISTER_BLOCK : STD_LOGIC;
  signal n_228_I_REGISTER_BLOCK : STD_LOGIC;
  signal n_229_I_REGISTER_BLOCK : STD_LOGIC;
  signal n_230_I_REGISTER_BLOCK : STD_LOGIC;
  signal n_231_I_REGISTER_BLOCK : STD_LOGIC;
  signal n_235_I_REGISTER_BLOCK : STD_LOGIC;
  signal n_236_I_REGISTER_BLOCK : STD_LOGIC;
  signal n_237_I_REGISTER_BLOCK : STD_LOGIC;
  signal n_238_I_REGISTER_BLOCK : STD_LOGIC;
  signal n_239_I_REGISTER_BLOCK : STD_LOGIC;
  signal n_23_I_REGISTER_BLOCK : STD_LOGIC;
  signal n_240_I_REGISTER_BLOCK : STD_LOGIC;
  signal n_241_I_REGISTER_BLOCK : STD_LOGIC;
  signal n_242_I_REGISTER_BLOCK : STD_LOGIC;
  signal n_243_I_REGISTER_BLOCK : STD_LOGIC;
  signal n_244_I_REGISTER_BLOCK : STD_LOGIC;
  signal n_245_I_REGISTER_BLOCK : STD_LOGIC;
  signal n_246_I_REGISTER_BLOCK : STD_LOGIC;
  signal n_247_I_REGISTER_BLOCK : STD_LOGIC;
  signal n_248_I_REGISTER_BLOCK : STD_LOGIC;
  signal n_249_I_REGISTER_BLOCK : STD_LOGIC;
  signal n_24_I_REGISTER_BLOCK : STD_LOGIC;
  signal n_250_I_REGISTER_BLOCK : STD_LOGIC;
  signal n_251_I_REGISTER_BLOCK : STD_LOGIC;
  signal n_25_I_REGISTER_BLOCK : STD_LOGIC;
  signal n_26_I_REGISTER_BLOCK : STD_LOGIC;
  signal n_27_I_REGISTER_BLOCK : STD_LOGIC;
  signal n_28_I_REGISTER_BLOCK : STD_LOGIC;
  signal n_29_I_REGISTER_BLOCK : STD_LOGIC;
  signal n_30_I_REGISTER_BLOCK : STD_LOGIC;
  signal n_31_I_REGISTER_BLOCK : STD_LOGIC;
  signal n_4_I_AXI_LITE : STD_LOGIC;
  signal n_5_I_AXI_LITE : STD_LOGIC;
  signal n_9_I_AXI_LITE : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal sig_axi2ip_wrce : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^sig_reg2rst_soft_reset\ : STD_LOGIC;
  signal sig_reg2sg_taildesc : STD_LOGIC_VECTOR ( 15 to 15 );
begin
  O10 <= \^o10\;
  O11 <= \^o11\;
  O12 <= \^o12\;
  O13 <= \^o13\;
  O14 <= \^o14\;
  O15 <= \^o15\;
  O16 <= \^o16\;
  O17(31 downto 0) <= \^o17\(31 downto 0);
  O18(8 downto 0) <= \^o18\(8 downto 0);
  O9 <= \^o9\;
  sig_reg2rst_soft_reset <= \^sig_reg2rst_soft_reset\;
I_AXI_LITE: entity work.axi_cdma_0_axi_cdma_lite_if
    port map (
      E(0) => n_18_I_AXI_LITE,
      I1 => n_154_I_REGISTER_BLOCK,
      I10 => n_25_I_REGISTER_BLOCK,
      I11 => n_248_I_REGISTER_BLOCK,
      I12 => n_26_I_REGISTER_BLOCK,
      I13 => n_251_I_REGISTER_BLOCK,
      I14 => n_27_I_REGISTER_BLOCK,
      I15 => n_159_I_REGISTER_BLOCK,
      I16 => n_28_I_REGISTER_BLOCK,
      I17 => n_199_I_REGISTER_BLOCK,
      I18 => n_29_I_REGISTER_BLOCK,
      I19 => n_250_I_REGISTER_BLOCK,
      I2 => n_238_I_REGISTER_BLOCK,
      I20 => n_30_I_REGISTER_BLOCK,
      I21 => n_249_I_REGISTER_BLOCK,
      I22 => n_31_I_REGISTER_BLOCK,
      I23 => n_247_I_REGISTER_BLOCK,
      I24 => n_201_I_REGISTER_BLOCK,
      I25 => n_245_I_REGISTER_BLOCK,
      I26 => n_202_I_REGISTER_BLOCK,
      I27 => n_203_I_REGISTER_BLOCK,
      I28 => n_204_I_REGISTER_BLOCK,
      I29 => n_244_I_REGISTER_BLOCK,
      I3 => n_225_I_REGISTER_BLOCK,
      I30 => n_205_I_REGISTER_BLOCK,
      I31 => n_206_I_REGISTER_BLOCK,
      I32 => n_207_I_REGISTER_BLOCK,
      I33 => n_208_I_REGISTER_BLOCK,
      I34 => n_209_I_REGISTER_BLOCK,
      I35 => n_243_I_REGISTER_BLOCK,
      I36 => n_210_I_REGISTER_BLOCK,
      I37 => n_242_I_REGISTER_BLOCK,
      I38 => n_212_I_REGISTER_BLOCK,
      I39 => n_213_I_REGISTER_BLOCK,
      I4 => n_218_I_REGISTER_BLOCK,
      I40 => n_214_I_REGISTER_BLOCK,
      I41 => n_215_I_REGISTER_BLOCK,
      I42 => n_216_I_REGISTER_BLOCK,
      I43 => n_217_I_REGISTER_BLOCK,
      I44 => n_220_I_REGISTER_BLOCK,
      I45 => n_219_I_REGISTER_BLOCK,
      I46 => n_222_I_REGISTER_BLOCK,
      I47 => n_221_I_REGISTER_BLOCK,
      I48 => n_224_I_REGISTER_BLOCK,
      I49 => n_223_I_REGISTER_BLOCK,
      I5 => n_211_I_REGISTER_BLOCK,
      I50 => n_226_I_REGISTER_BLOCK,
      I51 => n_241_I_REGISTER_BLOCK,
      I52 => n_227_I_REGISTER_BLOCK,
      I53 => n_240_I_REGISTER_BLOCK,
      I54 => n_228_I_REGISTER_BLOCK,
      I55 => n_239_I_REGISTER_BLOCK,
      I56 => n_230_I_REGISTER_BLOCK,
      I57 => n_229_I_REGISTER_BLOCK,
      I58 => n_235_I_REGISTER_BLOCK,
      I59 => n_231_I_REGISTER_BLOCK,
      I6 => n_23_I_REGISTER_BLOCK,
      I60 => n_237_I_REGISTER_BLOCK,
      I61 => n_236_I_REGISTER_BLOCK,
      I62 => \^sig_reg2rst_soft_reset\,
      I63(0) => I16(0),
      I64 => \^o16\,
      I65 => \^o15\,
      I66 => \^o14\,
      I67 => \^o13\,
      I68 => \^o12\,
      I69 => \^o9\,
      I7 => n_246_I_REGISTER_BLOCK,
      I70 => \^o10\,
      I71 => \^o11\,
      I72 => I17,
      I73 => I18,
      I74 => I19,
      I75 => I20,
      I76 => I21,
      I77 => I22,
      I78 => I23,
      I79(0) => I26(0),
      I8 => n_24_I_REGISTER_BLOCK,
      I9 => n_200_I_REGISTER_BLOCK,
      O1 => O1,
      O10 => n_13_I_AXI_LITE,
      O11 => n_14_I_AXI_LITE,
      O12 => n_15_I_AXI_LITE,
      O13 => n_16_I_AXI_LITE,
      O14 => n_17_I_AXI_LITE,
      O15(0) => n_19_I_AXI_LITE,
      O16 => n_21_I_AXI_LITE,
      O17(3) => \^o17\(15),
      O17(2) => \^o17\(11),
      O17(1) => \^o17\(7),
      O17(0) => \^o17\(0),
      O18(2) => \^o18\(8),
      O18(1) => \^o18\(4),
      O18(0) => \^o18\(0),
      O2 => O7,
      O3 => O8,
      O4 => n_4_I_AXI_LITE,
      O5 => n_5_I_AXI_LITE,
      O6 => n_9_I_AXI_LITE,
      O7 => n_10_I_AXI_LITE,
      O8 => n_11_I_AXI_LITE,
      O9 => n_12_I_AXI_LITE,
      Q(0) => sig_reg2sg_taildesc(15),
      p_0_in1_in => p_0_in1_in,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(3 downto 0) => s_axi_lite_araddr(3 downto 0),
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_wdata(8 downto 1) => s_axi_lite_wdata(23 downto 16),
      s_axi_lite_wdata(0) => s_axi_lite_wdata(2),
      s_axi_lite_wready => s_axi_lite_wready,
      s_axi_lite_wvalid => s_axi_lite_wvalid,
      sig_axi2ip_wrce(2) => sig_axi2ip_wrce(10),
      sig_axi2ip_wrce(1) => sig_axi2ip_wrce(2),
      sig_axi2ip_wrce(0) => sig_axi2ip_wrce(0),
      sig_rst2lite_bside_reset => sig_rst2lite_bside_reset,
      sig_rst2reg_reset => sig_rst2reg_reset
    );
I_REGISTER_BLOCK: entity work.axi_cdma_0_axi_cdma_register
    port map (
      CO(0) => CO(0),
      D(25 downto 0) => D(25 downto 0),
      E(0) => E(0),
      I1 => n_9_I_AXI_LITE,
      I10 => n_13_I_AXI_LITE,
      I11 => n_14_I_AXI_LITE,
      I12 => n_15_I_AXI_LITE,
      I13 => n_16_I_AXI_LITE,
      I14 => n_17_I_AXI_LITE,
      I15 => n_5_I_AXI_LITE,
      I16 => n_4_I_AXI_LITE,
      I17 => I6,
      I18(7 downto 0) => I7(7 downto 0),
      I19(59 downto 0) => I8(59 downto 0),
      I2 => I1,
      I20 => I9,
      I21 => I10,
      I22 => I11,
      I23 => I12,
      I24(7 downto 0) => I13(7 downto 0),
      I25 => I14,
      I26(22 downto 0) => I15(22 downto 0),
      I27 => I24,
      I28 => I25,
      I29 => n_21_I_AXI_LITE,
      I3 => I2,
      I30(0) => n_19_I_AXI_LITE,
      I31(0) => n_18_I_AXI_LITE,
      I4 => I3,
      I5 => I4,
      I6 => I5,
      I7 => n_10_I_AXI_LITE,
      I8 => n_11_I_AXI_LITE,
      I9 => n_12_I_AXI_LITE,
      O1 => sig_reg2cntlr_sg_mode,
      O10 => \^o16\,
      O11 => \^o15\,
      O12 => \^o14\,
      O13 => \^o13\,
      O14 => \^o12\,
      O15 => \^o9\,
      O16 => \^o10\,
      O17 => \^o11\,
      O18 => n_23_I_REGISTER_BLOCK,
      O19 => n_24_I_REGISTER_BLOCK,
      O2 => \^sig_reg2rst_soft_reset\,
      O20 => n_25_I_REGISTER_BLOCK,
      O21 => n_26_I_REGISTER_BLOCK,
      O22 => n_27_I_REGISTER_BLOCK,
      O23 => n_28_I_REGISTER_BLOCK,
      O24 => n_29_I_REGISTER_BLOCK,
      O25 => n_30_I_REGISTER_BLOCK,
      O26 => n_31_I_REGISTER_BLOCK,
      O27(59 downto 0) => O19(59 downto 0),
      O28(59 downto 0) => O20(59 downto 0),
      O29 => n_154_I_REGISTER_BLOCK,
      O3 => sg_updt_error,
      O30(0) => O21(0),
      O31 => O22,
      O32(0) => O23(0),
      O33 => n_159_I_REGISTER_BLOCK,
      O34(6) => sig_reg2sg_taildesc(15),
      O34(5 downto 0) => \^o18\(8 downto 3),
      O35(31 downto 0) => \^o17\(31 downto 0),
      O36 => n_199_I_REGISTER_BLOCK,
      O37 => n_200_I_REGISTER_BLOCK,
      O38 => n_201_I_REGISTER_BLOCK,
      O39 => n_202_I_REGISTER_BLOCK,
      O4 => sg_ftch_error,
      O40 => n_203_I_REGISTER_BLOCK,
      O41 => n_204_I_REGISTER_BLOCK,
      O42 => n_205_I_REGISTER_BLOCK,
      O43 => n_206_I_REGISTER_BLOCK,
      O44 => n_207_I_REGISTER_BLOCK,
      O45 => n_208_I_REGISTER_BLOCK,
      O46 => n_209_I_REGISTER_BLOCK,
      O47 => n_210_I_REGISTER_BLOCK,
      O48 => n_211_I_REGISTER_BLOCK,
      O49 => n_212_I_REGISTER_BLOCK,
      O5 => O2,
      O50 => n_213_I_REGISTER_BLOCK,
      O51 => n_214_I_REGISTER_BLOCK,
      O52 => n_215_I_REGISTER_BLOCK,
      O53 => n_216_I_REGISTER_BLOCK,
      O54 => n_217_I_REGISTER_BLOCK,
      O55 => n_218_I_REGISTER_BLOCK,
      O56 => n_219_I_REGISTER_BLOCK,
      O57 => n_220_I_REGISTER_BLOCK,
      O58 => n_221_I_REGISTER_BLOCK,
      O59 => n_222_I_REGISTER_BLOCK,
      O6 => O3,
      O60 => n_223_I_REGISTER_BLOCK,
      O61 => n_224_I_REGISTER_BLOCK,
      O62 => n_225_I_REGISTER_BLOCK,
      O63 => n_226_I_REGISTER_BLOCK,
      O64 => n_227_I_REGISTER_BLOCK,
      O65 => n_228_I_REGISTER_BLOCK,
      O66 => n_229_I_REGISTER_BLOCK,
      O67 => n_230_I_REGISTER_BLOCK,
      O68 => n_231_I_REGISTER_BLOCK,
      O69(2 downto 0) => \^o18\(2 downto 0),
      O7 => O4,
      O70 => n_235_I_REGISTER_BLOCK,
      O71 => n_236_I_REGISTER_BLOCK,
      O72 => n_237_I_REGISTER_BLOCK,
      O73 => n_238_I_REGISTER_BLOCK,
      O74 => n_239_I_REGISTER_BLOCK,
      O75 => n_240_I_REGISTER_BLOCK,
      O76 => n_241_I_REGISTER_BLOCK,
      O77 => n_242_I_REGISTER_BLOCK,
      O78 => n_243_I_REGISTER_BLOCK,
      O79 => n_244_I_REGISTER_BLOCK,
      O8 => O5,
      O80 => n_245_I_REGISTER_BLOCK,
      O81 => n_246_I_REGISTER_BLOCK,
      O82 => n_247_I_REGISTER_BLOCK,
      O83 => n_248_I_REGISTER_BLOCK,
      O84 => n_249_I_REGISTER_BLOCK,
      O85 => n_250_I_REGISTER_BLOCK,
      O86 => n_251_I_REGISTER_BLOCK,
      O87 => O24,
      O88(0) => O25(0),
      O89 => O26,
      O9 => O6,
      O90(0) => O27(0),
      Q(2 downto 0) => Q(2 downto 0),
      S(0) => S(0),
      SR(0) => SR(0),
      cdma_introut => cdma_introut,
      cdma_tvect_out(4 downto 0) => cdma_tvect_out(4 downto 0),
      ch1_delay_cnt_en => ch1_delay_cnt_en,
      ch1_ftch_active => ch1_ftch_active,
      cyclic_enable => cyclic_enable,
      data_concat(0) => data_concat(0),
      in0(0) => in0(0),
      m_axi_aclk => m_axi_aclk,
      m_axi_sg_rdata(0) => m_axi_sg_rdata(0),
      m_axis_ftch1_tdata_new(5 downto 0) => m_axis_ftch1_tdata_new(5 downto 0),
      \out\(59 downto 0) => \out\(59 downto 0),
      p_0_in1_in => p_0_in1_in,
      p_11_out => p_11_out,
      p_4_out => p_4_out,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      sg_ftch_error0 => sg_ftch_error0,
      sig_axi2ip_wrce(2) => sig_axi2ip_wrce(10),
      sig_axi2ip_wrce(1) => sig_axi2ip_wrce(2),
      sig_axi2ip_wrce(0) => sig_axi2ip_wrce(0),
      sig_pulse_trigger => sig_pulse_trigger,
      sig_pulse_trigger_0 => sig_pulse_trigger_0,
      sig_reg2sg_irqthresh_wren => sig_reg2sg_irqthresh_wren,
      sig_reg2sg_tailpntr_updated => sig_reg2sg_tailpntr_updated,
      sig_rst2reg_reset => sig_rst2reg_reset,
      sig_rst2sg_resetn => sig_rst2sg_resetn,
      sig_rst2sgcntlr_reset => sig_rst2sgcntlr_reset,
      sig_sgcntl2reg_idle_clr => sig_sgcntl2reg_idle_clr,
      sig_sgcntlr2reg_new_curdesc_wren => sig_sgcntlr2reg_new_curdesc_wren,
      sig_shtdwn_sm_set_cmplt => sig_shtdwn_sm_set_cmplt,
      sig_to_edge_detect_reg => sig_to_edge_detect_reg,
      sig_to_edge_detect_reg_1 => sig_to_edge_detect_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_cdma_0_axi_cdma_reset is
  port (
    sig_rst2lite_bside_reset : out STD_LOGIC;
    sig_rst2reg_reset : out STD_LOGIC;
    sig_rst2cntlr_reset : out STD_LOGIC;
    sig_rst2sgcntlr_reset : out STD_LOGIC;
    sig_rst2sg_resetn : out STD_LOGIC;
    sig_to_edge_detect_reg : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    I26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_rst2dm_resetn : out STD_LOGIC;
    sig_halt_request0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sm_state0 : out STD_LOGIC;
    sig_rst2s2mm_halt : out STD_LOGIC;
    sig_mm2s_status_reg0 : out STD_LOGIC;
    O8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_reg2rst_soft_reset : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    sig_pulse_trigger : in STD_LOGIC;
    I1 : in STD_LOGIC;
    s_axi_lite_aresetn : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I2 : in STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    sig_reg2cntlr_sg_mode : in STD_LOGIC;
    I3 : in STD_LOGIC;
    ptr_queue_full : in STD_LOGIC;
    sig_sgcntl2sg_updptr_tlast : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    m_axi_sg_rlast : in STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0_axi_cdma_reset : entity is "axi_cdma_reset";
end axi_cdma_0_axi_cdma_reset;

architecture STRUCTURE of axi_cdma_0_axi_cdma_reset is
  signal \n_0_GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_1\ : STD_LOGIC;
  signal \n_0_GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_2\ : STD_LOGIC;
  signal \n_0_GEN_AXI_LITE_SYNC2AXI.sig_local_hw_reset_reg_i_1\ : STD_LOGIC;
  signal n_0_I_SOFT_RST_PULSEGEN : STD_LOGIC;
  signal n_0_sig_axi_por2rst_out_i_2 : STD_LOGIC;
  signal n_1_I_SOFT_RST_POS_EDGE_DTCT : STD_LOGIC;
  signal n_2_I_SOFT_RST_PULSEGEN : STD_LOGIC;
  signal n_3_I_SOFT_RST_PULSEGEN : STD_LOGIC;
  signal sig_axi_por2rst : STD_LOGIC;
  signal sig_axi_por2rst_out : STD_LOGIC;
  signal sig_axi_por_reg1 : STD_LOGIC;
  signal sig_axi_por_reg2 : STD_LOGIC;
  signal sig_axi_por_reg3 : STD_LOGIC;
  signal sig_axi_por_reg4 : STD_LOGIC;
  signal sig_axi_por_reg5 : STD_LOGIC;
  signal sig_axi_por_reg6 : STD_LOGIC;
  signal sig_axi_por_reg7 : STD_LOGIC;
  signal sig_axi_por_reg8 : STD_LOGIC;
  signal sig_axilite_por_reg1 : STD_LOGIC;
  signal sig_axilite_por_reg2 : STD_LOGIC;
  signal sig_axilite_por_reg3 : STD_LOGIC;
  signal sig_axilite_por_reg4 : STD_LOGIC;
  signal sig_axilite_por_reg5 : STD_LOGIC;
  signal sig_axilite_por_reg6 : STD_LOGIC;
  signal sig_axilite_por_reg7 : STD_LOGIC;
  signal sig_axilite_por_reg8 : STD_LOGIC;
  signal sig_composite_cntlr_reset : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_composite_cntlr_reset : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_composite_cntlr_reset : signal is "no";
  signal sig_composite_reg_reset : STD_LOGIC;
  attribute RTL_KEEP of sig_composite_reg_reset : signal is "true";
  attribute equivalent_register_removal of sig_composite_reg_reset : signal is "no";
  signal sig_composite_sg_reset_n : STD_LOGIC;
  attribute RTL_KEEP of sig_composite_sg_reset_n : signal is "true";
  attribute equivalent_register_removal of sig_composite_sg_reset_n : signal is "no";
  signal sig_composite_sgcntlr_reset : STD_LOGIC;
  attribute RTL_KEEP of sig_composite_sgcntlr_reset : signal is "true";
  attribute equivalent_register_removal of sig_composite_sgcntlr_reset : signal is "no";
  signal sig_dm_soft_reset_n : STD_LOGIC;
  signal sig_halt_cmplt : STD_LOGIC;
  signal sig_lite_bside_hw_reset_reg : STD_LOGIC;
  attribute RTL_KEEP of sig_lite_bside_hw_reset_reg : signal is "true";
  attribute equivalent_register_removal of sig_lite_bside_hw_reset_reg : signal is "no";
  signal sig_lite_cside_hw_reset_reg : STD_LOGIC;
  attribute RTL_KEEP of sig_lite_cside_hw_reset_reg : signal is "true";
  attribute equivalent_register_removal of sig_lite_cside_hw_reset_reg : signal is "no";
  signal sig_local_hw_reset_reg : STD_LOGIC;
  signal \^sig_rst2s2mm_halt\ : STD_LOGIC;
  signal sig_soft_reset : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \GEN_AXI_LITE_SYNC2AXI.sig_composite_cntlr_reset_reg\ : label is "yes";
  attribute equivalent_register_removal of \GEN_AXI_LITE_SYNC2AXI.sig_composite_cntlr_reset_reg\ : label is "no";
  attribute KEEP of \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\ : label is "yes";
  attribute equivalent_register_removal of \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\ : label is "no";
  attribute KEEP of \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg\ : label is "yes";
  attribute equivalent_register_removal of \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg\ : label is "no";
  attribute KEEP of \GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg\ : label is "yes";
  attribute equivalent_register_removal of \GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg\ : label is "no";
  attribute KEEP of \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg\ : label is "yes";
  attribute equivalent_register_removal of \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg\ : label is "no";
  attribute KEEP of \GEN_AXI_LITE_SYNC2AXI.sig_lite_cside_hw_reset_reg_reg\ : label is "yes";
  attribute equivalent_register_removal of \GEN_AXI_LITE_SYNC2AXI.sig_lite_cside_hw_reset_reg_reg\ : label is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_AXI_LITE_SYNC2AXI.sig_local_hw_reset_reg_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of sig_cmd_stat_rst_user_reg_n_cdc_from_i_1 : label is "soft_lutpair196";
begin
  sig_rst2cntlr_reset <= sig_composite_cntlr_reset;
  sig_rst2lite_bside_reset <= sig_lite_bside_hw_reset_reg;
  sig_rst2reg_reset <= sig_composite_reg_reset;
  sig_rst2s2mm_halt <= \^sig_rst2s2mm_halt\;
  sig_rst2sg_resetn <= sig_composite_sg_reset_n;
  sig_rst2sgcntlr_reset <= sig_composite_sgcntlr_reset;
\GEN_AXI_LITE_SYNC2AXI.sig_composite_cntlr_reset_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_3_I_SOFT_RST_PULSEGEN,
      Q => sig_composite_cntlr_reset,
      R => '0'
    );
\GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_3_I_SOFT_RST_PULSEGEN,
      Q => sig_composite_reg_reset,
      R => '0'
    );
\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_I_SOFT_RST_PULSEGEN,
      Q => sig_composite_sg_reset_n,
      R => '0'
    );
\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_3_I_SOFT_RST_PULSEGEN,
      Q => sig_composite_sgcntlr_reset,
      R => '0'
    );
\GEN_AXI_LITE_SYNC2AXI.sig_dm_soft_reset_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_2_I_SOFT_RST_PULSEGEN,
      Q => sig_dm_soft_reset_n,
      R => '0'
    );
\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => sig_axilite_por_reg8,
      I1 => sig_axilite_por_reg7,
      I2 => sig_axilite_por_reg6,
      I3 => \n_0_GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_2\,
      O => \n_0_GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_1\
    );
\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      I0 => sig_axilite_por_reg4,
      I1 => sig_axilite_por_reg5,
      I2 => sig_axilite_por_reg1,
      I3 => s_axi_lite_aresetn,
      I4 => sig_axilite_por_reg3,
      I5 => sig_axilite_por_reg2,
      O => \n_0_GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_2\
    );
\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \n_0_GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_1\,
      Q => sig_lite_bside_hw_reset_reg,
      R => '0'
    );
\GEN_AXI_LITE_SYNC2AXI.sig_lite_cside_hw_reset_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \n_0_GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_1\,
      Q => sig_lite_cside_hw_reset_reg,
      R => '0'
    );
\GEN_AXI_LITE_SYNC2AXI.sig_local_hw_reset_reg_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => s_axi_lite_aresetn,
      O => \n_0_GEN_AXI_LITE_SYNC2AXI.sig_local_hw_reset_reg_i_1\
    );
\GEN_AXI_LITE_SYNC2AXI.sig_local_hw_reset_reg_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_GEN_AXI_LITE_SYNC2AXI.sig_local_hw_reset_reg_i_1\,
      Q => sig_local_hw_reset_reg,
      S => sig_axi_por2rst_out
    );
\GEN_CH1_UPDATE.ch1_dma_decerr_set_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sig_composite_sg_reset_n,
      O => O9(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => sig_lite_bside_hw_reset_reg,
      I1 => I2,
      I2 => s_axi_lite_rready,
      O => I26(0)
    );
\GEN_SYNC_WRITE.axi2ip_wrce[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => sig_lite_bside_hw_reset_reg,
      I1 => s_axi_lite_awaddr(0),
      I2 => s_axi_lite_awaddr(1),
      I3 => s_axi_lite_awaddr(3),
      I4 => s_axi_lite_awaddr(2),
      O => O3
    );
\GEN_SYNC_WRITE.axi2ip_wrce[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
    port map (
      I0 => s_axi_lite_awaddr(1),
      I1 => sig_lite_bside_hw_reset_reg,
      I2 => s_axi_lite_awaddr(0),
      I3 => s_axi_lite_awaddr(3),
      I4 => s_axi_lite_awaddr(2),
      O => O2
    );
\GEN_SYNC_WRITE.axi2ip_wrce[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
    port map (
      I0 => s_axi_lite_awaddr(3),
      I1 => s_axi_lite_awaddr(2),
      I2 => sig_lite_bside_hw_reset_reg,
      I3 => s_axi_lite_awaddr(0),
      I4 => s_axi_lite_awaddr(1),
      O => O7
    );
\GEN_SYNC_WRITE.axi2ip_wrce[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => s_axi_lite_awaddr(1),
      I1 => sig_lite_bside_hw_reset_reg,
      I2 => s_axi_lite_awaddr(0),
      I3 => s_axi_lite_awaddr(3),
      I4 => s_axi_lite_awaddr(2),
      O => O5
    );
\GEN_SYNC_WRITE.axi2ip_wrce[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
    port map (
      I0 => sig_lite_bside_hw_reset_reg,
      I1 => s_axi_lite_awaddr(0),
      I2 => s_axi_lite_awaddr(1),
      I3 => s_axi_lite_awaddr(2),
      I4 => s_axi_lite_awaddr(3),
      O => O4
    );
\GEN_SYNC_WRITE.axi2ip_wrce[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
    port map (
      I0 => s_axi_lite_awaddr(1),
      I1 => sig_lite_bside_hw_reset_reg,
      I2 => s_axi_lite_awaddr(0),
      I3 => s_axi_lite_awaddr(2),
      I4 => s_axi_lite_awaddr(3),
      O => O6
    );
\GEN_SYNC_WRITE.axi2ip_wrce[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => s_axi_lite_awaddr(3),
      I1 => s_axi_lite_awaddr(2),
      I2 => sig_lite_bside_hw_reset_reg,
      I3 => s_axi_lite_awaddr(0),
      I4 => s_axi_lite_awaddr(1),
      O => O1
    );
\I_SG_FETCH_QUEUE/counter[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF8F"
    )
    port map (
      I0 => m_axi_sg_rlast,
      I1 => m_axi_sg_rvalid,
      I2 => sig_composite_sg_reset_n,
      I3 => in0(0),
      O => O12
    );
\I_SG_FETCH_QUEUE/counter[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B3"
    )
    port map (
      I0 => m_axi_sg_rlast,
      I1 => sig_composite_sg_reset_n,
      I2 => m_axi_sg_rvalid,
      O => O11
    );
I_SOFT_RST_CLR_PULSE: entity work.\axi_cdma_0_axi_cdma_pulse_gen__parameterized0\
    port map (
      O1(0) => Q(0),
      Q(0) => sig_soft_reset,
      m_axi_aclk => m_axi_aclk,
      sig_local_hw_reset_reg => sig_local_hw_reset_reg
    );
I_SOFT_RST_POS_EDGE_DTCT: entity work.\axi_cdma_0_axi_cdma_pulse_gen__parameterized1_7\
    port map (
      O1 => n_1_I_SOFT_RST_POS_EDGE_DTCT,
      Q(0) => sig_soft_reset,
      m_axi_aclk => m_axi_aclk,
      sig_local_hw_reset_reg => sig_local_hw_reset_reg,
      sig_pulse_trigger => sig_pulse_trigger,
      sig_reg2rst_soft_reset => sig_reg2rst_soft_reset,
      sig_rst2s2mm_halt => \^sig_rst2s2mm_halt\,
      sig_to_edge_detect_reg => sig_to_edge_detect_reg
    );
I_SOFT_RST_PULSEGEN: entity work.axi_cdma_0_axi_cdma_pulse_gen
    port map (
      O1 => n_0_I_SOFT_RST_PULSEGEN,
      O2 => n_2_I_SOFT_RST_PULSEGEN,
      O3 => n_3_I_SOFT_RST_PULSEGEN,
      Q(0) => sig_soft_reset,
      m_axi_aclk => m_axi_aclk,
      s_axi_lite_aresetn => s_axi_lite_aresetn,
      sig_axi_por2rst_out => sig_axi_por2rst_out,
      sig_halt_cmplt => sig_halt_cmplt,
      sig_halt_request0 => sig_halt_request0,
      sig_local_hw_reset_reg => sig_local_hw_reset_reg
    );
\counter[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => m_axi_sg_rvalid,
      I1 => sig_composite_sg_reset_n,
      O => O10
    );
\curdesc_lsb_i[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_composite_reg_reset,
      I1 => sig_reg2cntlr_sg_mode,
      O => SR(0)
    );
sig_axi_por2rst_out_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
    port map (
      I0 => sig_axi_por_reg3,
      I1 => n_0_sig_axi_por2rst_out_i_2,
      I2 => sig_axi_por_reg2,
      O => sig_axi_por2rst
    );
sig_axi_por2rst_out_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      I0 => sig_axi_por_reg5,
      I1 => sig_axi_por_reg4,
      I2 => sig_axi_por_reg7,
      I3 => sig_axi_por_reg6,
      I4 => sig_axi_por_reg1,
      I5 => sig_axi_por_reg8,
      O => n_0_sig_axi_por2rst_out_i_2
    );
sig_axi_por2rst_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_axi_por2rst,
      Q => sig_axi_por2rst_out,
      R => '0'
    );
sig_axi_por_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => '1',
      Q => sig_axi_por_reg1,
      R => '0'
    );
sig_axi_por_reg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_axi_por_reg1,
      Q => sig_axi_por_reg2,
      R => '0'
    );
sig_axi_por_reg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_axi_por_reg2,
      Q => sig_axi_por_reg3,
      R => '0'
    );
sig_axi_por_reg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_axi_por_reg3,
      Q => sig_axi_por_reg4,
      R => '0'
    );
sig_axi_por_reg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_axi_por_reg4,
      Q => sig_axi_por_reg5,
      R => '0'
    );
sig_axi_por_reg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_axi_por_reg5,
      Q => sig_axi_por_reg6,
      R => '0'
    );
sig_axi_por_reg7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_axi_por_reg6,
      Q => sig_axi_por_reg7,
      R => '0'
    );
sig_axi_por_reg8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_axi_por_reg7,
      Q => sig_axi_por_reg8,
      R => '0'
    );
sig_axilite_por_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '1',
      Q => sig_axilite_por_reg1,
      R => '0'
    );
sig_axilite_por_reg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_axilite_por_reg1,
      Q => sig_axilite_por_reg2,
      R => '0'
    );
sig_axilite_por_reg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_axilite_por_reg2,
      Q => sig_axilite_por_reg3,
      R => '0'
    );
sig_axilite_por_reg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_axilite_por_reg3,
      Q => sig_axilite_por_reg4,
      R => '0'
    );
sig_axilite_por_reg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_axilite_por_reg4,
      Q => sig_axilite_por_reg5,
      R => '0'
    );
sig_axilite_por_reg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_axilite_por_reg5,
      Q => sig_axilite_por_reg6,
      R => '0'
    );
sig_axilite_por_reg7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_axilite_por_reg6,
      Q => sig_axilite_por_reg7,
      R => '0'
    );
sig_axilite_por_reg8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_axilite_por_reg7,
      Q => sig_axilite_por_reg8,
      R => '0'
    );
sig_cmd_stat_rst_user_reg_n_cdc_from_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => s_axi_lite_aresetn,
      I1 => sig_dm_soft_reset_n,
      O => sig_rst2dm_resetn
    );
\sig_fetch_update_reg[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => sig_composite_sgcntlr_reset,
      I1 => ptr_queue_full,
      I2 => sig_sgcntl2sg_updptr_tlast,
      O => O8(0)
    );
sig_halt_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => I1,
      Q => sig_halt_cmplt,
      R => '0'
    );
sig_halt_request_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_1_I_SOFT_RST_POS_EDGE_DTCT,
      Q => \^sig_rst2s2mm_halt\,
      R => '0'
    );
\sig_mm2s_status_reg[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_composite_cntlr_reset,
      I1 => I3,
      O => sig_mm2s_status_reg0
    );
sig_sm_set_ioc_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_composite_cntlr_reset,
      I1 => \^sig_rst2s2mm_halt\,
      O => sig_sm_state0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_cdma_0_axi_cdma_sg_cntlr is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    cdma_tvect_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_sgcntlr2reg_new_curdesc_wren : out STD_LOGIC;
    sig_sgcntl2mm2s_cmd_tvalid : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 59 downto 0 );
    sig_sgcntl2s2mm_cmd_tvalid : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 59 downto 0 );
    sig_to_edge_detect_reg : out STD_LOGIC;
    sig_to_edge_detect_reg_0 : out STD_LOGIC;
    sig_sgcntl2reg_idle_clr : out STD_LOGIC;
    sig_shtdwn_sm_set_cmplt : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_fetch_update_empty : out STD_LOGIC;
    sig_sgcntl2s2mm_halt : out STD_LOGIC;
    sig_sgcntl2sg_updsts_tvalid : out STD_LOGIC;
    O5 : out STD_LOGIC;
    sig_sgcntl2sg_ftch_tready : out STD_LOGIC;
    O6 : out STD_LOGIC;
    sig_sgcntl2sg_updptr_tlast : out STD_LOGIC;
    O7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sgcntl2rst_halt_cmplt : out STD_LOGIC;
    O8 : out STD_LOGIC;
    sig_sgcntlr2sg_desc_flush : out STD_LOGIC;
    O9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O10 : out STD_LOGIC;
    I5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 27 downto 0 );
    O14 : out STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axis_ftch1_tdata_new : in STD_LOGIC_VECTOR ( 114 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    O25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_rst2sgcntlr_reset : in STD_LOGIC;
    sig_sg2sgcntlr_updt_idle : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_pulse_trigger : in STD_LOGIC;
    sig_reg2sg_tailpntr_updated : in STD_LOGIC;
    sig_pulse_trigger_1 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sts_queue_full : in STD_LOGIC;
    sig_do_shutdown : in STD_LOGIC;
    sig_reg2cntlr_sg_mode : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cntl2mm2s_sts_tready : in STD_LOGIC;
    sig_dm_mm2s_sts_tvalid : in STD_LOGIC;
    ptr_queue_full : in STD_LOGIC;
    sig_sg2sgcntlr_ftch_idle : in STD_LOGIC;
    sig_dm_s2mm_halt_cmplt : in STD_LOGIC;
    sig_dm_mm2s_halt_cmplt : in STD_LOGIC;
    I4 : in STD_LOGIC;
    sig_rst2sg_resetn : in STD_LOGIC;
    sig_cntl2s2mm_sts_tready : in STD_LOGIC;
    sig_dm_s2mm_sts_tvalid : in STD_LOGIC;
    ch1_delay_cnt_en : in STD_LOGIC;
    I6 : in STD_LOGIC;
    sig_rst2s2mm_halt : in STD_LOGIC;
    sig_rst2all_stop_request : in STD_LOGIC;
    I8 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I9 : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0_axi_cdma_sg_cntlr : entity is "axi_cdma_sg_cntlr";
end axi_cdma_0_axi_cdma_sg_cntlr;

architecture STRUCTURE of axi_cdma_0_axi_cdma_sg_cntlr is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o14\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \^o4\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^cdma_tvect_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axis_ftch1_tdata_new\ : STD_LOGIC_VECTOR ( 114 downto 87 );
  signal \n_0_sig_cmd_tag_cntr[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_cmd_tag_cntr[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_cmd_tag_cntr[2]_i_1\ : STD_LOGIC;
  signal \n_0_sig_cmd_tag_cntr[3]_i_1\ : STD_LOGIC;
  signal n_0_sig_dm_status_empty_i_1 : STD_LOGIC;
  signal n_0_sig_dm_status_full_i_2 : STD_LOGIC;
  signal \n_0_sig_dm_status_reg[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_dm_status_reg[10]_i_1\ : STD_LOGIC;
  signal \n_0_sig_dm_status_reg[11]_i_1\ : STD_LOGIC;
  signal \n_0_sig_dm_status_reg[12]_i_1\ : STD_LOGIC;
  signal \n_0_sig_dm_status_reg[13]_i_1\ : STD_LOGIC;
  signal \n_0_sig_dm_status_reg[14]_i_1\ : STD_LOGIC;
  signal \n_0_sig_dm_status_reg[15]_i_1\ : STD_LOGIC;
  signal \n_0_sig_dm_status_reg[16]_i_1\ : STD_LOGIC;
  signal \n_0_sig_dm_status_reg[17]_i_1\ : STD_LOGIC;
  signal \n_0_sig_dm_status_reg[18]_i_1\ : STD_LOGIC;
  signal \n_0_sig_dm_status_reg[19]_i_1\ : STD_LOGIC;
  signal \n_0_sig_dm_status_reg[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_dm_status_reg[20]_i_1\ : STD_LOGIC;
  signal \n_0_sig_dm_status_reg[21]_i_1\ : STD_LOGIC;
  signal \n_0_sig_dm_status_reg[22]_i_1\ : STD_LOGIC;
  signal \n_0_sig_dm_status_reg[23]_i_1\ : STD_LOGIC;
  signal \n_0_sig_dm_status_reg[24]_i_1\ : STD_LOGIC;
  signal \n_0_sig_dm_status_reg[25]_i_1\ : STD_LOGIC;
  signal \n_0_sig_dm_status_reg[26]_i_1\ : STD_LOGIC;
  signal \n_0_sig_dm_status_reg[27]_i_1\ : STD_LOGIC;
  signal \n_0_sig_dm_status_reg[28]_i_1\ : STD_LOGIC;
  signal \n_0_sig_dm_status_reg[28]_i_2\ : STD_LOGIC;
  signal \n_0_sig_dm_status_reg[28]_i_3\ : STD_LOGIC;
  signal \n_0_sig_dm_status_reg[29]_i_1\ : STD_LOGIC;
  signal \n_0_sig_dm_status_reg[2]_i_1\ : STD_LOGIC;
  signal \n_0_sig_dm_status_reg[30]_i_1\ : STD_LOGIC;
  signal \n_0_sig_dm_status_reg[31]_i_1\ : STD_LOGIC;
  signal \n_0_sig_dm_status_reg[32]_i_1\ : STD_LOGIC;
  signal \n_0_sig_dm_status_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_sig_dm_status_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_sig_dm_status_reg[5]_i_1\ : STD_LOGIC;
  signal \n_0_sig_dm_status_reg[6]_i_1\ : STD_LOGIC;
  signal \n_0_sig_dm_status_reg[7]_i_1\ : STD_LOGIC;
  signal \n_0_sig_dm_status_reg[8]_i_1\ : STD_LOGIC;
  signal \n_0_sig_dm_status_reg[9]_i_1\ : STD_LOGIC;
  signal n_0_sig_fetch_update_empty_i_2 : STD_LOGIC;
  signal n_0_sig_fetch_update_full_i_1 : STD_LOGIC;
  signal n_0_sig_flush_sg_i_1 : STD_LOGIC;
  signal \n_0_sig_ftch_limit_cntr[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_ftch_limit_cntr[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_ftch_limit_cntr[2]_i_1\ : STD_LOGIC;
  signal \n_0_sig_ftch_limit_cntr[3]_i_1\ : STD_LOGIC;
  signal \n_0_sig_ftch_limit_cntr[3]_i_2\ : STD_LOGIC;
  signal \n_0_sig_ftch_limit_cntr[3]_i_3\ : STD_LOGIC;
  signal n_0_sig_ftch_sm_set_getdesc_i_2 : STD_LOGIC;
  signal \n_0_sig_ftch_sm_state[1]_i_2\ : STD_LOGIC;
  signal \n_0_sig_ftch_updt_cntr[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_ftch_updt_cntr[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_ftch_updt_cntr[2]_i_1\ : STD_LOGIC;
  signal \n_0_sig_ftch_updt_cntr[3]_i_1\ : STD_LOGIC;
  signal \n_0_sig_ftch_updt_cntr[4]_i_1\ : STD_LOGIC;
  signal \n_0_sig_ftch_updt_cntr[4]_i_2\ : STD_LOGIC;
  signal n_0_sig_halt_cmplt_reg_i_1 : STD_LOGIC;
  signal n_0_sig_halt_dm_i_1 : STD_LOGIC;
  signal n_0_sig_halt_status_i_1 : STD_LOGIC;
  signal n_0_sig_idle_set_inferred_i_3 : STD_LOGIC;
  signal \n_0_sig_mm2s_status_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_sig_mm2s_status_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_sig_mm2s_status_reg_reg[2]\ : STD_LOGIC;
  signal \n_0_sig_mm2s_status_reg_reg[3]\ : STD_LOGIC;
  signal \n_0_sig_s2mm_status_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_sig_s2mm_status_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_sig_s2mm_status_reg_reg[2]\ : STD_LOGIC;
  signal \n_0_sig_s2mm_status_reg_reg[3]\ : STD_LOGIC;
  signal \n_0_sig_shtdwn_sm_state[0]_i_3\ : STD_LOGIC;
  signal \n_0_sig_shtdwn_sm_state[0]_i_4\ : STD_LOGIC;
  signal \n_0_sig_shtdwn_sm_state[0]_i_5\ : STD_LOGIC;
  signal \n_0_sig_shtdwn_sm_state[1]_i_2\ : STD_LOGIC;
  signal \n_0_sig_shtdwn_sm_state_reg[0]_i_2\ : STD_LOGIC;
  signal \n_0_sig_sts_sm_state[0]_i_2\ : STD_LOGIC;
  signal \n_0_sig_updt_filter_cntr[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_updt_filter_cntr[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_updt_filter_cntr[2]_i_1\ : STD_LOGIC;
  signal \n_0_sig_updt_filter_cntr[3]_i_1\ : STD_LOGIC;
  signal \p_2_in__0\ : STD_LOGIC;
  signal sig_dm_status_empty : STD_LOGIC;
  signal sig_dm_status_reg1 : STD_LOGIC;
  signal \^sig_fetch_update_empty\ : STD_LOGIC;
  signal sig_fetch_update_full0 : STD_LOGIC;
  signal \sig_ftch_limit_cntr_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_ftch_sm_set_getdesc_ns : STD_LOGIC;
  signal sig_ftch_sm_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_ftch_sm_state_ns : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \sig_ftch_updt_cntr_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sig_halt_status : STD_LOGIC;
  signal sig_idle_set : STD_LOGIC;
  attribute MARK_DEBUG : boolean;
  attribute MARK_DEBUG of sig_idle_set : signal is std.standard.true;
  signal sig_ld_dm_status_reg : STD_LOGIC;
  signal sig_ld_fetch_update_reg : STD_LOGIC;
  signal sig_mm2s_cmd : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal sig_mm2s_cmd_valid : STD_LOGIC;
  attribute MARK_DEBUG of sig_mm2s_cmd_valid : signal is std.standard.true;
  signal sig_mm2s_decerr : STD_LOGIC;
  attribute MARK_DEBUG of sig_mm2s_decerr : signal is std.standard.true;
  signal sig_mm2s_interr : STD_LOGIC;
  attribute MARK_DEBUG of sig_mm2s_interr : signal is std.standard.true;
  signal sig_mm2s_slverr : STD_LOGIC;
  attribute MARK_DEBUG of sig_mm2s_slverr : signal is std.standard.true;
  signal sig_mm2s_status_reg0 : STD_LOGIC;
  signal sig_pop_dm_status_reg : STD_LOGIC;
  signal sig_s2mm_cmd : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal sig_s2mm_cmd_valid : STD_LOGIC;
  attribute MARK_DEBUG of sig_s2mm_cmd_valid : signal is std.standard.true;
  signal sig_s2mm_decerr : STD_LOGIC;
  attribute MARK_DEBUG of sig_s2mm_decerr : signal is std.standard.true;
  signal sig_s2mm_interr : STD_LOGIC;
  attribute MARK_DEBUG of sig_s2mm_interr : signal is std.standard.true;
  signal sig_s2mm_slverr : STD_LOGIC;
  attribute MARK_DEBUG of sig_s2mm_slverr : signal is std.standard.true;
  signal sig_sg_run : STD_LOGIC;
  attribute MARK_DEBUG of sig_sg_run : signal is std.standard.true;
  signal \^sig_sgcntl2rst_halt_cmplt\ : STD_LOGIC;
  signal \^sig_sgcntl2s2mm_halt\ : STD_LOGIC;
  signal \^sig_sgcntl2sg_updptr_tlast\ : STD_LOGIC;
  signal \^sig_sgcntl2sg_updsts_tvalid\ : STD_LOGIC;
  signal \^sig_sgcntlr2sg_desc_flush\ : STD_LOGIC;
  signal \^sig_shtdwn_sm_set_cmplt\ : STD_LOGIC;
  signal sig_shtdwn_sm_set_cmplt_ns : STD_LOGIC;
  signal sig_shtdwn_sm_set_sts_halt_ns : STD_LOGIC;
  signal sig_shtdwn_sm_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_shtdwn_sm_state_ns : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_shtdwn_sm_state_ns1 : STD_LOGIC;
  signal sig_sts_sm_pop_mm2s_sts_ns : STD_LOGIC;
  signal sig_sts_sm_pop_s2mm_sts_ns : STD_LOGIC;
  signal sig_sts_sm_push_updt : STD_LOGIC;
  signal sig_sts_sm_push_updt_ns : STD_LOGIC;
  signal sig_sts_sm_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_sts_sm_state_ns : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_update_idle_rising : STD_LOGIC;
  signal sig_updt_filter_cntr : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \GEN_QUEUE.FTCH_QUEUE_I_i_31\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \sig_cmd_tag_cntr[0]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \sig_cmd_tag_cntr[1]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of sig_dm_status_full_i_2 : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \sig_dm_status_reg[27]_i_2\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \sig_dm_status_reg[28]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \sig_dm_status_reg[31]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \sig_ftch_limit_cntr[0]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \sig_ftch_limit_cntr[1]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \sig_ftch_limit_cntr[3]_i_3\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of sig_ftch_sm_set_getdesc_i_1 : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \sig_ftch_sm_state[0]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \sig_ftch_sm_state[1]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \sig_ftch_sm_state[1]_i_2\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \sig_ftch_updt_cntr[0]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \sig_ftch_updt_cntr[1]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of sig_idle_set_inferred_i_3 : label is "soft_lutpair203";
  attribute KEEP : string;
  attribute KEEP of sig_sg_run_reg : label is "yes";
  attribute mark_debug_string : string;
  attribute mark_debug_string of sig_sg_run_reg : label is "true";
  attribute SOFT_HLUTNM of sig_shtdwn_sm_set_cmplt_i_1 : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \sig_shtdwn_sm_state[3]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \sig_updt_filter_cntr[2]_i_2\ : label is "soft_lutpair201";
begin
  E(0) <= \^e\(0);
  O1 <= sig_sg_run;
  O14(32 downto 0) <= \^o14\(32 downto 0);
  O2 <= sig_sg_run;
  O3(59 downto 24) <= sig_s2mm_cmd(67 downto 32);
  O3(23 downto 0) <= sig_s2mm_cmd(23 downto 0);
  O4(0) <= \^o4\(0);
  \^m_axis_ftch1_tdata_new\(114 downto 87) <= m_axis_ftch1_tdata_new(114 downto 87);
  cdma_tvect_out(1) <= sig_idle_set;
  cdma_tvect_out(0) <= \^cdma_tvect_out\(0);
  \out\(59 downto 24) <= sig_mm2s_cmd(67 downto 32);
  \out\(23 downto 0) <= sig_mm2s_cmd(23 downto 0);
  sig_fetch_update_empty <= \^sig_fetch_update_empty\;
  sig_mm2s_cmd(63 downto 32) <= m_axis_ftch1_tdata_new(31 downto 0);
  sig_mm2s_cmd(23) <= in0(0);
  sig_s2mm_cmd(63 downto 32) <= m_axis_ftch1_tdata_new(63 downto 32);
  sig_s2mm_cmd(23) <= O25(0);
  sig_s2mm_cmd(22 downto 0) <= m_axis_ftch1_tdata_new(86 downto 64);
  sig_sgcntl2mm2s_cmd_tvalid <= sig_mm2s_cmd_valid;
  sig_sgcntl2rst_halt_cmplt <= \^sig_sgcntl2rst_halt_cmplt\;
  sig_sgcntl2s2mm_cmd_tvalid <= sig_s2mm_cmd_valid;
  sig_sgcntl2s2mm_halt <= \^sig_sgcntl2s2mm_halt\;
  sig_sgcntl2sg_updptr_tlast <= \^sig_sgcntl2sg_updptr_tlast\;
  sig_sgcntl2sg_updsts_tvalid <= \^sig_sgcntl2sg_updsts_tvalid\;
  sig_sgcntlr2reg_new_curdesc_wren <= sig_s2mm_cmd_valid;
  sig_sgcntlr2sg_desc_flush <= \^sig_sgcntlr2sg_desc_flush\;
  sig_shtdwn_sm_set_cmplt <= \^sig_shtdwn_sm_set_cmplt\;
\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => \^sig_sgcntl2s2mm_halt\,
      I1 => sig_reg2cntlr_sg_mode,
      I2 => sig_rst2s2mm_halt,
      I3 => sig_rst2all_stop_request,
      O => O12
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
    port map (
      I0 => \^sig_sgcntlr2sg_desc_flush\,
      I1 => sig_sg_run,
      I2 => sig_rst2sg_resetn,
      O => O8
    );
\GEN_QUEUE.FTCH_QUEUE_I_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
    port map (
      I0 => \^sig_sgcntl2s2mm_halt\,
      I1 => sig_ftch_sm_state(1),
      I2 => sig_ftch_sm_state(0),
      I3 => n_0_sig_ftch_sm_set_getdesc_i_2,
      O => sig_sgcntl2sg_ftch_tready
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^sig_sgcntl2sg_updptr_tlast\,
      I1 => ptr_queue_full,
      O => O7(0)
    );
\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout[33]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^sig_sgcntl2sg_updsts_tvalid\,
      I1 => sts_queue_full,
      O => O9(0)
    );
\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => \^sig_sgcntl2s2mm_halt\,
      I1 => sig_reg2cntlr_sg_mode,
      I2 => sig_rst2s2mm_halt,
      I3 => I8,
      O => O13
    );
I_GEN_IDLE_CLR: entity work.\axi_cdma_0_axi_cdma_pulse_gen__parameterized1\
    port map (
      I1(0) => sig_idle_set,
      I3(0) => I3(0),
      I6 => I6,
      O1 => sig_sgcntl2reg_idle_clr,
      O11 => O11,
      O5 => O5,
      cdma_tvect_out(0) => \^cdma_tvect_out\(0),
      ch1_delay_cnt_en => ch1_delay_cnt_en,
      m_axi_aclk => m_axi_aclk,
      sig_pulse_trigger_1 => sig_pulse_trigger_1,
      sig_reg2cntlr_sg_mode => sig_reg2cntlr_sg_mode,
      sig_reg2sg_tailpntr_updated => sig_reg2sg_tailpntr_updated,
      sig_rst2sgcntlr_reset => sig_rst2sgcntlr_reset,
      sig_shtdwn_sm_set_cmplt => \^sig_shtdwn_sm_set_cmplt\,
      sig_to_edge_detect_reg_0 => sig_to_edge_detect_reg_0
    );
I_GEN_IDLE_SET: entity work.\axi_cdma_0_axi_cdma_pulse_gen__parameterized1_5\
    port map (
      I1 => n_0_sig_idle_set_inferred_i_3,
      I2 => \^sig_sgcntl2rst_halt_cmplt\,
      in00 => sig_idle_set,
      m_axi_aclk => m_axi_aclk,
      \p_2_in__0\ => \p_2_in__0\,
      sig_do_shutdown => sig_do_shutdown,
      sig_rst2sgcntlr_reset => sig_rst2sgcntlr_reset,
      sig_sg2sgcntlr_ftch_idle => sig_sg2sgcntlr_ftch_idle,
      sig_update_idle_rising => sig_update_idle_rising
    );
I_GEN_SG_IDLE_RISE: entity work.\axi_cdma_0_axi_cdma_pulse_gen__parameterized1_6\
    port map (
      m_axi_aclk => m_axi_aclk,
      sig_pulse_trigger => sig_pulse_trigger,
      sig_rst2sgcntlr_reset => sig_rst2sgcntlr_reset,
      sig_sg2sgcntlr_updt_idle => sig_sg2sgcntlr_updt_idle,
      sig_to_edge_detect_reg => sig_to_edge_detect_reg,
      sig_update_idle_rising => sig_update_idle_rising
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_mm2s_cmd(30),
      I1 => sig_reg2cntlr_sg_mode,
      O => I5(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[30]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_s2mm_cmd(30),
      I1 => sig_reg2cntlr_sg_mode,
      O => I7(0)
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E0E020"
    )
    port map (
      I0 => sig_cntl2mm2s_sts_tready,
      I1 => sig_reg2cntlr_sg_mode,
      I2 => sig_dm_mm2s_sts_tvalid,
      I3 => \^sig_sgcntl2s2mm_halt\,
      I4 => \^e\(0),
      O => O6
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCAA0000"
    )
    port map (
      I0 => sig_cntl2s2mm_sts_tready,
      I1 => \^sig_sgcntl2s2mm_halt\,
      I2 => \^o4\(0),
      I3 => sig_reg2cntlr_sg_mode,
      I4 => sig_dm_s2mm_sts_tvalid,
      O => O10
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_s2mm_cmd_valid,
      O => sig_mm2s_cmd_valid
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => sig_mm2s_cmd(71)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '1',
      O => sig_mm2s_cmd(30)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => sig_mm2s_cmd(29)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => sig_mm2s_cmd(28)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => sig_mm2s_cmd(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => sig_mm2s_cmd(26)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_s2mm_cmd(33),
      O => sig_mm2s_cmd(25)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_s2mm_cmd(32),
      O => sig_mm2s_cmd(24)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_s2mm_cmd(22),
      O => sig_mm2s_cmd(22)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_s2mm_cmd(21),
      O => sig_mm2s_cmd(21)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_s2mm_cmd(20),
      O => sig_mm2s_cmd(20)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => sig_mm2s_cmd(70)
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_s2mm_cmd(19),
      O => sig_mm2s_cmd(19)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_s2mm_cmd(18),
      O => sig_mm2s_cmd(18)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_s2mm_cmd(17),
      O => sig_mm2s_cmd(17)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_s2mm_cmd(16),
      O => sig_mm2s_cmd(16)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_s2mm_cmd(15),
      O => sig_mm2s_cmd(15)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_s2mm_cmd(14),
      O => sig_mm2s_cmd(14)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_s2mm_cmd(13),
      O => sig_mm2s_cmd(13)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_s2mm_cmd(12),
      O => sig_mm2s_cmd(12)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_s2mm_cmd(11),
      O => sig_mm2s_cmd(11)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_s2mm_cmd(10),
      O => sig_mm2s_cmd(10)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => sig_mm2s_cmd(69)
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_s2mm_cmd(9),
      O => sig_mm2s_cmd(9)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_s2mm_cmd(8),
      O => sig_mm2s_cmd(8)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_s2mm_cmd(7),
      O => sig_mm2s_cmd(7)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_s2mm_cmd(6),
      O => sig_mm2s_cmd(6)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_s2mm_cmd(5),
      O => sig_mm2s_cmd(5)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_s2mm_cmd(4),
      O => sig_mm2s_cmd(4)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_s2mm_cmd(3),
      O => sig_mm2s_cmd(3)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_s2mm_cmd(2),
      O => sig_mm2s_cmd(2)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_s2mm_cmd(1),
      O => sig_mm2s_cmd(1)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_s2mm_cmd(0),
      O => sig_mm2s_cmd(0)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => sig_mm2s_cmd(68)
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => sig_s2mm_cmd(71)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => sig_s2mm_cmd(70)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => sig_s2mm_cmd(69)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => sig_s2mm_cmd(68)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '1',
      O => sig_s2mm_cmd(31)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '1',
      O => sig_s2mm_cmd(30)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => sig_s2mm_cmd(29)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => sig_s2mm_cmd(28)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => sig_s2mm_cmd(27)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => sig_s2mm_cmd(26)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_s2mm_cmd(67),
      O => sig_mm2s_cmd(67)
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => sig_s2mm_cmd(25)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => sig_s2mm_cmd(24)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_s2mm_cmd(66),
      O => sig_mm2s_cmd(66)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_s2mm_cmd(65),
      O => sig_mm2s_cmd(65)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_s2mm_cmd(64),
      O => sig_mm2s_cmd(64)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '1',
      O => sig_mm2s_cmd(31)
    );
\sig_cmd_tag_cntr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0440"
    )
    port map (
      I0 => sig_rst2sgcntlr_reset,
      I1 => sig_reg2cntlr_sg_mode,
      I2 => sig_s2mm_cmd(64),
      I3 => sig_s2mm_cmd_valid,
      O => \n_0_sig_cmd_tag_cntr[0]_i_1\
    );
\sig_cmd_tag_cntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006A00"
    )
    port map (
      I0 => sig_s2mm_cmd(65),
      I1 => sig_s2mm_cmd(64),
      I2 => sig_s2mm_cmd_valid,
      I3 => sig_reg2cntlr_sg_mode,
      I4 => sig_rst2sgcntlr_reset,
      O => \n_0_sig_cmd_tag_cntr[1]_i_1\
    );
\sig_cmd_tag_cntr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007F800000"
    )
    port map (
      I0 => sig_s2mm_cmd_valid,
      I1 => sig_s2mm_cmd(64),
      I2 => sig_s2mm_cmd(65),
      I3 => sig_s2mm_cmd(66),
      I4 => sig_reg2cntlr_sg_mode,
      I5 => sig_rst2sgcntlr_reset,
      O => \n_0_sig_cmd_tag_cntr[2]_i_1\
    );
\sig_cmd_tag_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
    port map (
      I0 => I4,
      I1 => sig_s2mm_cmd_valid,
      I2 => sig_s2mm_cmd(64),
      I3 => sig_s2mm_cmd(65),
      I4 => sig_s2mm_cmd(66),
      I5 => sig_s2mm_cmd(67),
      O => \n_0_sig_cmd_tag_cntr[3]_i_1\
    );
\sig_cmd_tag_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_cmd_tag_cntr[0]_i_1\,
      Q => sig_s2mm_cmd(64),
      R => '0'
    );
\sig_cmd_tag_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_cmd_tag_cntr[1]_i_1\,
      Q => sig_s2mm_cmd(65),
      R => '0'
    );
\sig_cmd_tag_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_cmd_tag_cntr[2]_i_1\,
      Q => sig_s2mm_cmd(66),
      R => '0'
    );
\sig_cmd_tag_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_cmd_tag_cntr[3]_i_1\,
      Q => sig_s2mm_cmd(67),
      R => '0'
    );
sig_dm_status_empty_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => sig_sts_sm_push_updt,
      I1 => sig_dm_status_empty,
      O => n_0_sig_dm_status_empty_i_1
    );
sig_dm_status_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_dm_status_empty_i_1,
      Q => sig_dm_status_empty,
      S => sig_dm_status_reg1
    );
sig_dm_status_full_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
    port map (
      I0 => sig_halt_status,
      I1 => \^sig_sgcntl2sg_updsts_tvalid\,
      I2 => sts_queue_full,
      I3 => sig_rst2sgcntlr_reset,
      O => sig_dm_status_reg1
    );
sig_dm_status_full_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => sig_dm_status_empty,
      I1 => sig_sts_sm_push_updt,
      I2 => \^sig_sgcntl2sg_updsts_tvalid\,
      O => n_0_sig_dm_status_full_i_2
    );
sig_dm_status_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_dm_status_full_i_2,
      Q => \^sig_sgcntl2sg_updsts_tvalid\,
      R => sig_dm_status_reg1
    );
\sig_dm_status_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002202"
    )
    port map (
      I0 => \^o14\(0),
      I1 => sig_halt_status,
      I2 => \^sig_sgcntl2sg_updsts_tvalid\,
      I3 => sts_queue_full,
      I4 => sig_rst2sgcntlr_reset,
      I5 => sig_ld_dm_status_reg,
      O => \n_0_sig_dm_status_reg[0]_i_1\
    );
\sig_dm_status_reg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002202"
    )
    port map (
      I0 => \^o14\(10),
      I1 => sig_halt_status,
      I2 => \^sig_sgcntl2sg_updsts_tvalid\,
      I3 => sts_queue_full,
      I4 => sig_rst2sgcntlr_reset,
      I5 => sig_ld_dm_status_reg,
      O => \n_0_sig_dm_status_reg[10]_i_1\
    );
\sig_dm_status_reg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002202"
    )
    port map (
      I0 => \^o14\(11),
      I1 => sig_halt_status,
      I2 => \^sig_sgcntl2sg_updsts_tvalid\,
      I3 => sts_queue_full,
      I4 => sig_rst2sgcntlr_reset,
      I5 => sig_ld_dm_status_reg,
      O => \n_0_sig_dm_status_reg[11]_i_1\
    );
\sig_dm_status_reg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002202"
    )
    port map (
      I0 => \^o14\(12),
      I1 => sig_halt_status,
      I2 => \^sig_sgcntl2sg_updsts_tvalid\,
      I3 => sts_queue_full,
      I4 => sig_rst2sgcntlr_reset,
      I5 => sig_ld_dm_status_reg,
      O => \n_0_sig_dm_status_reg[12]_i_1\
    );
\sig_dm_status_reg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002202"
    )
    port map (
      I0 => \^o14\(13),
      I1 => sig_halt_status,
      I2 => \^sig_sgcntl2sg_updsts_tvalid\,
      I3 => sts_queue_full,
      I4 => sig_rst2sgcntlr_reset,
      I5 => sig_ld_dm_status_reg,
      O => \n_0_sig_dm_status_reg[13]_i_1\
    );
\sig_dm_status_reg[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002202"
    )
    port map (
      I0 => \^o14\(14),
      I1 => sig_halt_status,
      I2 => \^sig_sgcntl2sg_updsts_tvalid\,
      I3 => sts_queue_full,
      I4 => sig_rst2sgcntlr_reset,
      I5 => sig_ld_dm_status_reg,
      O => \n_0_sig_dm_status_reg[14]_i_1\
    );
\sig_dm_status_reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002202"
    )
    port map (
      I0 => \^o14\(15),
      I1 => sig_halt_status,
      I2 => \^sig_sgcntl2sg_updsts_tvalid\,
      I3 => sts_queue_full,
      I4 => sig_rst2sgcntlr_reset,
      I5 => sig_ld_dm_status_reg,
      O => \n_0_sig_dm_status_reg[15]_i_1\
    );
\sig_dm_status_reg[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002202"
    )
    port map (
      I0 => \^o14\(16),
      I1 => sig_halt_status,
      I2 => \^sig_sgcntl2sg_updsts_tvalid\,
      I3 => sts_queue_full,
      I4 => sig_rst2sgcntlr_reset,
      I5 => sig_ld_dm_status_reg,
      O => \n_0_sig_dm_status_reg[16]_i_1\
    );
\sig_dm_status_reg[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002202"
    )
    port map (
      I0 => \^o14\(17),
      I1 => sig_halt_status,
      I2 => \^sig_sgcntl2sg_updsts_tvalid\,
      I3 => sts_queue_full,
      I4 => sig_rst2sgcntlr_reset,
      I5 => sig_ld_dm_status_reg,
      O => \n_0_sig_dm_status_reg[17]_i_1\
    );
\sig_dm_status_reg[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002202"
    )
    port map (
      I0 => \^o14\(18),
      I1 => sig_halt_status,
      I2 => \^sig_sgcntl2sg_updsts_tvalid\,
      I3 => sts_queue_full,
      I4 => sig_rst2sgcntlr_reset,
      I5 => sig_ld_dm_status_reg,
      O => \n_0_sig_dm_status_reg[18]_i_1\
    );
\sig_dm_status_reg[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002202"
    )
    port map (
      I0 => \^o14\(19),
      I1 => sig_halt_status,
      I2 => \^sig_sgcntl2sg_updsts_tvalid\,
      I3 => sts_queue_full,
      I4 => sig_rst2sgcntlr_reset,
      I5 => sig_ld_dm_status_reg,
      O => \n_0_sig_dm_status_reg[19]_i_1\
    );
\sig_dm_status_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002202"
    )
    port map (
      I0 => \^o14\(1),
      I1 => sig_halt_status,
      I2 => \^sig_sgcntl2sg_updsts_tvalid\,
      I3 => sts_queue_full,
      I4 => sig_rst2sgcntlr_reset,
      I5 => sig_ld_dm_status_reg,
      O => \n_0_sig_dm_status_reg[1]_i_1\
    );
\sig_dm_status_reg[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002202"
    )
    port map (
      I0 => \^o14\(20),
      I1 => sig_halt_status,
      I2 => \^sig_sgcntl2sg_updsts_tvalid\,
      I3 => sts_queue_full,
      I4 => sig_rst2sgcntlr_reset,
      I5 => sig_ld_dm_status_reg,
      O => \n_0_sig_dm_status_reg[20]_i_1\
    );
\sig_dm_status_reg[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002202"
    )
    port map (
      I0 => \^o14\(21),
      I1 => sig_halt_status,
      I2 => \^sig_sgcntl2sg_updsts_tvalid\,
      I3 => sts_queue_full,
      I4 => sig_rst2sgcntlr_reset,
      I5 => sig_ld_dm_status_reg,
      O => \n_0_sig_dm_status_reg[21]_i_1\
    );
\sig_dm_status_reg[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002202"
    )
    port map (
      I0 => \^o14\(22),
      I1 => sig_halt_status,
      I2 => \^sig_sgcntl2sg_updsts_tvalid\,
      I3 => sts_queue_full,
      I4 => sig_rst2sgcntlr_reset,
      I5 => sig_ld_dm_status_reg,
      O => \n_0_sig_dm_status_reg[22]_i_1\
    );
\sig_dm_status_reg[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002202"
    )
    port map (
      I0 => \^o14\(23),
      I1 => sig_halt_status,
      I2 => \^sig_sgcntl2sg_updsts_tvalid\,
      I3 => sts_queue_full,
      I4 => sig_rst2sgcntlr_reset,
      I5 => sig_ld_dm_status_reg,
      O => \n_0_sig_dm_status_reg[23]_i_1\
    );
\sig_dm_status_reg[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002202"
    )
    port map (
      I0 => \^o14\(24),
      I1 => sig_halt_status,
      I2 => \^sig_sgcntl2sg_updsts_tvalid\,
      I3 => sts_queue_full,
      I4 => sig_rst2sgcntlr_reset,
      I5 => sig_ld_dm_status_reg,
      O => \n_0_sig_dm_status_reg[24]_i_1\
    );
\sig_dm_status_reg[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002202"
    )
    port map (
      I0 => \^o14\(25),
      I1 => sig_halt_status,
      I2 => \^sig_sgcntl2sg_updsts_tvalid\,
      I3 => sts_queue_full,
      I4 => sig_rst2sgcntlr_reset,
      I5 => sig_ld_dm_status_reg,
      O => \n_0_sig_dm_status_reg[25]_i_1\
    );
\sig_dm_status_reg[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002202"
    )
    port map (
      I0 => \^o14\(26),
      I1 => sig_halt_status,
      I2 => \^sig_sgcntl2sg_updsts_tvalid\,
      I3 => sts_queue_full,
      I4 => sig_rst2sgcntlr_reset,
      I5 => sig_ld_dm_status_reg,
      O => \n_0_sig_dm_status_reg[26]_i_1\
    );
\sig_dm_status_reg[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002202"
    )
    port map (
      I0 => \^o14\(27),
      I1 => sig_halt_status,
      I2 => \^sig_sgcntl2sg_updsts_tvalid\,
      I3 => sts_queue_full,
      I4 => sig_rst2sgcntlr_reset,
      I5 => sig_ld_dm_status_reg,
      O => \n_0_sig_dm_status_reg[27]_i_1\
    );
\sig_dm_status_reg[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_dm_status_empty,
      I1 => sig_sts_sm_push_updt,
      O => sig_ld_dm_status_reg
    );
\sig_dm_status_reg[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      I0 => \n_0_sig_dm_status_reg[28]_i_2\,
      I1 => sig_dm_status_empty,
      I2 => sig_sts_sm_push_updt,
      I3 => \^o14\(28),
      O => \n_0_sig_dm_status_reg[28]_i_1\
    );
\sig_dm_status_reg[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555554555554"
    )
    port map (
      I0 => \^sig_sgcntl2s2mm_halt\,
      I1 => sig_mm2s_interr,
      I2 => sig_s2mm_interr,
      I3 => \n_0_sig_s2mm_status_reg_reg[3]\,
      I4 => \n_0_sig_mm2s_status_reg_reg[3]\,
      I5 => \n_0_sig_dm_status_reg[28]_i_3\,
      O => \n_0_sig_dm_status_reg[28]_i_2\
    );
\sig_dm_status_reg[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
    port map (
      I0 => \n_0_sig_mm2s_status_reg_reg[0]\,
      I1 => \n_0_sig_s2mm_status_reg_reg[0]\,
      I2 => \n_0_sig_s2mm_status_reg_reg[1]\,
      I3 => \n_0_sig_mm2s_status_reg_reg[1]\,
      I4 => \n_0_sig_s2mm_status_reg_reg[2]\,
      I5 => \n_0_sig_mm2s_status_reg_reg[2]\,
      O => \n_0_sig_dm_status_reg[28]_i_3\
    );
\sig_dm_status_reg[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54FFFFFF54000000"
    )
    port map (
      I0 => \^sig_sgcntl2s2mm_halt\,
      I1 => sig_s2mm_slverr,
      I2 => sig_mm2s_slverr,
      I3 => sig_dm_status_empty,
      I4 => sig_sts_sm_push_updt,
      I5 => \^o14\(29),
      O => \n_0_sig_dm_status_reg[29]_i_1\
    );
\sig_dm_status_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002202"
    )
    port map (
      I0 => \^o14\(2),
      I1 => sig_halt_status,
      I2 => \^sig_sgcntl2sg_updsts_tvalid\,
      I3 => sts_queue_full,
      I4 => sig_rst2sgcntlr_reset,
      I5 => sig_ld_dm_status_reg,
      O => \n_0_sig_dm_status_reg[2]_i_1\
    );
\sig_dm_status_reg[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54FFFFFF54000000"
    )
    port map (
      I0 => \^sig_sgcntl2s2mm_halt\,
      I1 => sig_s2mm_decerr,
      I2 => sig_mm2s_decerr,
      I3 => sig_dm_status_empty,
      I4 => sig_sts_sm_push_updt,
      I5 => \^o14\(30),
      O => \n_0_sig_dm_status_reg[30]_i_1\
    );
\sig_dm_status_reg[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => sig_dm_status_empty,
      I1 => sig_sts_sm_push_updt,
      I2 => \^o14\(31),
      O => \n_0_sig_dm_status_reg[31]_i_1\
    );
\sig_dm_status_reg[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => sig_dm_status_empty,
      I1 => sig_sts_sm_push_updt,
      I2 => \^o14\(32),
      O => \n_0_sig_dm_status_reg[32]_i_1\
    );
\sig_dm_status_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002202"
    )
    port map (
      I0 => \^o14\(3),
      I1 => sig_halt_status,
      I2 => \^sig_sgcntl2sg_updsts_tvalid\,
      I3 => sts_queue_full,
      I4 => sig_rst2sgcntlr_reset,
      I5 => sig_ld_dm_status_reg,
      O => \n_0_sig_dm_status_reg[3]_i_1\
    );
\sig_dm_status_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002202"
    )
    port map (
      I0 => \^o14\(4),
      I1 => sig_halt_status,
      I2 => \^sig_sgcntl2sg_updsts_tvalid\,
      I3 => sts_queue_full,
      I4 => sig_rst2sgcntlr_reset,
      I5 => sig_ld_dm_status_reg,
      O => \n_0_sig_dm_status_reg[4]_i_1\
    );
\sig_dm_status_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002202"
    )
    port map (
      I0 => \^o14\(5),
      I1 => sig_halt_status,
      I2 => \^sig_sgcntl2sg_updsts_tvalid\,
      I3 => sts_queue_full,
      I4 => sig_rst2sgcntlr_reset,
      I5 => sig_ld_dm_status_reg,
      O => \n_0_sig_dm_status_reg[5]_i_1\
    );
\sig_dm_status_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002202"
    )
    port map (
      I0 => \^o14\(6),
      I1 => sig_halt_status,
      I2 => \^sig_sgcntl2sg_updsts_tvalid\,
      I3 => sts_queue_full,
      I4 => sig_rst2sgcntlr_reset,
      I5 => sig_ld_dm_status_reg,
      O => \n_0_sig_dm_status_reg[6]_i_1\
    );
\sig_dm_status_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002202"
    )
    port map (
      I0 => \^o14\(7),
      I1 => sig_halt_status,
      I2 => \^sig_sgcntl2sg_updsts_tvalid\,
      I3 => sts_queue_full,
      I4 => sig_rst2sgcntlr_reset,
      I5 => sig_ld_dm_status_reg,
      O => \n_0_sig_dm_status_reg[7]_i_1\
    );
\sig_dm_status_reg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002202"
    )
    port map (
      I0 => \^o14\(8),
      I1 => sig_halt_status,
      I2 => \^sig_sgcntl2sg_updsts_tvalid\,
      I3 => sts_queue_full,
      I4 => sig_rst2sgcntlr_reset,
      I5 => sig_ld_dm_status_reg,
      O => \n_0_sig_dm_status_reg[8]_i_1\
    );
\sig_dm_status_reg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002202"
    )
    port map (
      I0 => \^o14\(9),
      I1 => sig_halt_status,
      I2 => \^sig_sgcntl2sg_updsts_tvalid\,
      I3 => sts_queue_full,
      I4 => sig_rst2sgcntlr_reset,
      I5 => sig_ld_dm_status_reg,
      O => \n_0_sig_dm_status_reg[9]_i_1\
    );
\sig_dm_status_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_dm_status_reg[0]_i_1\,
      Q => \^o14\(0),
      R => '0'
    );
\sig_dm_status_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_dm_status_reg[10]_i_1\,
      Q => \^o14\(10),
      R => '0'
    );
\sig_dm_status_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_dm_status_reg[11]_i_1\,
      Q => \^o14\(11),
      R => '0'
    );
\sig_dm_status_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_dm_status_reg[12]_i_1\,
      Q => \^o14\(12),
      R => '0'
    );
\sig_dm_status_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_dm_status_reg[13]_i_1\,
      Q => \^o14\(13),
      R => '0'
    );
\sig_dm_status_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_dm_status_reg[14]_i_1\,
      Q => \^o14\(14),
      R => '0'
    );
\sig_dm_status_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_dm_status_reg[15]_i_1\,
      Q => \^o14\(15),
      R => '0'
    );
\sig_dm_status_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_dm_status_reg[16]_i_1\,
      Q => \^o14\(16),
      R => '0'
    );
\sig_dm_status_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_dm_status_reg[17]_i_1\,
      Q => \^o14\(17),
      R => '0'
    );
\sig_dm_status_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_dm_status_reg[18]_i_1\,
      Q => \^o14\(18),
      R => '0'
    );
\sig_dm_status_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_dm_status_reg[19]_i_1\,
      Q => \^o14\(19),
      R => '0'
    );
\sig_dm_status_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_dm_status_reg[1]_i_1\,
      Q => \^o14\(1),
      R => '0'
    );
\sig_dm_status_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_dm_status_reg[20]_i_1\,
      Q => \^o14\(20),
      R => '0'
    );
\sig_dm_status_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_dm_status_reg[21]_i_1\,
      Q => \^o14\(21),
      R => '0'
    );
\sig_dm_status_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_dm_status_reg[22]_i_1\,
      Q => \^o14\(22),
      R => '0'
    );
\sig_dm_status_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_dm_status_reg[23]_i_1\,
      Q => \^o14\(23),
      R => '0'
    );
\sig_dm_status_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_dm_status_reg[24]_i_1\,
      Q => \^o14\(24),
      R => '0'
    );
\sig_dm_status_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_dm_status_reg[25]_i_1\,
      Q => \^o14\(25),
      R => '0'
    );
\sig_dm_status_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_dm_status_reg[26]_i_1\,
      Q => \^o14\(26),
      R => '0'
    );
\sig_dm_status_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_dm_status_reg[27]_i_1\,
      Q => \^o14\(27),
      R => '0'
    );
\sig_dm_status_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_dm_status_reg[28]_i_1\,
      Q => \^o14\(28),
      R => sig_dm_status_reg1
    );
\sig_dm_status_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_dm_status_reg[29]_i_1\,
      Q => \^o14\(29),
      R => sig_dm_status_reg1
    );
\sig_dm_status_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_dm_status_reg[2]_i_1\,
      Q => \^o14\(2),
      R => '0'
    );
\sig_dm_status_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_dm_status_reg[30]_i_1\,
      Q => \^o14\(30),
      R => sig_dm_status_reg1
    );
\sig_dm_status_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_dm_status_reg[31]_i_1\,
      Q => \^o14\(31),
      R => sig_dm_status_reg1
    );
\sig_dm_status_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_dm_status_reg[32]_i_1\,
      Q => \^o14\(32),
      R => sig_dm_status_reg1
    );
\sig_dm_status_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_dm_status_reg[3]_i_1\,
      Q => \^o14\(3),
      R => '0'
    );
\sig_dm_status_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_dm_status_reg[4]_i_1\,
      Q => \^o14\(4),
      R => '0'
    );
\sig_dm_status_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_dm_status_reg[5]_i_1\,
      Q => \^o14\(5),
      R => '0'
    );
\sig_dm_status_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_dm_status_reg[6]_i_1\,
      Q => \^o14\(6),
      R => '0'
    );
\sig_dm_status_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_dm_status_reg[7]_i_1\,
      Q => \^o14\(7),
      R => '0'
    );
\sig_dm_status_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_dm_status_reg[8]_i_1\,
      Q => \^o14\(8),
      R => '0'
    );
\sig_dm_status_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_dm_status_reg[9]_i_1\,
      Q => \^o14\(9),
      R => '0'
    );
sig_fetch_update_empty_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
    port map (
      I0 => \^sig_sgcntl2s2mm_halt\,
      I1 => \^sig_sgcntl2sg_updptr_tlast\,
      I2 => ptr_queue_full,
      I3 => sig_rst2sgcntlr_reset,
      O => sig_fetch_update_full0
    );
sig_fetch_update_empty_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^sig_fetch_update_empty\,
      I1 => sig_s2mm_cmd_valid,
      O => n_0_sig_fetch_update_empty_i_2
    );
sig_fetch_update_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_fetch_update_empty_i_2,
      Q => \^sig_fetch_update_empty\,
      S => sig_fetch_update_full0
    );
sig_fetch_update_full_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F000808"
    )
    port map (
      I0 => \^sig_fetch_update_empty\,
      I1 => sig_s2mm_cmd_valid,
      I2 => sig_rst2sgcntlr_reset,
      I3 => ptr_queue_full,
      I4 => \^sig_sgcntl2sg_updptr_tlast\,
      I5 => \^sig_sgcntl2s2mm_halt\,
      O => n_0_sig_fetch_update_full_i_1
    );
sig_fetch_update_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_fetch_update_full_i_1,
      Q => \^sig_sgcntl2sg_updptr_tlast\,
      R => '0'
    );
\sig_fetch_update_reg[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_s2mm_cmd_valid,
      I1 => \^sig_fetch_update_empty\,
      O => sig_ld_fetch_update_reg
    );
\sig_fetch_update_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => \^m_axis_ftch1_tdata_new\(93),
      Q => Q(6),
      R => SR(0)
    );
\sig_fetch_update_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => \^m_axis_ftch1_tdata_new\(94),
      Q => Q(7),
      R => SR(0)
    );
\sig_fetch_update_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => \^m_axis_ftch1_tdata_new\(95),
      Q => Q(8),
      R => SR(0)
    );
\sig_fetch_update_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => \^m_axis_ftch1_tdata_new\(96),
      Q => Q(9),
      R => SR(0)
    );
\sig_fetch_update_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => \^m_axis_ftch1_tdata_new\(97),
      Q => Q(10),
      R => SR(0)
    );
\sig_fetch_update_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => \^m_axis_ftch1_tdata_new\(98),
      Q => Q(11),
      R => SR(0)
    );
\sig_fetch_update_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => \^m_axis_ftch1_tdata_new\(99),
      Q => Q(12),
      R => SR(0)
    );
\sig_fetch_update_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => \^m_axis_ftch1_tdata_new\(100),
      Q => Q(13),
      R => SR(0)
    );
\sig_fetch_update_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => \^m_axis_ftch1_tdata_new\(101),
      Q => Q(14),
      R => SR(0)
    );
\sig_fetch_update_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => \^m_axis_ftch1_tdata_new\(102),
      Q => Q(15),
      R => SR(0)
    );
\sig_fetch_update_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => \^m_axis_ftch1_tdata_new\(103),
      Q => Q(16),
      R => SR(0)
    );
\sig_fetch_update_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => \^m_axis_ftch1_tdata_new\(104),
      Q => Q(17),
      R => SR(0)
    );
\sig_fetch_update_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => \^m_axis_ftch1_tdata_new\(105),
      Q => Q(18),
      R => SR(0)
    );
\sig_fetch_update_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => \^m_axis_ftch1_tdata_new\(106),
      Q => Q(19),
      R => SR(0)
    );
\sig_fetch_update_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => \^m_axis_ftch1_tdata_new\(107),
      Q => Q(20),
      R => SR(0)
    );
\sig_fetch_update_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => \^m_axis_ftch1_tdata_new\(108),
      Q => Q(21),
      R => SR(0)
    );
\sig_fetch_update_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => \^m_axis_ftch1_tdata_new\(109),
      Q => Q(22),
      R => SR(0)
    );
\sig_fetch_update_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => \^m_axis_ftch1_tdata_new\(110),
      Q => Q(23),
      R => SR(0)
    );
\sig_fetch_update_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => \^m_axis_ftch1_tdata_new\(111),
      Q => Q(24),
      R => SR(0)
    );
\sig_fetch_update_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => \^m_axis_ftch1_tdata_new\(112),
      Q => Q(25),
      R => SR(0)
    );
\sig_fetch_update_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => \^m_axis_ftch1_tdata_new\(113),
      Q => Q(26),
      R => SR(0)
    );
\sig_fetch_update_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => \^m_axis_ftch1_tdata_new\(114),
      Q => Q(27),
      R => SR(0)
    );
\sig_fetch_update_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => \^m_axis_ftch1_tdata_new\(87),
      Q => Q(0),
      R => SR(0)
    );
\sig_fetch_update_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => \^m_axis_ftch1_tdata_new\(88),
      Q => Q(1),
      R => SR(0)
    );
\sig_fetch_update_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => \^m_axis_ftch1_tdata_new\(89),
      Q => Q(2),
      R => SR(0)
    );
\sig_fetch_update_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => \^m_axis_ftch1_tdata_new\(90),
      Q => Q(3),
      R => SR(0)
    );
\sig_fetch_update_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => \^m_axis_ftch1_tdata_new\(91),
      Q => Q(4),
      R => SR(0)
    );
\sig_fetch_update_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_ld_fetch_update_reg,
      D => \^m_axis_ftch1_tdata_new\(92),
      Q => Q(5),
      R => SR(0)
    );
sig_flush_sg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
    port map (
      I0 => sig_shtdwn_sm_state(3),
      I1 => sig_shtdwn_sm_state(2),
      I2 => sig_shtdwn_sm_state(1),
      I3 => sig_shtdwn_sm_state(0),
      I4 => \^sig_sgcntlr2sg_desc_flush\,
      O => n_0_sig_flush_sg_i_1
    );
sig_flush_sg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_flush_sg_i_1,
      Q => \^sig_sgcntlr2sg_desc_flush\,
      R => sig_rst2sgcntlr_reset
    );
\sig_ftch_limit_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \sig_ftch_limit_cntr_reg__0\(0),
      O => \n_0_sig_ftch_limit_cntr[0]_i_1\
    );
\sig_ftch_limit_cntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FD0D02F"
    )
    port map (
      I0 => \^sig_sgcntl2sg_updsts_tvalid\,
      I1 => sts_queue_full,
      I2 => sig_s2mm_cmd_valid,
      I3 => \sig_ftch_limit_cntr_reg__0\(1),
      I4 => \sig_ftch_limit_cntr_reg__0\(0),
      O => \n_0_sig_ftch_limit_cntr[1]_i_1\
    );
\sig_ftch_limit_cntr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59AAAAAAAAAAA655"
    )
    port map (
      I0 => \sig_ftch_limit_cntr_reg__0\(2),
      I1 => \^sig_sgcntl2sg_updsts_tvalid\,
      I2 => sts_queue_full,
      I3 => sig_s2mm_cmd_valid,
      I4 => \sig_ftch_limit_cntr_reg__0\(1),
      I5 => \sig_ftch_limit_cntr_reg__0\(0),
      O => \n_0_sig_ftch_limit_cntr[2]_i_1\
    );
\sig_ftch_limit_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFFFE0000"
    )
    port map (
      I0 => \sig_ftch_limit_cntr_reg__0\(1),
      I1 => \sig_ftch_limit_cntr_reg__0\(0),
      I2 => \sig_ftch_limit_cntr_reg__0\(2),
      I3 => \sig_ftch_limit_cntr_reg__0\(3),
      I4 => sig_pop_dm_status_reg,
      I5 => sig_s2mm_cmd_valid,
      O => \n_0_sig_ftch_limit_cntr[3]_i_1\
    );
\sig_ftch_limit_cntr[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAA9"
    )
    port map (
      I0 => \sig_ftch_limit_cntr_reg__0\(3),
      I1 => \n_0_sig_ftch_limit_cntr[3]_i_3\,
      I2 => \sig_ftch_limit_cntr_reg__0\(1),
      I3 => \sig_ftch_limit_cntr_reg__0\(0),
      I4 => \sig_ftch_limit_cntr_reg__0\(2),
      O => \n_0_sig_ftch_limit_cntr[3]_i_2\
    );
\sig_ftch_limit_cntr[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => sig_s2mm_cmd_valid,
      I1 => sts_queue_full,
      I2 => \^sig_sgcntl2sg_updsts_tvalid\,
      O => \n_0_sig_ftch_limit_cntr[3]_i_3\
    );
\sig_ftch_limit_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_ftch_limit_cntr[3]_i_1\,
      D => \n_0_sig_ftch_limit_cntr[0]_i_1\,
      Q => \sig_ftch_limit_cntr_reg__0\(0),
      R => sig_rst2sgcntlr_reset
    );
\sig_ftch_limit_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_ftch_limit_cntr[3]_i_1\,
      D => \n_0_sig_ftch_limit_cntr[1]_i_1\,
      Q => \sig_ftch_limit_cntr_reg__0\(1),
      R => sig_rst2sgcntlr_reset
    );
\sig_ftch_limit_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_ftch_limit_cntr[3]_i_1\,
      D => \n_0_sig_ftch_limit_cntr[2]_i_1\,
      Q => \sig_ftch_limit_cntr_reg__0\(2),
      R => sig_rst2sgcntlr_reset
    );
\sig_ftch_limit_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_ftch_limit_cntr[3]_i_1\,
      D => \n_0_sig_ftch_limit_cntr[3]_i_2\,
      Q => \sig_ftch_limit_cntr_reg__0\(3),
      R => sig_rst2sgcntlr_reset
    );
sig_ftch_sm_set_getdesc_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => n_0_sig_ftch_sm_set_getdesc_i_2,
      I1 => sig_ftch_sm_state(0),
      I2 => sig_ftch_sm_state(1),
      O => sig_ftch_sm_set_getdesc_ns
    );
sig_ftch_sm_set_getdesc_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111101111"
    )
    port map (
      I0 => \^sig_sgcntl2s2mm_halt\,
      I1 => I2,
      I2 => \sig_ftch_limit_cntr_reg__0\(1),
      I3 => \sig_ftch_limit_cntr_reg__0\(0),
      I4 => \sig_ftch_limit_cntr_reg__0\(2),
      I5 => \sig_ftch_limit_cntr_reg__0\(3),
      O => n_0_sig_ftch_sm_set_getdesc_i_2
    );
sig_ftch_sm_set_getdesc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_ftch_sm_set_getdesc_ns,
      Q => sig_s2mm_cmd_valid,
      R => sig_rst2sgcntlr_reset
    );
\sig_ftch_sm_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"141F"
    )
    port map (
      I0 => n_0_sig_ftch_sm_set_getdesc_i_2,
      I1 => sig_ftch_sm_state(1),
      I2 => sig_ftch_sm_state(0),
      I3 => \^sig_sgcntl2s2mm_halt\,
      O => sig_ftch_sm_state_ns(0)
    );
\sig_ftch_sm_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"585A"
    )
    port map (
      I0 => sig_ftch_sm_state(0),
      I1 => \^sig_sgcntl2s2mm_halt\,
      I2 => sig_ftch_sm_state(1),
      I3 => \n_0_sig_ftch_sm_state[1]_i_2\,
      O => sig_ftch_sm_state_ns(1)
    );
\sig_ftch_sm_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0004"
    )
    port map (
      I0 => \sig_ftch_limit_cntr_reg__0\(3),
      I1 => \sig_ftch_limit_cntr_reg__0\(2),
      I2 => \sig_ftch_limit_cntr_reg__0\(0),
      I3 => \sig_ftch_limit_cntr_reg__0\(1),
      I4 => I2,
      O => \n_0_sig_ftch_sm_state[1]_i_2\
    );
\sig_ftch_sm_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_ftch_sm_state_ns(0),
      Q => sig_ftch_sm_state(0),
      R => sig_rst2sgcntlr_reset
    );
\sig_ftch_sm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_ftch_sm_state_ns(1),
      Q => sig_ftch_sm_state(1),
      R => sig_rst2sgcntlr_reset
    );
\sig_ftch_updt_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \sig_ftch_updt_cntr_reg__0\(0),
      O => \n_0_sig_ftch_updt_cntr[0]_i_1\
    );
\sig_ftch_updt_cntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FD0D02F"
    )
    port map (
      I0 => \^sig_sgcntl2sg_updsts_tvalid\,
      I1 => sts_queue_full,
      I2 => sig_s2mm_cmd_valid,
      I3 => \sig_ftch_updt_cntr_reg__0\(1),
      I4 => \sig_ftch_updt_cntr_reg__0\(0),
      O => \n_0_sig_ftch_updt_cntr[1]_i_1\
    );
\sig_ftch_updt_cntr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59AAAAAAAAAAA655"
    )
    port map (
      I0 => \sig_ftch_updt_cntr_reg__0\(2),
      I1 => \^sig_sgcntl2sg_updsts_tvalid\,
      I2 => sts_queue_full,
      I3 => sig_s2mm_cmd_valid,
      I4 => \sig_ftch_updt_cntr_reg__0\(1),
      I5 => \sig_ftch_updt_cntr_reg__0\(0),
      O => \n_0_sig_ftch_updt_cntr[2]_i_1\
    );
\sig_ftch_updt_cntr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
    port map (
      I0 => \sig_ftch_updt_cntr_reg__0\(0),
      I1 => \sig_ftch_updt_cntr_reg__0\(1),
      I2 => \n_0_sig_ftch_limit_cntr[3]_i_3\,
      I3 => \sig_ftch_updt_cntr_reg__0\(3),
      I4 => \sig_ftch_updt_cntr_reg__0\(2),
      O => \n_0_sig_ftch_updt_cntr[3]_i_1\
    );
\sig_ftch_updt_cntr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CF10"
    )
    port map (
      I0 => n_0_sig_idle_set_inferred_i_3,
      I1 => sts_queue_full,
      I2 => \^sig_sgcntl2sg_updsts_tvalid\,
      I3 => sig_s2mm_cmd_valid,
      O => \n_0_sig_ftch_updt_cntr[4]_i_1\
    );
\sig_ftch_updt_cntr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAA9"
    )
    port map (
      I0 => \sig_ftch_updt_cntr_reg__0\(4),
      I1 => \sig_ftch_updt_cntr_reg__0\(3),
      I2 => \sig_ftch_updt_cntr_reg__0\(2),
      I3 => \sig_ftch_updt_cntr_reg__0\(0),
      I4 => \sig_ftch_updt_cntr_reg__0\(1),
      I5 => \n_0_sig_ftch_limit_cntr[3]_i_3\,
      O => \n_0_sig_ftch_updt_cntr[4]_i_2\
    );
\sig_ftch_updt_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_ftch_updt_cntr[4]_i_1\,
      D => \n_0_sig_ftch_updt_cntr[0]_i_1\,
      Q => \sig_ftch_updt_cntr_reg__0\(0),
      R => sig_rst2sgcntlr_reset
    );
\sig_ftch_updt_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_ftch_updt_cntr[4]_i_1\,
      D => \n_0_sig_ftch_updt_cntr[1]_i_1\,
      Q => \sig_ftch_updt_cntr_reg__0\(1),
      R => sig_rst2sgcntlr_reset
    );
\sig_ftch_updt_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_ftch_updt_cntr[4]_i_1\,
      D => \n_0_sig_ftch_updt_cntr[2]_i_1\,
      Q => \sig_ftch_updt_cntr_reg__0\(2),
      R => sig_rst2sgcntlr_reset
    );
\sig_ftch_updt_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_ftch_updt_cntr[4]_i_1\,
      D => \n_0_sig_ftch_updt_cntr[3]_i_1\,
      Q => \sig_ftch_updt_cntr_reg__0\(3),
      R => sig_rst2sgcntlr_reset
    );
\sig_ftch_updt_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_ftch_updt_cntr[4]_i_1\,
      D => \n_0_sig_ftch_updt_cntr[4]_i_2\,
      Q => \sig_ftch_updt_cntr_reg__0\(4),
      R => sig_rst2sgcntlr_reset
    );
sig_halt_cmplt_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4000000A"
    )
    port map (
      I0 => sig_shtdwn_sm_state(3),
      I1 => sig_sg2sgcntlr_updt_idle,
      I2 => sig_shtdwn_sm_state(2),
      I3 => sig_shtdwn_sm_state(1),
      I4 => sig_shtdwn_sm_state(0),
      I5 => \^sig_sgcntl2rst_halt_cmplt\,
      O => n_0_sig_halt_cmplt_reg_i_1
    );
sig_halt_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_halt_cmplt_reg_i_1,
      Q => \^sig_sgcntl2rst_halt_cmplt\,
      R => sig_rst2sgcntlr_reset
    );
sig_halt_dm_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000002"
    )
    port map (
      I0 => sig_do_shutdown,
      I1 => sig_shtdwn_sm_state(3),
      I2 => sig_shtdwn_sm_state(0),
      I3 => sig_shtdwn_sm_state(1),
      I4 => sig_shtdwn_sm_state(2),
      I5 => \^sig_sgcntl2s2mm_halt\,
      O => n_0_sig_halt_dm_i_1
    );
sig_halt_dm_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_halt_dm_i_1,
      Q => \^sig_sgcntl2s2mm_halt\,
      R => sig_rst2sgcntlr_reset
    );
sig_halt_status_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_shtdwn_sm_set_sts_halt_ns,
      I1 => sig_halt_status,
      O => n_0_sig_halt_status_i_1
    );
sig_halt_status_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
    port map (
      I0 => sig_shtdwn_sm_state(1),
      I1 => sig_shtdwn_sm_state(0),
      I2 => sig_dm_s2mm_halt_cmplt,
      I3 => sig_dm_mm2s_halt_cmplt,
      I4 => sig_shtdwn_sm_state(2),
      I5 => sig_shtdwn_sm_state(3),
      O => sig_shtdwn_sm_set_sts_halt_ns
    );
sig_halt_status_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_halt_status_i_1,
      Q => sig_halt_status,
      R => sig_rst2sgcntlr_reset
    );
sig_idle_set_inferred_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \sig_ftch_updt_cntr_reg__0\(3),
      I1 => \sig_ftch_updt_cntr_reg__0\(2),
      I2 => \sig_ftch_updt_cntr_reg__0\(0),
      I3 => \sig_ftch_updt_cntr_reg__0\(1),
      I4 => \sig_ftch_updt_cntr_reg__0\(4),
      O => n_0_sig_idle_set_inferred_i_3
    );
sig_idle_set_inferred_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => sig_updt_filter_cntr(3),
      I1 => sig_updt_filter_cntr(2),
      I2 => sig_updt_filter_cntr(0),
      I3 => sig_updt_filter_cntr(1),
      O => \p_2_in__0\
    );
\sig_mm2s_status_reg[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_sts_sm_push_updt,
      I1 => sig_rst2sgcntlr_reset,
      O => sig_mm2s_status_reg0
    );
\sig_mm2s_status_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(0),
      Q => \n_0_sig_mm2s_status_reg_reg[0]\,
      R => sig_mm2s_status_reg0
    );
\sig_mm2s_status_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(1),
      Q => \n_0_sig_mm2s_status_reg_reg[1]\,
      R => sig_mm2s_status_reg0
    );
\sig_mm2s_status_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(2),
      Q => \n_0_sig_mm2s_status_reg_reg[2]\,
      R => sig_mm2s_status_reg0
    );
\sig_mm2s_status_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(3),
      Q => \n_0_sig_mm2s_status_reg_reg[3]\,
      R => sig_mm2s_status_reg0
    );
\sig_mm2s_status_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(4),
      Q => sig_mm2s_interr,
      R => sig_mm2s_status_reg0
    );
\sig_mm2s_status_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(5),
      Q => sig_mm2s_decerr,
      R => sig_mm2s_status_reg0
    );
\sig_mm2s_status_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(6),
      Q => sig_mm2s_slverr,
      R => sig_mm2s_status_reg0
    );
\sig_s2mm_status_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^o4\(0),
      D => I9(0),
      Q => \n_0_sig_s2mm_status_reg_reg[0]\,
      R => sig_mm2s_status_reg0
    );
\sig_s2mm_status_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^o4\(0),
      D => I9(1),
      Q => \n_0_sig_s2mm_status_reg_reg[1]\,
      R => sig_mm2s_status_reg0
    );
\sig_s2mm_status_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^o4\(0),
      D => I9(2),
      Q => \n_0_sig_s2mm_status_reg_reg[2]\,
      R => sig_mm2s_status_reg0
    );
\sig_s2mm_status_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^o4\(0),
      D => I9(3),
      Q => \n_0_sig_s2mm_status_reg_reg[3]\,
      R => sig_mm2s_status_reg0
    );
\sig_s2mm_status_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^o4\(0),
      D => I9(4),
      Q => sig_s2mm_interr,
      R => sig_mm2s_status_reg0
    );
\sig_s2mm_status_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^o4\(0),
      D => I9(5),
      Q => sig_s2mm_decerr,
      R => sig_mm2s_status_reg0
    );
\sig_s2mm_status_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^o4\(0),
      D => I9(6),
      Q => sig_s2mm_slverr,
      R => sig_mm2s_status_reg0
    );
sig_sg_run_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => I1,
      Q => sig_sg_run,
      R => '0'
    );
sig_shtdwn_sm_set_cmplt_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4000000A"
    )
    port map (
      I0 => sig_shtdwn_sm_state(3),
      I1 => sig_sg2sgcntlr_updt_idle,
      I2 => sig_shtdwn_sm_state(2),
      I3 => sig_shtdwn_sm_state(1),
      I4 => sig_shtdwn_sm_state(0),
      O => sig_shtdwn_sm_set_cmplt_ns
    );
sig_shtdwn_sm_set_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_shtdwn_sm_set_cmplt_ns,
      Q => \^sig_shtdwn_sm_set_cmplt\,
      R => sig_rst2sgcntlr_reset
    );
\sig_shtdwn_sm_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAABA"
    )
    port map (
      I0 => \n_0_sig_shtdwn_sm_state_reg[0]_i_2\,
      I1 => sig_shtdwn_sm_state(0),
      I2 => sig_do_shutdown,
      I3 => sig_shtdwn_sm_state(2),
      I4 => sig_shtdwn_sm_state(1),
      I5 => sig_shtdwn_sm_state(3),
      O => sig_shtdwn_sm_state_ns(0)
    );
\sig_shtdwn_sm_state[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A802AA02"
    )
    port map (
      I0 => sig_shtdwn_sm_state(1),
      I1 => sig_ftch_sm_state(0),
      I2 => sig_ftch_sm_state(1),
      I3 => sig_shtdwn_sm_state(0),
      I4 => sig_sg2sgcntlr_ftch_idle,
      O => \n_0_sig_shtdwn_sm_state[0]_i_3\
    );
\sig_shtdwn_sm_state[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEEEAEAA"
    )
    port map (
      I0 => \n_0_sig_shtdwn_sm_state[0]_i_5\,
      I1 => sig_shtdwn_sm_state(1),
      I2 => sig_sg2sgcntlr_updt_idle,
      I3 => sig_shtdwn_sm_state(0),
      I4 => sig_dm_status_empty,
      O => \n_0_sig_shtdwn_sm_state[0]_i_4\
    );
\sig_shtdwn_sm_state[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E0F0E000E000E00"
    )
    port map (
      I0 => sig_sts_sm_state(1),
      I1 => sig_sts_sm_state(0),
      I2 => sig_shtdwn_sm_state(1),
      I3 => sig_shtdwn_sm_state(0),
      I4 => sig_dm_s2mm_halt_cmplt,
      I5 => sig_dm_mm2s_halt_cmplt,
      O => \n_0_sig_shtdwn_sm_state[0]_i_5\
    );
\sig_shtdwn_sm_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF6E006E"
    )
    port map (
      I0 => sig_shtdwn_sm_state(0),
      I1 => sig_shtdwn_sm_state(1),
      I2 => sig_shtdwn_sm_state_ns1,
      I3 => sig_shtdwn_sm_state(2),
      I4 => \n_0_sig_shtdwn_sm_state[1]_i_2\,
      I5 => sig_shtdwn_sm_state(3),
      O => sig_shtdwn_sm_state_ns(1)
    );
\sig_shtdwn_sm_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4C4C4C7C"
    )
    port map (
      I0 => sig_sg2sgcntlr_updt_idle,
      I1 => sig_shtdwn_sm_state(1),
      I2 => sig_shtdwn_sm_state(0),
      I3 => sig_sts_sm_state(0),
      I4 => sig_sts_sm_state(1),
      O => \n_0_sig_shtdwn_sm_state[1]_i_2\
    );
\sig_shtdwn_sm_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005F80FF80"
    )
    port map (
      I0 => sig_shtdwn_sm_state(0),
      I1 => sig_shtdwn_sm_state_ns1,
      I2 => sig_shtdwn_sm_state(1),
      I3 => sig_shtdwn_sm_state(2),
      I4 => sig_sg2sgcntlr_updt_idle,
      I5 => sig_shtdwn_sm_state(3),
      O => sig_shtdwn_sm_state_ns(2)
    );
\sig_shtdwn_sm_state[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => sig_sg2sgcntlr_ftch_idle,
      I1 => sig_ftch_sm_state(0),
      I2 => sig_ftch_sm_state(1),
      O => sig_shtdwn_sm_state_ns1
    );
\sig_shtdwn_sm_state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000202"
    )
    port map (
      I0 => sig_shtdwn_sm_state(3),
      I1 => sig_shtdwn_sm_state(2),
      I2 => sig_shtdwn_sm_state(0),
      I3 => sig_sg2sgcntlr_updt_idle,
      I4 => sig_shtdwn_sm_state(1),
      O => sig_shtdwn_sm_state_ns(3)
    );
\sig_shtdwn_sm_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_shtdwn_sm_state_ns(0),
      Q => sig_shtdwn_sm_state(0),
      R => sig_rst2sgcntlr_reset
    );
\sig_shtdwn_sm_state_reg[0]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_sig_shtdwn_sm_state[0]_i_3\,
      I1 => \n_0_sig_shtdwn_sm_state[0]_i_4\,
      O => \n_0_sig_shtdwn_sm_state_reg[0]_i_2\,
      S => sig_shtdwn_sm_state(2)
    );
\sig_shtdwn_sm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_shtdwn_sm_state_ns(1),
      Q => sig_shtdwn_sm_state(1),
      R => sig_rst2sgcntlr_reset
    );
\sig_shtdwn_sm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_shtdwn_sm_state_ns(2),
      Q => sig_shtdwn_sm_state(2),
      R => sig_rst2sgcntlr_reset
    );
\sig_shtdwn_sm_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_shtdwn_sm_state_ns(3),
      Q => sig_shtdwn_sm_state(3),
      R => sig_rst2sgcntlr_reset
    );
sig_sts_sm_pop_mm2s_sts_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
    port map (
      I0 => sig_halt_status,
      I1 => sig_sts_sm_state(1),
      I2 => sig_reg2cntlr_sg_mode,
      I3 => sig_dm_mm2s_sts_tvalid,
      I4 => sig_sts_sm_state(0),
      O => sig_sts_sm_pop_mm2s_sts_ns
    );
sig_sts_sm_pop_mm2s_sts_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sts_sm_pop_mm2s_sts_ns,
      Q => \^e\(0),
      R => sig_rst2sgcntlr_reset
    );
sig_sts_sm_pop_s2mm_sts_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
    port map (
      I0 => sig_dm_s2mm_sts_tvalid,
      I1 => sig_reg2cntlr_sg_mode,
      I2 => sig_halt_status,
      I3 => sig_sts_sm_state(1),
      I4 => sig_sts_sm_state(0),
      O => sig_sts_sm_pop_s2mm_sts_ns
    );
sig_sts_sm_pop_s2mm_sts_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sts_sm_pop_s2mm_sts_ns,
      Q => \^o4\(0),
      R => sig_rst2sgcntlr_reset
    );
sig_sts_sm_push_updt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => sig_dm_status_empty,
      I1 => sig_sts_sm_state(0),
      I2 => sig_sts_sm_state(1),
      O => sig_sts_sm_push_updt_ns
    );
sig_sts_sm_push_updt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sts_sm_push_updt_ns,
      Q => sig_sts_sm_push_updt,
      R => sig_rst2sgcntlr_reset
    );
\sig_sts_sm_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000007F"
    )
    port map (
      I0 => sig_sts_sm_state(0),
      I1 => sig_dm_mm2s_sts_tvalid,
      I2 => sig_reg2cntlr_sg_mode,
      I3 => sig_sts_sm_state(1),
      I4 => sig_halt_status,
      I5 => \n_0_sig_sts_sm_state[0]_i_2\,
      O => sig_sts_sm_state_ns(0)
    );
\sig_sts_sm_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4070404040404040"
    )
    port map (
      I0 => sig_dm_status_empty,
      I1 => sig_sts_sm_state(0),
      I2 => sig_sts_sm_state(1),
      I3 => sig_halt_status,
      I4 => sig_reg2cntlr_sg_mode,
      I5 => sig_dm_s2mm_sts_tvalid,
      O => \n_0_sig_sts_sm_state[0]_i_2\
    );
\sig_sts_sm_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F80F000FF80"
    )
    port map (
      I0 => sig_dm_mm2s_sts_tvalid,
      I1 => sig_reg2cntlr_sg_mode,
      I2 => sig_sts_sm_state(0),
      I3 => sig_sts_sm_state(1),
      I4 => sig_halt_status,
      I5 => sig_dm_status_empty,
      O => sig_sts_sm_state_ns(1)
    );
\sig_sts_sm_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sts_sm_state_ns(0),
      Q => sig_sts_sm_state(0),
      R => sig_rst2sgcntlr_reset
    );
\sig_sts_sm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sts_sm_state_ns(1),
      Q => sig_sts_sm_state(1),
      R => sig_rst2sgcntlr_reset
    );
\sig_updt_filter_cntr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000003332"
    )
    port map (
      I0 => sig_updt_filter_cntr(1),
      I1 => sig_updt_filter_cntr(0),
      I2 => sig_updt_filter_cntr(2),
      I3 => sig_updt_filter_cntr(3),
      I4 => sig_pop_dm_status_reg,
      I5 => sig_rst2sgcntlr_reset,
      O => \n_0_sig_updt_filter_cntr[0]_i_1\
    );
\sig_updt_filter_cntr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009998"
    )
    port map (
      I0 => sig_updt_filter_cntr(1),
      I1 => sig_updt_filter_cntr(0),
      I2 => sig_updt_filter_cntr(2),
      I3 => sig_updt_filter_cntr(3),
      I4 => sig_pop_dm_status_reg,
      I5 => sig_rst2sgcntlr_reset,
      O => \n_0_sig_updt_filter_cntr[1]_i_1\
    );
\sig_updt_filter_cntr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000E1E0"
    )
    port map (
      I0 => sig_updt_filter_cntr(1),
      I1 => sig_updt_filter_cntr(0),
      I2 => sig_updt_filter_cntr(2),
      I3 => sig_updt_filter_cntr(3),
      I4 => sig_pop_dm_status_reg,
      I5 => sig_rst2sgcntlr_reset,
      O => \n_0_sig_updt_filter_cntr[2]_i_1\
    );
\sig_updt_filter_cntr[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^sig_sgcntl2sg_updsts_tvalid\,
      I1 => sts_queue_full,
      O => sig_pop_dm_status_reg
    );
\sig_updt_filter_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00FFFFFE00FE00"
    )
    port map (
      I0 => sig_updt_filter_cntr(1),
      I1 => sig_updt_filter_cntr(0),
      I2 => sig_updt_filter_cntr(2),
      I3 => sig_updt_filter_cntr(3),
      I4 => sts_queue_full,
      I5 => \^sig_sgcntl2sg_updsts_tvalid\,
      O => \n_0_sig_updt_filter_cntr[3]_i_1\
    );
\sig_updt_filter_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_updt_filter_cntr[0]_i_1\,
      Q => sig_updt_filter_cntr(0),
      R => '0'
    );
\sig_updt_filter_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_updt_filter_cntr[1]_i_1\,
      Q => sig_updt_filter_cntr(1),
      R => '0'
    );
\sig_updt_filter_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_updt_filter_cntr[2]_i_1\,
      Q => sig_updt_filter_cntr(2),
      R => '0'
    );
\sig_updt_filter_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_updt_filter_cntr[3]_i_1\,
      Q => sig_updt_filter_cntr(3),
      R => sig_rst2sgcntlr_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_cdma_0_axi_datamover_cmd_status is
  port (
    sig_init_reg2 : out STD_LOGIC;
    sig_dm_s2mm_cmd_tready : out STD_LOGIC;
    sig_stat2wsc_status_ready : out STD_LOGIC;
    O1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 60 downto 0 );
    O2 : out STD_LOGIC;
    sig_s2mm2cntl_sts_tvalid : out STD_LOGIC;
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    O10 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_mmap_reset_reg : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    I3 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cntl2s2mm_cmd_tvalid : in STD_LOGIC;
    sig_reg2cntlr_sg_mode : in STD_LOGIC;
    sig_sgcntl2s2mm_cmd_tvalid : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sgcntl2s2mm_halt : in STD_LOGIC;
    sig_cntl2s2mm_sts_tready : in STD_LOGIC;
    sig_calc_error_pushed : in STD_LOGIC;
    I4 : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    I7 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I8 : in STD_LOGIC_VECTOR ( 60 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0_axi_datamover_cmd_status : entity is "axi_datamover_cmd_status";
end axi_cdma_0_axi_datamover_cmd_status;

architecture STRUCTURE of axi_cdma_0_axi_datamover_cmd_status is
  signal \^sig_init_reg2\ : STD_LOGIC;
begin
  sig_init_reg2 <= \^sig_init_reg2\;
\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO\: entity work.\axi_cdma_0_axi_datamover_fifo__parameterized0\
    port map (
      D(6 downto 0) => D(6 downto 0),
      I2 => I2,
      I6(0) => I6(0),
      I7 => I7,
      O1 => sig_stat2wsc_status_ready,
      O10(6 downto 0) => O10(6 downto 0),
      O2 => O2,
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      sig_cntl2s2mm_sts_tready => sig_cntl2s2mm_sts_tready,
      sig_init_reg2 => \^sig_init_reg2\,
      sig_mmap_reset_reg => sig_mmap_reset_reg,
      sig_reg2cntlr_sg_mode => sig_reg2cntlr_sg_mode,
      sig_s2mm2cntl_sts_tvalid => sig_s2mm2cntl_sts_tvalid,
      sig_sgcntl2s2mm_halt => sig_sgcntl2s2mm_halt,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
I_CMD_FIFO: entity work.axi_cdma_0_axi_datamover_fifo
    port map (
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I8(60 downto 0) => I8(60 downto 0),
      O1 => O1,
      Q(60 downto 0) => Q(60 downto 0),
      SR(0) => SR(0),
      \in\(0) => \in\(0),
      m_axi_aclk => m_axi_aclk,
      sig_calc_error_pushed => sig_calc_error_pushed,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cntl2s2mm_cmd_tvalid => sig_cntl2s2mm_cmd_tvalid,
      sig_dm_s2mm_cmd_tready => sig_dm_s2mm_cmd_tready,
      sig_init_reg2 => \^sig_init_reg2\,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_mmap_reset_reg => sig_mmap_reset_reg,
      sig_reg2cntlr_sg_mode => sig_reg2cntlr_sg_mode,
      sig_sgcntl2s2mm_cmd_tvalid => sig_sgcntl2s2mm_cmd_tvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_cdma_0_axi_datamover_cmd_status_11 is
  port (
    sig_stat2rsc_status_ready : out STD_LOGIC;
    O1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 60 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_mm2s2cntl_sts_tvalid : out STD_LOGIC;
    sig_sm_state_ns1 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    O7 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    I2 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_init_reg : in STD_LOGIC;
    sig_s2mm2cntl_sts_tvalid : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_dm_s2mm_cmd_tready : in STD_LOGIC;
    cdma_tvect_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_reg2cntlr_sg_mode : in STD_LOGIC;
    sig_fetch_update_empty : in STD_LOGIC;
    sig_sg2sgcntlr_ftch_desc_available : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sgcntl2s2mm_halt : in STD_LOGIC;
    sig_cntl2mm2s_sts_tready : in STD_LOGIC;
    sig_cntl2s2mm_cmd_tvalid : in STD_LOGIC;
    sig_sgcntl2mm2s_cmd_tvalid : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC;
    sig_calc_error_pushed : in STD_LOGIC;
    sig_sm_halt_reg : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    I8 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I9 : in STD_LOGIC_VECTOR ( 60 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0_axi_datamover_cmd_status_11 : entity is "axi_datamover_cmd_status";
end axi_cdma_0_axi_datamover_cmd_status_11;

architecture STRUCTURE of axi_cdma_0_axi_datamover_cmd_status_11 is
  signal \^sig_sm_state_ns1\ : STD_LOGIC;
begin
  sig_sm_state_ns1 <= \^sig_sm_state_ns1\;
\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO\: entity work.\axi_cdma_0_axi_datamover_fifo__parameterized0_14\
    port map (
      D(0) => D(0),
      E(0) => E(0),
      I3(2 downto 0) => I3(2 downto 0),
      I4(6 downto 0) => I4(6 downto 0),
      I8 => I8,
      O1 => sig_stat2rsc_status_ready,
      O2 => O2,
      O7(6 downto 0) => O7(6 downto 0),
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_cntl2mm2s_sts_tready => sig_cntl2mm2s_sts_tready,
      sig_init_reg => sig_init_reg,
      sig_init_reg2 => sig_init_reg2,
      sig_mm2s2cntl_sts_tvalid => sig_mm2s2cntl_sts_tvalid,
      sig_reg2cntlr_sg_mode => sig_reg2cntlr_sg_mode,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_s2mm2cntl_sts_tvalid => sig_s2mm2cntl_sts_tvalid,
      sig_sgcntl2s2mm_halt => sig_sgcntl2s2mm_halt,
      sig_sm_state_ns1 => \^sig_sm_state_ns1\
    );
I_CMD_FIFO: entity work.axi_cdma_0_axi_datamover_fifo_15
    port map (
      I1 => I1,
      I2 => I2,
      I9(60 downto 0) => I9(60 downto 0),
      O1 => O1,
      O3 => O3,
      Q(60 downto 0) => Q(60 downto 0),
      SR(0) => SR(0),
      cdma_tvect_out(0) => cdma_tvect_out(0),
      \in\(0) => \in\(0),
      m_axi_aclk => m_axi_aclk,
      sig_calc_error_pushed => sig_calc_error_pushed,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_cntl2s2mm_cmd_tvalid => sig_cntl2s2mm_cmd_tvalid,
      sig_dm_s2mm_cmd_tready => sig_dm_s2mm_cmd_tready,
      sig_fetch_update_empty => sig_fetch_update_empty,
      sig_init_reg => sig_init_reg,
      sig_init_reg2 => sig_init_reg2,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_reg2cntlr_sg_mode => sig_reg2cntlr_sg_mode,
      sig_sg2sgcntlr_ftch_desc_available => sig_sg2sgcntlr_ftch_desc_available,
      sig_sgcntl2mm2s_cmd_tvalid => sig_sgcntl2mm2s_cmd_tvalid,
      sig_sm_halt_reg => sig_sm_halt_reg,
      sig_sm_state_ns1 => \^sig_sm_state_ns1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_cdma_0_axi_sg_cmd_status is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    sig_stat2wsc_status_ready : out STD_LOGIC;
    O4 : out STD_LOGIC;
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    updt_decerr_i : out STD_LOGIC;
    updt_interr_i : out STD_LOGIC;
    updt_slverr_i : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    p_18_out : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    p_16_out : in STD_LOGIC;
    sig_cmd_reg_empty : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    sig_rst2sg_resetn : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I5 : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0_axi_sg_cmd_status : entity is "axi_sg_cmd_status";
end axi_cdma_0_axi_sg_cmd_status;

architecture STRUCTURE of axi_cdma_0_axi_sg_cmd_status is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO\: entity work.\axi_cdma_0_axi_sg_fifo__parameterized0\
    port map (
      D(3 downto 0) => D(3 downto 0),
      I1 => \^o1\,
      I2 => I2,
      O1 => sig_stat2wsc_status_ready,
      O2 => \^o2\,
      O5 => O5,
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      p_16_out => p_16_out,
      sig_rst2sg_resetn => sig_rst2sg_resetn,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid,
      updt_decerr_i => updt_decerr_i,
      updt_interr_i => updt_interr_i,
      updt_slverr_i => updt_slverr_i
    );
I_CMD_FIFO: entity work.axi_cdma_0_axi_sg_fifo
    port map (
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5(27 downto 0) => I5(27 downto 0),
      O1 => \^o1\,
      O2 => \^o2\,
      O3 => O3,
      O4 => O4,
      O5 => sig_cmd2mstr_cmd_valid,
      O6 => O6,
      Q(32 downto 0) => Q(32 downto 0),
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      p_18_out => p_18_out,
      sig_cmd_reg_empty => sig_cmd_reg_empty
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_cdma_0_axi_sg_cmd_status_1 is
  port (
    s_axis_ftch_cmd_tready : out STD_LOGIC;
    sig_stat2rsc_status_ready : out STD_LOGIC;
    O1 : out STD_LOGIC;
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    ftch_decerr_i : out STD_LOGIC;
    ftch_interr_i : out STD_LOGIC;
    ftch_slverr_i : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    s_axis_ftch_cmd_tvalid : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    p_16_out : in STD_LOGIC;
    sig_cmd_reg_empty : in STD_LOGIC;
    I3 : in STD_LOGIC;
    sig_btt_is_zero_reg : in STD_LOGIC;
    I4 : in STD_LOGIC_VECTOR ( 26 downto 0 );
    sig_init_reg2 : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_addr2rsc_cmd_fifo_empty : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I5 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0_axi_sg_cmd_status_1 : entity is "axi_sg_cmd_status";
end axi_cdma_0_axi_sg_cmd_status_1;

architecture STRUCTURE of axi_cdma_0_axi_sg_cmd_status_1 is
begin
\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO\: entity work.\axi_cdma_0_axi_sg_fifo__parameterized0_3\
    port map (
      I2 => I2,
      I5(3 downto 0) => I5(3 downto 0),
      O1 => sig_stat2rsc_status_ready,
      O5 => O5,
      SR(0) => SR(0),
      ftch_decerr_i => ftch_decerr_i,
      ftch_interr_i => ftch_interr_i,
      ftch_slverr_i => ftch_slverr_i,
      m_axi_aclk => m_axi_aclk,
      p_16_out => p_16_out,
      sig_init_reg => sig_init_reg,
      sig_init_reg2 => sig_init_reg2,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid
    );
I_CMD_FIFO: entity work.axi_cdma_0_axi_sg_fifo_4
    port map (
      D(0) => D(0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4(26 downto 0) => I4(26 downto 0),
      O1 => O1,
      O2 => sig_cmd2mstr_cmd_valid,
      O3 => O2,
      Q(32 downto 0) => Q(32 downto 0),
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      s_axis_ftch_cmd_tready => s_axis_ftch_cmd_tready,
      s_axis_ftch_cmd_tvalid => s_axis_ftch_cmd_tvalid,
      sig_addr2rsc_cmd_fifo_empty => sig_addr2rsc_cmd_fifo_empty,
      sig_btt_is_zero_reg => sig_btt_is_zero_reg,
      sig_cmd_reg_empty => sig_cmd_reg_empty,
      sig_halt_reg => sig_halt_reg,
      sig_init_reg => sig_init_reg,
      sig_init_reg2 => sig_init_reg2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_cdma_0_axi_sg_ftch_mngr is
  port (
    ch2_ftch_active : out STD_LOGIC;
    O1 : out STD_LOGIC;
    ch1_active_i : out STD_LOGIC;
    ch2_stale_descriptor : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 22 downto 0 );
    O2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    p_16_out : out STD_LOGIC;
    sig_sg2sgcntlr_ftch_idle : out STD_LOGIC;
    ch1_sg_idle : out STD_LOGIC;
    s_axis_ftch_cmd_tvalid : out STD_LOGIC;
    O3 : out STD_LOGIC;
    cdma_tvect_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 25 downto 0 );
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    sg_ftch_error0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 25 downto 0 );
    m_axi_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    sig_rst2sg_resetn : in STD_LOGIC;
    I2 : in STD_LOGIC;
    ftch_decerr_i : in STD_LOGIC;
    ftch_interr_i : in STD_LOGIC;
    ftch_slverr_i : in STD_LOGIC;
    I3 : in STD_LOGIC;
    s_axis_ftch_cmd_tready : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_ftch_queue_empty : in STD_LOGIC;
    I4 : in STD_LOGIC;
    ch1_ftch_active : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    O18 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O17 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ch1_nxtdesc_wren : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ftch_stale_desc : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0_axi_sg_ftch_mngr : entity is "axi_sg_ftch_mngr";
end axi_cdma_0_axi_sg_ftch_mngr;

architecture STRUCTURE of axi_cdma_0_axi_sg_ftch_mngr is
  signal \^d\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \^cdma_tvect_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ch1_sg_idle\ : STD_LOGIC;
  signal ftch_cs : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ftch_decerr : STD_LOGIC;
  signal ftch_done : STD_LOGIC;
  signal ftch_interr : STD_LOGIC;
  signal ftch_ns : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ftch_slverr : STD_LOGIC;
begin
  D(25 downto 0) <= \^d\(25 downto 0);
  cdma_tvect_out(0) <= \^cdma_tvect_out\(0);
  ch1_sg_idle <= \^ch1_sg_idle\;
I_FTCH_CMDSTS_IF: entity work.axi_cdma_0_axi_sg_ftch_cmdsts_if
    port map (
      D(0) => ftch_ns(1),
      I2 => I2,
      O1 => \^cdma_tvect_out\(0),
      Q(1 downto 0) => ftch_cs(1 downto 0),
      SR(0) => SR(0),
      ftch_decerr => ftch_decerr,
      ftch_decerr_i => ftch_decerr_i,
      ftch_done => ftch_done,
      ftch_interr => ftch_interr,
      ftch_interr_i => ftch_interr_i,
      ftch_slverr => ftch_slverr,
      ftch_slverr_i => ftch_slverr_i,
      m_axi_aclk => m_axi_aclk,
      p_16_out => p_16_out,
      s_axis_ftch_cmd_tready => s_axis_ftch_cmd_tready,
      s_axis_ftch_cmd_tvalid => s_axis_ftch_cmd_tvalid,
      sig_rst2sg_resetn => sig_rst2sg_resetn
    );
I_FTCH_PNTR_MNGR: entity work.axi_cdma_0_axi_sg_ftch_pntr
    port map (
      CO(0) => CO(0),
      D(25 downto 0) => \^d\(25 downto 0),
      I1 => I1,
      I3 => I3,
      I6(31 downto 0) => I6(31 downto 0),
      O17(31 downto 0) => O17(31 downto 0),
      O18(8 downto 0) => O18(8 downto 0),
      O2(31 downto 0) => O2(31 downto 0),
      S(0) => S(0),
      SR(0) => SR(0),
      ch1_ftch_active => ch1_ftch_active,
      ch1_nxtdesc_wren => ch1_nxtdesc_wren,
      ch1_sg_idle => \^ch1_sg_idle\,
      m_axi_aclk => m_axi_aclk,
      \out\(22 downto 0) => \out\(22 downto 0),
      sig_rst2sg_resetn => sig_rst2sg_resetn
    );
I_FTCH_SG: entity work.axi_cdma_0_axi_sg_ftch_sm
    port map (
      D(0) => ftch_ns(1),
      E(0) => E(0),
      I1 => \^cdma_tvect_out\(0),
      I2(25 downto 0) => \^d\(25 downto 0),
      I4 => I4,
      I5(0) => I5(0),
      O1 => ch2_ftch_active,
      O2 => O1,
      O3 => O3,
      O4 => O4,
      O5 => O5,
      O6 => O6,
      O7 => O7,
      O8(25 downto 0) => Q(25 downto 0),
      Q(1 downto 0) => ftch_cs(1 downto 0),
      SR(0) => SR(0),
      ch1_active_i => ch1_active_i,
      ch1_ftch_active => ch1_ftch_active,
      ch1_ftch_queue_empty => ch1_ftch_queue_empty,
      ch1_sg_idle => \^ch1_sg_idle\,
      ch2_stale_descriptor => ch2_stale_descriptor,
      ftch_decerr => ftch_decerr,
      ftch_done => ftch_done,
      ftch_interr => ftch_interr,
      ftch_slverr => ftch_slverr,
      ftch_stale_desc => ftch_stale_desc,
      m_axi_aclk => m_axi_aclk,
      sg_ftch_error0 => sg_ftch_error0,
      sig_rst2sg_resetn => sig_rst2sg_resetn,
      sig_sg2sgcntlr_ftch_idle => sig_sg2sgcntlr_ftch_idle
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_cdma_0_axi_sg_ftch_q_mngr is
  port (
    ch1_ftch_queue_empty : out STD_LOGIC;
    m_axis_ftch1_tdata_new : out STD_LOGIC_VECTOR ( 118 downto 0 );
    sig_sg2sgcntlr_ftch_desc_available : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    in0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_nxtdesc_wren : out STD_LOGIC;
    ftch_stale_desc : out STD_LOGIC;
    O1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 25 downto 0 );
    O2 : out STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_rst2sg_resetn : in STD_LOGIC;
    sig_sgcntlr2sg_desc_flush : in STD_LOGIC;
    ch1_ftch_active : in STD_LOGIC;
    ch2_ftch_active : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ftch_cmnd_data : in STD_LOGIC_VECTOR ( 26 downto 0 );
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_rlast : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    data_concat : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sgcntl2sg_ftch_tready : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    O23 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_reg2sg_tailpntr_updated : in STD_LOGIC;
    I7 : in STD_LOGIC;
    ch1_sg_idle : in STD_LOGIC;
    cyclic_enable : in STD_LOGIC;
    sig_sg2reg_ftch_error_addr : in STD_LOGIC_VECTOR ( 25 downto 0 );
    sg_updt_error : in STD_LOGIC;
    sg_ftch_error : in STD_LOGIC;
    sig_sgcntlr2reg_new_curdesc_wren : in STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 25 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0_axi_sg_ftch_q_mngr : entity is "axi_sg_ftch_q_mngr";
end axi_cdma_0_axi_sg_ftch_q_mngr;

architecture STRUCTURE of axi_cdma_0_axi_sg_ftch_q_mngr is
  signal ch1_ftch_pause : STD_LOGIC;
  signal ch1_ftch_queue_full : STD_LOGIC;
  signal ch1_ftch_tready : STD_LOGIC;
  signal \^ch1_nxtdesc_wren\ : STD_LOGIC;
  signal ch2_ftch_pause : STD_LOGIC;
  signal ch2_ftch_queue_empty : STD_LOGIC;
  signal ch2_ftch_queue_full : STD_LOGIC;
  signal counter : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data_concat_tlast : STD_LOGIC;
  attribute MARK_DEBUG : boolean;
  attribute MARK_DEBUG of data_concat_tlast : signal is std.standard.true;
  signal data_concat_valid : STD_LOGIC;
  attribute MARK_DEBUG of data_concat_valid : signal is std.standard.true;
  signal lsbnxtdesc_tready : STD_LOGIC;
  signal \^m_axis_ftch1_tdata_new\ : STD_LOGIC_VECTOR ( 118 downto 0 );
  signal \n_0_GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_i_1\ : STD_LOGIC;
  signal \n_0_GEN_STALE_DESC_CHECK.ftch_stale_desc_i_1\ : STD_LOGIC;
  signal \n_0_GEN_STALE_DESC_CHECK.ftch_stale_desc_i_2\ : STD_LOGIC;
  signal \n_0_GEN_STALE_DESC_CHECK.ftch_stale_desc_i_4\ : STD_LOGIC;
  signal \n_0_nxtdesc_int[0]_i_1\ : STD_LOGIC;
  signal \n_0_nxtdesc_int[1]_i_1\ : STD_LOGIC;
  signal \n_0_nxtdesc_int[2]_i_1\ : STD_LOGIC;
  signal \n_0_nxtdesc_int[3]_i_1\ : STD_LOGIC;
  signal \n_0_nxtdesc_int[4]_i_1\ : STD_LOGIC;
  signal \n_0_nxtdesc_int[5]_i_1\ : STD_LOGIC;
  signal \n_172_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_173_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_174_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_175_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_176_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_177_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_178_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_179_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_180_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_181_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_182_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_183_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_184_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_185_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_186_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_187_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_188_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_189_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_190_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_191_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_192_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_193_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_194_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_195_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_196_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_197_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_198_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_199_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_200_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_201_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_202_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_203_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_204_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_205_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_206_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_207_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_208_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_209_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_210_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_211_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_212_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_213_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_214_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_215_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_216_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_217_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_218_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_219_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_220_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_221_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_222_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_223_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_224_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_225_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_226_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_227_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_228_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_229_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_230_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_231_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_232_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_233_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_234_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_235_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_238_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_239_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_240_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_241_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_242_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_243_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_244_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_245_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_246_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_247_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_248_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_249_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_250_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_251_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_252_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_253_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_254_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_255_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_256_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_257_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_258_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_259_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_260_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_261_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_262_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_263_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_264_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_265_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_266_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_267_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_268_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_269_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_270_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_271_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_272_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_273_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_274_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_275_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_276_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_277_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_278_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_279_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_280_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_281_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_282_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_283_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_284_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_285_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_286_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_287_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_288_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_289_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_290_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_291_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_292_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_293_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_294_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_295_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_296_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_297_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_298_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_299_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_300_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_301_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_302_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_303_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_304_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_305_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_306_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_307_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_308_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_309_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_310_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_311_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_312_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_313_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_314_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_315_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_316_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_317_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_318_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_319_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_320_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_321_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_322_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_323_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_324_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_325_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_326_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_327_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_328_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_329_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_330_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_331_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_332_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_333_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_334_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_335_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_336_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_337_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_338_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_339_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_340_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_341_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_342_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_343_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_344_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_345_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_346_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_347_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_348_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_349_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_350_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_351_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_352_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_353_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_354_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_355_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_356_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_357_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_358_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_359_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_360_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_361_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_362_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_363_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_364_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_365_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_366_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_367_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_368_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_369_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_370_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_371_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_372_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_373_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_374_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_375_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_376_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_377_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_378_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_379_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_380_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_381_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_382_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_383_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_384_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_385_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_386_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_387_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_388_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_389_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_390_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_391_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_392_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_393_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_394_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_395_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_396_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_397_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_398_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_399_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_400_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_401_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_402_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_403_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_404_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_405_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_406_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_407_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_408_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_409_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_410_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_411_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_412_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_413_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_414_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_415_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_416_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_417_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_418_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_419_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_420_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_421_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_422_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_423_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_424_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_425_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_426_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_427_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_428_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_429_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_430_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_431_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_432_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_433_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_434_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_435_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_436_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_437_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_438_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_439_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_440_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_441_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_442_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_443_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_444_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_445_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_446_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_447_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_448_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_449_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_450_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_451_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_452_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_453_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_454_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_455_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_456_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_457_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_458_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_459_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_460_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_461_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_462_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_463_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_464_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_465_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_466_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_467_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_468_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_469_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_470_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_471_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_472_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_473_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_474_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_475_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_476_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_477_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_478_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_479_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_480_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_481_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_482_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_483_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_484_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_485_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_486_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_487_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_488_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_489_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_490_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_491_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_492_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_493_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_494_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_495_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_496_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_497_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_498_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_499_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_500_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_501_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_502_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal \n_503_GEN_QUEUE.FTCH_QUEUE_I\ : STD_LOGIC;
  signal nxtdesc_int : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_2_out : STD_LOGIC;
  signal p_3_out : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal p_4_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal sig_sg2sgcntlr_ftch_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_sg2sgcntlr_ftch_tdata_new : STD_LOGIC_VECTOR ( 95 downto 87 );
  signal sig_sg2sgcntlr_ftch_tlast : STD_LOGIC;
  signal sig_sg2sgcntlr_ftch_tvalid : STD_LOGIC;
  signal sig_sg2sgcntlr_ftch_tvalid_new : STD_LOGIC;
  signal tlast_new : STD_LOGIC;
  attribute MARK_DEBUG of tlast_new : signal is std.standard.true;
  signal tvalid_new : STD_LOGIC;
  attribute MARK_DEBUG of tvalid_new : signal is std.standard.true;
  attribute C_ASYNC : integer;
  attribute C_ASYNC of \GEN_QUEUE.FTCH_QUEUE_I\ : label is 0;
  attribute C_AXIS_IS_ASYNC : integer;
  attribute C_AXIS_IS_ASYNC of \GEN_QUEUE.FTCH_QUEUE_I\ : label is 0;
  attribute C_ENABLE_CDMA : integer;
  attribute C_ENABLE_CDMA of \GEN_QUEUE.FTCH_QUEUE_I\ : label is 1;
  attribute C_ENABLE_MULTI_CHANNEL : integer;
  attribute C_ENABLE_MULTI_CHANNEL of \GEN_QUEUE.FTCH_QUEUE_I\ : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \GEN_QUEUE.FTCH_QUEUE_I\ : label is "zynq";
  attribute C_INCLUDE_MM2S : integer;
  attribute C_INCLUDE_MM2S of \GEN_QUEUE.FTCH_QUEUE_I\ : label is 1;
  attribute C_INCLUDE_S2MM : integer;
  attribute C_INCLUDE_S2MM of \GEN_QUEUE.FTCH_QUEUE_I\ : label is 0;
  attribute C_M_AXIS_SG_TDATA_WIDTH : integer;
  attribute C_M_AXIS_SG_TDATA_WIDTH of \GEN_QUEUE.FTCH_QUEUE_I\ : label is 32;
  attribute C_M_AXI_SG_ADDR_WIDTH : integer;
  attribute C_M_AXI_SG_ADDR_WIDTH of \GEN_QUEUE.FTCH_QUEUE_I\ : label is 32;
  attribute C_SG2_WORDS_TO_FETCH : integer;
  attribute C_SG2_WORDS_TO_FETCH of \GEN_QUEUE.FTCH_QUEUE_I\ : label is 4;
  attribute C_SG_FTCH_DESC2QUEUE : integer;
  attribute C_SG_FTCH_DESC2QUEUE of \GEN_QUEUE.FTCH_QUEUE_I\ : label is 4;
  attribute C_SG_WORDS_TO_FETCH : integer;
  attribute C_SG_WORDS_TO_FETCH of \GEN_QUEUE.FTCH_QUEUE_I\ : label is 8;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \GEN_QUEUE.FTCH_QUEUE_I\ : label is "yes";
  attribute KEEP : string;
  attribute KEEP of \counter_reg[0]\ : label is "yes";
  attribute mark_debug_string : string;
  attribute mark_debug_string of \counter_reg[0]\ : label is "true";
  attribute KEEP of \counter_reg[1]\ : label is "yes";
  attribute mark_debug_string of \counter_reg[1]\ : label is "true";
  attribute KEEP of \counter_reg[2]\ : label is "yes";
  attribute mark_debug_string of \counter_reg[2]\ : label is "true";
  attribute KEEP of \counter_reg[3]\ : label is "yes";
  attribute mark_debug_string of \counter_reg[3]\ : label is "true";
  attribute KEEP of \counter_reg[4]\ : label is "yes";
  attribute mark_debug_string of \counter_reg[4]\ : label is "true";
  attribute KEEP of \counter_reg[5]\ : label is "yes";
  attribute mark_debug_string of \counter_reg[5]\ : label is "true";
  attribute KEEP of \counter_reg[6]\ : label is "yes";
  attribute mark_debug_string of \counter_reg[6]\ : label is "true";
  attribute KEEP of \counter_reg[7]\ : label is "yes";
  attribute mark_debug_string of \counter_reg[7]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[0]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[0]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[10]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[10]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[11]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[11]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[12]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[12]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[13]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[13]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[14]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[14]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[15]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[15]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[16]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[16]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[17]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[17]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[18]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[18]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[19]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[19]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[1]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[1]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[20]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[20]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[21]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[21]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[22]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[22]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[23]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[23]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[24]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[24]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[25]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[25]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[26]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[26]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[27]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[27]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[28]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[28]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[29]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[29]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[2]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[2]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[30]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[30]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[31]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[31]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[3]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[3]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[4]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[4]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[5]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[5]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[6]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[6]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[7]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[7]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[8]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[8]\ : label is "true";
  attribute KEEP of \nxtdesc_int_reg[9]\ : label is "yes";
  attribute mark_debug_string of \nxtdesc_int_reg[9]\ : label is "true";
begin
  ch1_nxtdesc_wren <= \^ch1_nxtdesc_wren\;
  in0(0) <= counter(0);
  m_axis_ftch1_tdata_new(118 downto 0) <= \^m_axis_ftch1_tdata_new\(118 downto 0);
  \out\(31 downto 0) <= nxtdesc_int(31 downto 0);
\CDMA_REG2.data_concat_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => counter(4),
      D => m_axi_sg_rdata(0),
      Q => p_3_out(32),
      R => SR(0)
    );
\CDMA_REG2.data_concat_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => counter(4),
      D => m_axi_sg_rdata(1),
      Q => p_3_out(33),
      R => SR(0)
    );
\CDMA_REG2.data_concat_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => counter(4),
      D => m_axi_sg_rdata(2),
      Q => p_3_out(34),
      R => SR(0)
    );
\CDMA_REG2.data_concat_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => counter(4),
      D => m_axi_sg_rdata(3),
      Q => p_3_out(35),
      R => SR(0)
    );
\CDMA_REG2.data_concat_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => counter(4),
      D => m_axi_sg_rdata(4),
      Q => p_3_out(36),
      R => SR(0)
    );
\CDMA_REG2.data_concat_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => counter(4),
      D => m_axi_sg_rdata(5),
      Q => p_3_out(37),
      R => SR(0)
    );
\CDMA_REG2.data_concat_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => counter(4),
      D => m_axi_sg_rdata(6),
      Q => p_3_out(38),
      R => SR(0)
    );
\CDMA_REG2.data_concat_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => counter(4),
      D => m_axi_sg_rdata(7),
      Q => p_3_out(39),
      R => SR(0)
    );
\CDMA_REG2.data_concat_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => counter(4),
      D => m_axi_sg_rdata(8),
      Q => p_3_out(40),
      R => SR(0)
    );
\CDMA_REG2.data_concat_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => counter(4),
      D => m_axi_sg_rdata(9),
      Q => p_3_out(41),
      R => SR(0)
    );
\CDMA_REG2.data_concat_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => counter(4),
      D => m_axi_sg_rdata(10),
      Q => p_3_out(42),
      R => SR(0)
    );
\CDMA_REG2.data_concat_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => counter(4),
      D => m_axi_sg_rdata(11),
      Q => p_3_out(43),
      R => SR(0)
    );
\CDMA_REG2.data_concat_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => counter(4),
      D => m_axi_sg_rdata(12),
      Q => p_3_out(44),
      R => SR(0)
    );
\CDMA_REG2.data_concat_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => counter(4),
      D => m_axi_sg_rdata(13),
      Q => p_3_out(45),
      R => SR(0)
    );
\CDMA_REG2.data_concat_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => counter(4),
      D => m_axi_sg_rdata(14),
      Q => p_3_out(46),
      R => SR(0)
    );
\CDMA_REG2.data_concat_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => counter(4),
      D => m_axi_sg_rdata(15),
      Q => p_3_out(47),
      R => SR(0)
    );
\CDMA_REG2.data_concat_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => counter(4),
      D => m_axi_sg_rdata(16),
      Q => p_3_out(48),
      R => SR(0)
    );
\CDMA_REG2.data_concat_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => counter(4),
      D => m_axi_sg_rdata(17),
      Q => p_3_out(49),
      R => SR(0)
    );
\CDMA_REG2.data_concat_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => counter(4),
      D => m_axi_sg_rdata(18),
      Q => p_3_out(50),
      R => SR(0)
    );
\CDMA_REG2.data_concat_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => counter(4),
      D => m_axi_sg_rdata(19),
      Q => p_3_out(51),
      R => SR(0)
    );
\CDMA_REG2.data_concat_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => counter(4),
      D => m_axi_sg_rdata(20),
      Q => p_3_out(52),
      R => SR(0)
    );
\CDMA_REG2.data_concat_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => counter(4),
      D => m_axi_sg_rdata(21),
      Q => p_3_out(53),
      R => SR(0)
    );
\CDMA_REG2.data_concat_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => counter(4),
      D => m_axi_sg_rdata(22),
      Q => p_3_out(54),
      R => SR(0)
    );
\CDMA_REG2.data_concat_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => counter(4),
      D => m_axi_sg_rdata(23),
      Q => p_3_out(55),
      R => SR(0)
    );
\CDMA_REG2.data_concat_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => counter(4),
      D => m_axi_sg_rdata(24),
      Q => p_3_out(56),
      R => SR(0)
    );
\CDMA_REG2.data_concat_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => counter(4),
      D => m_axi_sg_rdata(25),
      Q => p_3_out(57),
      R => SR(0)
    );
\CDMA_REG2.data_concat_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => counter(4),
      D => m_axi_sg_rdata(26),
      Q => p_3_out(58),
      R => SR(0)
    );
\CDMA_REG2.data_concat_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => counter(4),
      D => m_axi_sg_rdata(27),
      Q => p_3_out(59),
      R => SR(0)
    );
\CDMA_REG2.data_concat_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => counter(4),
      D => m_axi_sg_rdata(28),
      Q => p_3_out(60),
      R => SR(0)
    );
\CDMA_REG2.data_concat_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => counter(4),
      D => m_axi_sg_rdata(29),
      Q => p_3_out(61),
      R => SR(0)
    );
\CDMA_REG2.data_concat_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => counter(4),
      D => m_axi_sg_rdata(30),
      Q => p_3_out(62),
      R => SR(0)
    );
\CDMA_REG2.data_concat_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => counter(4),
      D => m_axi_sg_rdata(31),
      Q => p_3_out(63),
      R => SR(0)
    );
\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => ch1_ftch_active,
      I1 => counter(1),
      I2 => m_axi_sg_rvalid,
      O => \n_0_GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_i_1\
    );
\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_i_1\,
      Q => \^ch1_nxtdesc_wren\,
      R => SR(0)
    );
\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0FFF08"
    )
    port map (
      I0 => \^ch1_nxtdesc_wren\,
      I1 => O23(0),
      I2 => sig_reg2sg_tailpntr_updated,
      I3 => I7,
      I4 => ch1_sg_idle,
      O => O1
    );
\GEN_QUEUE.FTCH_QUEUE_I\: entity work.axi_cdma_0_axi_sg_ftch_queue
    port map (
      ch1_cntrl_strm_stop => '0',
      ch2_sg_idle => '0',
      data_concat(95) => data_concat(0),
      data_concat(94 downto 64) => m_axi_sg_rdata(30 downto 0),
      data_concat(63 downto 0) => p_3_out(63 downto 0),
      data_concat_mcdma(63) => '0',
      data_concat_mcdma(62) => '0',
      data_concat_mcdma(61) => '0',
      data_concat_mcdma(60) => '0',
      data_concat_mcdma(59) => '0',
      data_concat_mcdma(58) => '0',
      data_concat_mcdma(57) => '0',
      data_concat_mcdma(56) => '0',
      data_concat_mcdma(55) => '0',
      data_concat_mcdma(54) => '0',
      data_concat_mcdma(53) => '0',
      data_concat_mcdma(52) => '0',
      data_concat_mcdma(51) => '0',
      data_concat_mcdma(50) => '0',
      data_concat_mcdma(49) => '0',
      data_concat_mcdma(48) => '0',
      data_concat_mcdma(47) => '0',
      data_concat_mcdma(46) => '0',
      data_concat_mcdma(45) => '0',
      data_concat_mcdma(44) => '0',
      data_concat_mcdma(43) => '0',
      data_concat_mcdma(42) => '0',
      data_concat_mcdma(41) => '0',
      data_concat_mcdma(40) => '0',
      data_concat_mcdma(39) => '0',
      data_concat_mcdma(38) => '0',
      data_concat_mcdma(37) => '0',
      data_concat_mcdma(36) => '0',
      data_concat_mcdma(35) => '0',
      data_concat_mcdma(34) => '0',
      data_concat_mcdma(33) => '0',
      data_concat_mcdma(32) => '0',
      data_concat_mcdma(31) => '0',
      data_concat_mcdma(30) => '0',
      data_concat_mcdma(29) => '0',
      data_concat_mcdma(28) => '0',
      data_concat_mcdma(27) => '0',
      data_concat_mcdma(26) => '0',
      data_concat_mcdma(25) => '0',
      data_concat_mcdma(24) => '0',
      data_concat_mcdma(23) => '0',
      data_concat_mcdma(22) => '0',
      data_concat_mcdma(21) => '0',
      data_concat_mcdma(20) => '0',
      data_concat_mcdma(19) => '0',
      data_concat_mcdma(18) => '0',
      data_concat_mcdma(17) => '0',
      data_concat_mcdma(16) => '0',
      data_concat_mcdma(15) => '0',
      data_concat_mcdma(14) => '0',
      data_concat_mcdma(13) => '0',
      data_concat_mcdma(12) => '0',
      data_concat_mcdma(11) => '0',
      data_concat_mcdma(10) => '0',
      data_concat_mcdma(9) => '0',
      data_concat_mcdma(8) => '0',
      data_concat_mcdma(7) => '0',
      data_concat_mcdma(6) => '0',
      data_concat_mcdma(5) => '0',
      data_concat_mcdma(4) => '0',
      data_concat_mcdma(3) => '0',
      data_concat_mcdma(2) => '0',
      data_concat_mcdma(1) => '0',
      data_concat_mcdma(0) => '0',
      data_concat_tlast => data_concat_tlast,
      data_concat_valid => data_concat_valid,
      desc1_flush => sig_sgcntlr2sg_desc_flush,
      desc2_flush => '0',
      ftch1_active => ch1_ftch_active,
      ftch1_pause => ch1_ftch_pause,
      ftch1_queue_empty => ch1_ftch_queue_empty,
      ftch1_queue_full => ch1_ftch_queue_full,
      ftch2_active => ch2_ftch_active,
      ftch2_pause => ch2_ftch_pause,
      ftch2_queue_empty => ch2_ftch_queue_empty,
      ftch2_queue_full => ch2_ftch_queue_full,
      ftch_cmnd_data(71) => '0',
      ftch_cmnd_data(70) => '0',
      ftch_cmnd_data(69) => '0',
      ftch_cmnd_data(68) => '0',
      ftch_cmnd_data(67) => '0',
      ftch_cmnd_data(66) => '0',
      ftch_cmnd_data(65) => '0',
      ftch_cmnd_data(64) => ch1_ftch_active,
      ftch_cmnd_data(63 downto 38) => ftch_cmnd_data(26 downto 1),
      ftch_cmnd_data(37) => '0',
      ftch_cmnd_data(36) => '0',
      ftch_cmnd_data(35) => '0',
      ftch_cmnd_data(34) => '0',
      ftch_cmnd_data(33) => '0',
      ftch_cmnd_data(32) => '0',
      ftch_cmnd_data(31) => '0',
      ftch_cmnd_data(30) => '0',
      ftch_cmnd_data(29) => '0',
      ftch_cmnd_data(28) => '0',
      ftch_cmnd_data(27) => '0',
      ftch_cmnd_data(26) => '0',
      ftch_cmnd_data(25) => '0',
      ftch_cmnd_data(24) => '0',
      ftch_cmnd_data(23) => '1',
      ftch_cmnd_data(22) => '0',
      ftch_cmnd_data(21) => '0',
      ftch_cmnd_data(20) => '0',
      ftch_cmnd_data(19) => '0',
      ftch_cmnd_data(18) => '0',
      ftch_cmnd_data(17) => '0',
      ftch_cmnd_data(16) => '0',
      ftch_cmnd_data(15) => '0',
      ftch_cmnd_data(14) => '0',
      ftch_cmnd_data(13) => '0',
      ftch_cmnd_data(12) => '0',
      ftch_cmnd_data(11) => '0',
      ftch_cmnd_data(10) => '0',
      ftch_cmnd_data(9) => '0',
      ftch_cmnd_data(8) => '0',
      ftch_cmnd_data(7) => '0',
      ftch_cmnd_data(6) => '0',
      ftch_cmnd_data(5) => ch1_ftch_active,
      ftch_cmnd_data(4) => ftch_cmnd_data(0),
      ftch_cmnd_data(3) => '0',
      ftch_cmnd_data(2) => '0',
      ftch_cmnd_data(1) => '0',
      ftch_cmnd_data(0) => '0',
      ftch_cmnd_wr => E(0),
      m_axi_primary_aclk => m_axi_aclk,
      m_axi_sg_aclk => m_axi_aclk,
      m_axi_sg_aresetn => sig_rst2sg_resetn,
      m_axis1_mm2s_tready => ch1_ftch_tready,
      m_axis2_mm2s_tready => p_2_out,
      m_axis_ftch1_desc_available => sig_sg2sgcntlr_ftch_desc_available,
      m_axis_ftch1_tdata(31 downto 0) => sig_sg2sgcntlr_ftch_tdata(31 downto 0),
      m_axis_ftch1_tdata_mcdma_new(63) => \n_172_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch1_tdata_mcdma_new(62) => \n_173_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch1_tdata_mcdma_new(61) => \n_174_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch1_tdata_mcdma_new(60) => \n_175_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch1_tdata_mcdma_new(59) => \n_176_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch1_tdata_mcdma_new(58) => \n_177_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch1_tdata_mcdma_new(57) => \n_178_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch1_tdata_mcdma_new(56) => \n_179_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch1_tdata_mcdma_new(55) => \n_180_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch1_tdata_mcdma_new(54) => \n_181_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch1_tdata_mcdma_new(53) => \n_182_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch1_tdata_mcdma_new(52) => \n_183_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch1_tdata_mcdma_new(51) => \n_184_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch1_tdata_mcdma_new(50) => \n_185_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch1_tdata_mcdma_new(49) => \n_186_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch1_tdata_mcdma_new(48) => \n_187_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch1_tdata_mcdma_new(47) => \n_188_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch1_tdata_mcdma_new(46) => \n_189_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch1_tdata_mcdma_new(45) => \n_190_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch1_tdata_mcdma_new(44) => \n_191_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch1_tdata_mcdma_new(43) => \n_192_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch1_tdata_mcdma_new(42) => \n_193_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch1_tdata_mcdma_new(41) => \n_194_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch1_tdata_mcdma_new(40) => \n_195_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch1_tdata_mcdma_new(39) => \n_196_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch1_tdata_mcdma_new(38) => \n_197_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch1_tdata_mcdma_new(37) => \n_198_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch1_tdata_mcdma_new(36) => \n_199_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch1_tdata_mcdma_new(35) => \n_200_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch1_tdata_mcdma_new(34) => \n_201_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch1_tdata_mcdma_new(33) => \n_202_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch1_tdata_mcdma_new(32) => \n_203_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch1_tdata_mcdma_new(31) => \n_204_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch1_tdata_mcdma_new(30) => \n_205_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch1_tdata_mcdma_new(29) => \n_206_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch1_tdata_mcdma_new(28) => \n_207_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch1_tdata_mcdma_new(27) => \n_208_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch1_tdata_mcdma_new(26) => \n_209_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch1_tdata_mcdma_new(25) => \n_210_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch1_tdata_mcdma_new(24) => \n_211_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch1_tdata_mcdma_new(23) => \n_212_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch1_tdata_mcdma_new(22) => \n_213_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch1_tdata_mcdma_new(21) => \n_214_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch1_tdata_mcdma_new(20) => \n_215_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch1_tdata_mcdma_new(19) => \n_216_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch1_tdata_mcdma_new(18) => \n_217_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch1_tdata_mcdma_new(17) => \n_218_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch1_tdata_mcdma_new(16) => \n_219_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch1_tdata_mcdma_new(15) => \n_220_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch1_tdata_mcdma_new(14) => \n_221_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch1_tdata_mcdma_new(13) => \n_222_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch1_tdata_mcdma_new(12) => \n_223_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch1_tdata_mcdma_new(11) => \n_224_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch1_tdata_mcdma_new(10) => \n_225_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch1_tdata_mcdma_new(9) => \n_226_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch1_tdata_mcdma_new(8) => \n_227_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch1_tdata_mcdma_new(7) => \n_228_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch1_tdata_mcdma_new(6) => \n_229_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch1_tdata_mcdma_new(5) => \n_230_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch1_tdata_mcdma_new(4) => \n_231_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch1_tdata_mcdma_new(3) => \n_232_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch1_tdata_mcdma_new(2) => \n_233_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch1_tdata_mcdma_new(1) => \n_234_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch1_tdata_mcdma_new(0) => \n_235_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch1_tdata_new(127 downto 96) => \^m_axis_ftch1_tdata_new\(118 downto 87),
      m_axis_ftch1_tdata_new(95 downto 87) => sig_sg2sgcntlr_ftch_tdata_new(95 downto 87),
      m_axis_ftch1_tdata_new(86 downto 0) => \^m_axis_ftch1_tdata_new\(86 downto 0),
      m_axis_ftch1_tlast => sig_sg2sgcntlr_ftch_tlast,
      m_axis_ftch1_tready => sig_sgcntl2sg_ftch_tready,
      m_axis_ftch1_tvalid => sig_sg2sgcntlr_ftch_tvalid,
      m_axis_ftch1_tvalid_new => sig_sg2sgcntlr_ftch_tvalid_new,
      m_axis_ftch2_desc_available => \n_464_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata(31) => \n_238_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata(30) => \n_239_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata(29) => \n_240_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata(28) => \n_241_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata(27) => \n_242_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata(26) => \n_243_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata(25) => \n_244_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata(24) => \n_245_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata(23) => \n_246_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata(22) => \n_247_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata(21) => \n_248_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata(20) => \n_249_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata(19) => \n_250_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata(18) => \n_251_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata(17) => \n_252_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata(16) => \n_253_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata(15) => \n_254_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata(14) => \n_255_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata(13) => \n_256_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata(12) => \n_257_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata(11) => \n_258_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata(10) => \n_259_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata(9) => \n_260_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata(8) => \n_261_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata(7) => \n_262_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata(6) => \n_263_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata(5) => \n_264_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata(4) => \n_265_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata(3) => \n_266_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata(2) => \n_267_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata(1) => \n_268_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata(0) => \n_269_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_mcdma_new(63) => \n_399_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_mcdma_new(62) => \n_400_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_mcdma_new(61) => \n_401_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_mcdma_new(60) => \n_402_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_mcdma_new(59) => \n_403_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_mcdma_new(58) => \n_404_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_mcdma_new(57) => \n_405_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_mcdma_new(56) => \n_406_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_mcdma_new(55) => \n_407_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_mcdma_new(54) => \n_408_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_mcdma_new(53) => \n_409_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_mcdma_new(52) => \n_410_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_mcdma_new(51) => \n_411_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_mcdma_new(50) => \n_412_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_mcdma_new(49) => \n_413_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_mcdma_new(48) => \n_414_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_mcdma_new(47) => \n_415_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_mcdma_new(46) => \n_416_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_mcdma_new(45) => \n_417_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_mcdma_new(44) => \n_418_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_mcdma_new(43) => \n_419_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_mcdma_new(42) => \n_420_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_mcdma_new(41) => \n_421_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_mcdma_new(40) => \n_422_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_mcdma_new(39) => \n_423_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_mcdma_new(38) => \n_424_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_mcdma_new(37) => \n_425_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_mcdma_new(36) => \n_426_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_mcdma_new(35) => \n_427_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_mcdma_new(34) => \n_428_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_mcdma_new(33) => \n_429_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_mcdma_new(32) => \n_430_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_mcdma_new(31) => \n_431_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_mcdma_new(30) => \n_432_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_mcdma_new(29) => \n_433_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_mcdma_new(28) => \n_434_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_mcdma_new(27) => \n_435_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_mcdma_new(26) => \n_436_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_mcdma_new(25) => \n_437_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_mcdma_new(24) => \n_438_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_mcdma_new(23) => \n_439_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_mcdma_new(22) => \n_440_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_mcdma_new(21) => \n_441_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_mcdma_new(20) => \n_442_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_mcdma_new(19) => \n_443_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_mcdma_new(18) => \n_444_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_mcdma_new(17) => \n_445_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_mcdma_new(16) => \n_446_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_mcdma_new(15) => \n_447_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_mcdma_new(14) => \n_448_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_mcdma_new(13) => \n_449_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_mcdma_new(12) => \n_450_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_mcdma_new(11) => \n_451_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_mcdma_new(10) => \n_452_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_mcdma_new(9) => \n_453_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_mcdma_new(8) => \n_454_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_mcdma_new(7) => \n_455_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_mcdma_new(6) => \n_456_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_mcdma_new(5) => \n_457_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_mcdma_new(4) => \n_458_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_mcdma_new(3) => \n_459_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_mcdma_new(2) => \n_460_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_mcdma_new(1) => \n_461_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_mcdma_new(0) => \n_462_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(127) => \n_271_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(126) => \n_272_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(125) => \n_273_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(124) => \n_274_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(123) => \n_275_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(122) => \n_276_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(121) => \n_277_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(120) => \n_278_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(119) => \n_279_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(118) => \n_280_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(117) => \n_281_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(116) => \n_282_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(115) => \n_283_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(114) => \n_284_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(113) => \n_285_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(112) => \n_286_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(111) => \n_287_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(110) => \n_288_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(109) => \n_289_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(108) => \n_290_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(107) => \n_291_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(106) => \n_292_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(105) => \n_293_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(104) => \n_294_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(103) => \n_295_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(102) => \n_296_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(101) => \n_297_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(100) => \n_298_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(99) => \n_299_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(98) => \n_300_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(97) => \n_301_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(96) => \n_302_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(95) => \n_303_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(94) => \n_304_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(93) => \n_305_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(92) => \n_306_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(91) => \n_307_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(90) => \n_308_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(89) => \n_309_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(88) => \n_310_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(87) => \n_311_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(86) => \n_312_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(85) => \n_313_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(84) => \n_314_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(83) => \n_315_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(82) => \n_316_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(81) => \n_317_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(80) => \n_318_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(79) => \n_319_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(78) => \n_320_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(77) => \n_321_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(76) => \n_322_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(75) => \n_323_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(74) => \n_324_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(73) => \n_325_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(72) => \n_326_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(71) => \n_327_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(70) => \n_328_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(69) => \n_329_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(68) => \n_330_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(67) => \n_331_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(66) => \n_332_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(65) => \n_333_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(64) => \n_334_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(63) => \n_335_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(62) => \n_336_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(61) => \n_337_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(60) => \n_338_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(59) => \n_339_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(58) => \n_340_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(57) => \n_341_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(56) => \n_342_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(55) => \n_343_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(54) => \n_344_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(53) => \n_345_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(52) => \n_346_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(51) => \n_347_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(50) => \n_348_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(49) => \n_349_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(48) => \n_350_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(47) => \n_351_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(46) => \n_352_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(45) => \n_353_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(44) => \n_354_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(43) => \n_355_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(42) => \n_356_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(41) => \n_357_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(40) => \n_358_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(39) => \n_359_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(38) => \n_360_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(37) => \n_361_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(36) => \n_362_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(35) => \n_363_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(34) => \n_364_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(33) => \n_365_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(32) => \n_366_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(31) => \n_367_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(30) => \n_368_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(29) => \n_369_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(28) => \n_370_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(27) => \n_371_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(26) => \n_372_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(25) => \n_373_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(24) => \n_374_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(23) => \n_375_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(22) => \n_376_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(21) => \n_377_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(20) => \n_378_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(19) => \n_379_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(18) => \n_380_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(17) => \n_381_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(16) => \n_382_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(15) => \n_383_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(14) => \n_384_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(13) => \n_385_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(12) => \n_386_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(11) => \n_387_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(10) => \n_388_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(9) => \n_389_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(8) => \n_390_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(7) => \n_391_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(6) => \n_392_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(5) => \n_393_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(4) => \n_394_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(3) => \n_395_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(2) => \n_396_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(1) => \n_397_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tdata_new(0) => \n_398_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tlast => \n_465_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tready => '0',
      m_axis_ftch2_tvalid => \n_270_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch2_tvalid_new => \n_463_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_ftch_aclk => m_axi_aclk,
      m_axis_mm2s_cntrl_tdata(31) => \n_466_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_mm2s_cntrl_tdata(30) => \n_467_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_mm2s_cntrl_tdata(29) => \n_468_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_mm2s_cntrl_tdata(28) => \n_469_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_mm2s_cntrl_tdata(27) => \n_470_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_mm2s_cntrl_tdata(26) => \n_471_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_mm2s_cntrl_tdata(25) => \n_472_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_mm2s_cntrl_tdata(24) => \n_473_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_mm2s_cntrl_tdata(23) => \n_474_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_mm2s_cntrl_tdata(22) => \n_475_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_mm2s_cntrl_tdata(21) => \n_476_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_mm2s_cntrl_tdata(20) => \n_477_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_mm2s_cntrl_tdata(19) => \n_478_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_mm2s_cntrl_tdata(18) => \n_479_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_mm2s_cntrl_tdata(17) => \n_480_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_mm2s_cntrl_tdata(16) => \n_481_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_mm2s_cntrl_tdata(15) => \n_482_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_mm2s_cntrl_tdata(14) => \n_483_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_mm2s_cntrl_tdata(13) => \n_484_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_mm2s_cntrl_tdata(12) => \n_485_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_mm2s_cntrl_tdata(11) => \n_486_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_mm2s_cntrl_tdata(10) => \n_487_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_mm2s_cntrl_tdata(9) => \n_488_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_mm2s_cntrl_tdata(8) => \n_489_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_mm2s_cntrl_tdata(7) => \n_490_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_mm2s_cntrl_tdata(6) => \n_491_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_mm2s_cntrl_tdata(5) => \n_492_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_mm2s_cntrl_tdata(4) => \n_493_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_mm2s_cntrl_tdata(3) => \n_494_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_mm2s_cntrl_tdata(2) => \n_495_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_mm2s_cntrl_tdata(1) => \n_496_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_mm2s_cntrl_tdata(0) => \n_497_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_mm2s_cntrl_tkeep(3) => \n_498_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_mm2s_cntrl_tkeep(2) => \n_499_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_mm2s_cntrl_tkeep(1) => \n_500_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_mm2s_cntrl_tkeep(0) => \n_501_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_mm2s_cntrl_tlast => \n_503_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_mm2s_cntrl_tready => '0',
      m_axis_mm2s_cntrl_tvalid => \n_502_GEN_QUEUE.FTCH_QUEUE_I\,
      m_axis_mm2s_tdata(31 downto 0) => m_axi_sg_rdata(31 downto 0),
      m_axis_mm2s_tlast => m_axi_sg_rlast,
      m_axis_mm2s_tvalid => m_axi_sg_rvalid,
      next_bd(31 downto 0) => nxtdesc_int(31 downto 0),
      p_reset_n => '1',
      sof_ftch_desc => '0',
      writing1_curdesc_out => p_5_out,
      writing2_curdesc_out => p_4_out,
      writing_nxtdesc_in => '0'
    );
\GEN_STALE_DESC_CHECK.ftch_stale_desc_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
    port map (
      I0 => \n_0_GEN_STALE_DESC_CHECK.ftch_stale_desc_i_2\,
      I1 => counter(7),
      I2 => m_axi_sg_rvalid,
      I3 => m_axi_sg_rdata(31),
      I4 => sig_rst2sg_resetn,
      I5 => cyclic_enable,
      O => \n_0_GEN_STALE_DESC_CHECK.ftch_stale_desc_i_1\
    );
\GEN_STALE_DESC_CHECK.ftch_stale_desc_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777777777770"
    )
    port map (
      I0 => sig_sgcntlr2sg_desc_flush,
      I1 => ch1_ftch_active,
      I2 => \n_0_GEN_STALE_DESC_CHECK.ftch_stale_desc_i_4\,
      I3 => p_4_out,
      I4 => p_5_out,
      I5 => E(0),
      O => \n_0_GEN_STALE_DESC_CHECK.ftch_stale_desc_i_2\
    );
\GEN_STALE_DESC_CHECK.ftch_stale_desc_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000700070007"
    )
    port map (
      I0 => ch1_ftch_tready,
      I1 => ch1_ftch_active,
      I2 => counter(1),
      I3 => counter(0),
      I4 => ch2_ftch_active,
      I5 => p_2_out,
      O => \n_0_GEN_STALE_DESC_CHECK.ftch_stale_desc_i_4\
    );
\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_GEN_STALE_DESC_CHECK.ftch_stale_desc_i_1\,
      Q => ftch_stale_desc,
      R => '0'
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => I5,
      Q => counter(0),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => I4,
      D => counter(0),
      Q => counter(1),
      R => I3
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => I4,
      D => counter(1),
      Q => counter(2),
      R => I3
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => I4,
      D => counter(2),
      Q => counter(3),
      R => I3
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => I4,
      D => counter(3),
      Q => counter(4),
      R => I3
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => I4,
      D => counter(4),
      Q => counter(5),
      R => I3
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => I4,
      D => counter(5),
      Q => counter(6),
      R => I3
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => I4,
      D => counter(6),
      Q => counter(7),
      R => I3
    );
\curdesc_lsb_i[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
    port map (
      I0 => sig_sg2reg_ftch_error_addr(4),
      I1 => sg_updt_error,
      I2 => sg_ftch_error,
      I3 => \^m_axis_ftch1_tdata_new\(97),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => s_axi_lite_wdata(4),
      O => D(4)
    );
\curdesc_lsb_i[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
    port map (
      I0 => sig_sg2reg_ftch_error_addr(5),
      I1 => sg_updt_error,
      I2 => sg_ftch_error,
      I3 => \^m_axis_ftch1_tdata_new\(98),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => s_axi_lite_wdata(5),
      O => D(5)
    );
\curdesc_lsb_i[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
    port map (
      I0 => sig_sg2reg_ftch_error_addr(6),
      I1 => sg_updt_error,
      I2 => sg_ftch_error,
      I3 => \^m_axis_ftch1_tdata_new\(99),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => s_axi_lite_wdata(6),
      O => D(6)
    );
\curdesc_lsb_i[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
    port map (
      I0 => sig_sg2reg_ftch_error_addr(7),
      I1 => sg_updt_error,
      I2 => sg_ftch_error,
      I3 => \^m_axis_ftch1_tdata_new\(100),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => s_axi_lite_wdata(7),
      O => D(7)
    );
\curdesc_lsb_i[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
    port map (
      I0 => sig_sg2reg_ftch_error_addr(8),
      I1 => sg_updt_error,
      I2 => sg_ftch_error,
      I3 => \^m_axis_ftch1_tdata_new\(101),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => s_axi_lite_wdata(8),
      O => D(8)
    );
\curdesc_lsb_i[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
    port map (
      I0 => sig_sg2reg_ftch_error_addr(9),
      I1 => sg_updt_error,
      I2 => sg_ftch_error,
      I3 => \^m_axis_ftch1_tdata_new\(102),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => s_axi_lite_wdata(9),
      O => D(9)
    );
\curdesc_lsb_i[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
    port map (
      I0 => sig_sg2reg_ftch_error_addr(10),
      I1 => sg_updt_error,
      I2 => sg_ftch_error,
      I3 => \^m_axis_ftch1_tdata_new\(103),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => s_axi_lite_wdata(10),
      O => D(10)
    );
\curdesc_lsb_i[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
    port map (
      I0 => sig_sg2reg_ftch_error_addr(11),
      I1 => sg_updt_error,
      I2 => sg_ftch_error,
      I3 => \^m_axis_ftch1_tdata_new\(104),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => s_axi_lite_wdata(11),
      O => D(11)
    );
\curdesc_lsb_i[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
    port map (
      I0 => sig_sg2reg_ftch_error_addr(12),
      I1 => sg_updt_error,
      I2 => sg_ftch_error,
      I3 => \^m_axis_ftch1_tdata_new\(105),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => s_axi_lite_wdata(12),
      O => D(12)
    );
\curdesc_lsb_i[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
    port map (
      I0 => sig_sg2reg_ftch_error_addr(13),
      I1 => sg_updt_error,
      I2 => sg_ftch_error,
      I3 => \^m_axis_ftch1_tdata_new\(106),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => s_axi_lite_wdata(13),
      O => D(13)
    );
\curdesc_lsb_i[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
    port map (
      I0 => sig_sg2reg_ftch_error_addr(14),
      I1 => sg_updt_error,
      I2 => sg_ftch_error,
      I3 => \^m_axis_ftch1_tdata_new\(107),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => s_axi_lite_wdata(14),
      O => D(14)
    );
\curdesc_lsb_i[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
    port map (
      I0 => sig_sg2reg_ftch_error_addr(15),
      I1 => sg_updt_error,
      I2 => sg_ftch_error,
      I3 => \^m_axis_ftch1_tdata_new\(108),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => s_axi_lite_wdata(15),
      O => D(15)
    );
\curdesc_lsb_i[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
    port map (
      I0 => sig_sg2reg_ftch_error_addr(16),
      I1 => sg_updt_error,
      I2 => sg_ftch_error,
      I3 => \^m_axis_ftch1_tdata_new\(109),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => s_axi_lite_wdata(16),
      O => D(16)
    );
\curdesc_lsb_i[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
    port map (
      I0 => sig_sg2reg_ftch_error_addr(17),
      I1 => sg_updt_error,
      I2 => sg_ftch_error,
      I3 => \^m_axis_ftch1_tdata_new\(110),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => s_axi_lite_wdata(17),
      O => D(17)
    );
\curdesc_lsb_i[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
    port map (
      I0 => sig_sg2reg_ftch_error_addr(18),
      I1 => sg_updt_error,
      I2 => sg_ftch_error,
      I3 => \^m_axis_ftch1_tdata_new\(111),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => s_axi_lite_wdata(18),
      O => D(18)
    );
\curdesc_lsb_i[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
    port map (
      I0 => sig_sg2reg_ftch_error_addr(19),
      I1 => sg_updt_error,
      I2 => sg_ftch_error,
      I3 => \^m_axis_ftch1_tdata_new\(112),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => s_axi_lite_wdata(19),
      O => D(19)
    );
\curdesc_lsb_i[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
    port map (
      I0 => sig_sg2reg_ftch_error_addr(20),
      I1 => sg_updt_error,
      I2 => sg_ftch_error,
      I3 => \^m_axis_ftch1_tdata_new\(113),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => s_axi_lite_wdata(20),
      O => D(20)
    );
\curdesc_lsb_i[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
    port map (
      I0 => sig_sg2reg_ftch_error_addr(21),
      I1 => sg_updt_error,
      I2 => sg_ftch_error,
      I3 => \^m_axis_ftch1_tdata_new\(114),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => s_axi_lite_wdata(21),
      O => D(21)
    );
\curdesc_lsb_i[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
    port map (
      I0 => sig_sg2reg_ftch_error_addr(22),
      I1 => sg_updt_error,
      I2 => sg_ftch_error,
      I3 => \^m_axis_ftch1_tdata_new\(115),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => s_axi_lite_wdata(22),
      O => D(22)
    );
\curdesc_lsb_i[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
    port map (
      I0 => sig_sg2reg_ftch_error_addr(23),
      I1 => sg_updt_error,
      I2 => sg_ftch_error,
      I3 => \^m_axis_ftch1_tdata_new\(116),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => s_axi_lite_wdata(23),
      O => D(23)
    );
\curdesc_lsb_i[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
    port map (
      I0 => sig_sg2reg_ftch_error_addr(24),
      I1 => sg_updt_error,
      I2 => sg_ftch_error,
      I3 => \^m_axis_ftch1_tdata_new\(117),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => s_axi_lite_wdata(24),
      O => D(24)
    );
\curdesc_lsb_i[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
    port map (
      I0 => sig_sg2reg_ftch_error_addr(25),
      I1 => sg_updt_error,
      I2 => sg_ftch_error,
      I3 => \^m_axis_ftch1_tdata_new\(118),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => s_axi_lite_wdata(25),
      O => D(25)
    );
\curdesc_lsb_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
    port map (
      I0 => sig_sg2reg_ftch_error_addr(0),
      I1 => sg_updt_error,
      I2 => sg_ftch_error,
      I3 => \^m_axis_ftch1_tdata_new\(93),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => s_axi_lite_wdata(0),
      O => D(0)
    );
\curdesc_lsb_i[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
    port map (
      I0 => sig_sg2reg_ftch_error_addr(1),
      I1 => sg_updt_error,
      I2 => sg_ftch_error,
      I3 => \^m_axis_ftch1_tdata_new\(94),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => s_axi_lite_wdata(1),
      O => D(1)
    );
\curdesc_lsb_i[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
    port map (
      I0 => sig_sg2reg_ftch_error_addr(2),
      I1 => sg_updt_error,
      I2 => sg_ftch_error,
      I3 => \^m_axis_ftch1_tdata_new\(95),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => s_axi_lite_wdata(2),
      O => D(2)
    );
\curdesc_lsb_i[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
    port map (
      I0 => sig_sg2reg_ftch_error_addr(3),
      I1 => sg_updt_error,
      I2 => sg_ftch_error,
      I3 => \^m_axis_ftch1_tdata_new\(96),
      I4 => sig_sgcntlr2reg_new_curdesc_wren,
      I5 => s_axi_lite_wdata(3),
      O => D(3)
    );
\data_concat_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(0),
      Q => p_3_out(0),
      R => SR(0)
    );
\data_concat_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(10),
      Q => p_3_out(10),
      R => SR(0)
    );
\data_concat_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(11),
      Q => p_3_out(11),
      R => SR(0)
    );
\data_concat_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(12),
      Q => p_3_out(12),
      R => SR(0)
    );
\data_concat_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(13),
      Q => p_3_out(13),
      R => SR(0)
    );
\data_concat_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(14),
      Q => p_3_out(14),
      R => SR(0)
    );
\data_concat_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(15),
      Q => p_3_out(15),
      R => SR(0)
    );
\data_concat_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(16),
      Q => p_3_out(16),
      R => SR(0)
    );
\data_concat_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(17),
      Q => p_3_out(17),
      R => SR(0)
    );
\data_concat_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(18),
      Q => p_3_out(18),
      R => SR(0)
    );
\data_concat_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(19),
      Q => p_3_out(19),
      R => SR(0)
    );
\data_concat_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(1),
      Q => p_3_out(1),
      R => SR(0)
    );
\data_concat_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(20),
      Q => p_3_out(20),
      R => SR(0)
    );
\data_concat_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(21),
      Q => p_3_out(21),
      R => SR(0)
    );
\data_concat_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(22),
      Q => p_3_out(22),
      R => SR(0)
    );
\data_concat_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(23),
      Q => p_3_out(23),
      R => SR(0)
    );
\data_concat_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(24),
      Q => p_3_out(24),
      R => SR(0)
    );
\data_concat_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(25),
      Q => p_3_out(25),
      R => SR(0)
    );
\data_concat_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(26),
      Q => p_3_out(26),
      R => SR(0)
    );
\data_concat_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(27),
      Q => p_3_out(27),
      R => SR(0)
    );
\data_concat_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(28),
      Q => p_3_out(28),
      R => SR(0)
    );
\data_concat_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(29),
      Q => p_3_out(29),
      R => SR(0)
    );
\data_concat_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(2),
      Q => p_3_out(2),
      R => SR(0)
    );
\data_concat_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(30),
      Q => p_3_out(30),
      R => SR(0)
    );
\data_concat_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(31),
      Q => p_3_out(31),
      R => SR(0)
    );
\data_concat_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(3),
      Q => p_3_out(3),
      R => SR(0)
    );
\data_concat_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(4),
      Q => p_3_out(4),
      R => SR(0)
    );
\data_concat_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(5),
      Q => p_3_out(5),
      R => SR(0)
    );
\data_concat_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(6),
      Q => p_3_out(6),
      R => SR(0)
    );
\data_concat_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(7),
      Q => p_3_out(7),
      R => SR(0)
    );
\data_concat_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(8),
      Q => p_3_out(8),
      R => SR(0)
    );
\data_concat_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => counter(2),
      D => m_axi_sg_rdata(9),
      Q => p_3_out(9),
      R => SR(0)
    );
\ftch_cs[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => ch1_ftch_pause,
      I1 => ch1_ftch_queue_full,
      I2 => ch1_sg_idle,
      I3 => sig_sgcntlr2sg_desc_flush,
      I4 => I1,
      I5 => I2,
      O => O2
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => tlast_new,
      O => data_concat_tlast
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => tvalid_new,
      O => data_concat_valid
    );
\nxtdesc_int[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
    port map (
      I0 => nxtdesc_int(0),
      I1 => sig_rst2sg_resetn,
      I2 => m_axi_sg_rvalid,
      I3 => counter(0),
      O => \n_0_nxtdesc_int[0]_i_1\
    );
\nxtdesc_int[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
    port map (
      I0 => nxtdesc_int(1),
      I1 => sig_rst2sg_resetn,
      I2 => m_axi_sg_rvalid,
      I3 => counter(0),
      O => \n_0_nxtdesc_int[1]_i_1\
    );
\nxtdesc_int[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
    port map (
      I0 => nxtdesc_int(2),
      I1 => sig_rst2sg_resetn,
      I2 => m_axi_sg_rvalid,
      I3 => counter(0),
      O => \n_0_nxtdesc_int[2]_i_1\
    );
\nxtdesc_int[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => m_axi_sg_rvalid,
      I1 => counter(0),
      O => lsbnxtdesc_tready
    );
\nxtdesc_int[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
    port map (
      I0 => nxtdesc_int(3),
      I1 => sig_rst2sg_resetn,
      I2 => m_axi_sg_rvalid,
      I3 => counter(0),
      O => \n_0_nxtdesc_int[3]_i_1\
    );
\nxtdesc_int[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
    port map (
      I0 => nxtdesc_int(4),
      I1 => sig_rst2sg_resetn,
      I2 => m_axi_sg_rvalid,
      I3 => counter(0),
      O => \n_0_nxtdesc_int[4]_i_1\
    );
\nxtdesc_int[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
    port map (
      I0 => nxtdesc_int(5),
      I1 => sig_rst2sg_resetn,
      I2 => m_axi_sg_rvalid,
      I3 => counter(0),
      O => \n_0_nxtdesc_int[5]_i_1\
    );
\nxtdesc_int_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_nxtdesc_int[0]_i_1\,
      Q => nxtdesc_int(0),
      R => '0'
    );
\nxtdesc_int_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(10),
      Q => nxtdesc_int(10),
      R => SR(0)
    );
\nxtdesc_int_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(11),
      Q => nxtdesc_int(11),
      R => SR(0)
    );
\nxtdesc_int_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(12),
      Q => nxtdesc_int(12),
      R => SR(0)
    );
\nxtdesc_int_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(13),
      Q => nxtdesc_int(13),
      R => SR(0)
    );
\nxtdesc_int_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(14),
      Q => nxtdesc_int(14),
      R => SR(0)
    );
\nxtdesc_int_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(15),
      Q => nxtdesc_int(15),
      R => SR(0)
    );
\nxtdesc_int_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(16),
      Q => nxtdesc_int(16),
      R => SR(0)
    );
\nxtdesc_int_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(17),
      Q => nxtdesc_int(17),
      R => SR(0)
    );
\nxtdesc_int_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(18),
      Q => nxtdesc_int(18),
      R => SR(0)
    );
\nxtdesc_int_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(19),
      Q => nxtdesc_int(19),
      R => SR(0)
    );
\nxtdesc_int_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_nxtdesc_int[1]_i_1\,
      Q => nxtdesc_int(1),
      R => '0'
    );
\nxtdesc_int_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(20),
      Q => nxtdesc_int(20),
      R => SR(0)
    );
\nxtdesc_int_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(21),
      Q => nxtdesc_int(21),
      R => SR(0)
    );
\nxtdesc_int_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(22),
      Q => nxtdesc_int(22),
      R => SR(0)
    );
\nxtdesc_int_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(23),
      Q => nxtdesc_int(23),
      R => SR(0)
    );
\nxtdesc_int_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(24),
      Q => nxtdesc_int(24),
      R => SR(0)
    );
\nxtdesc_int_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(25),
      Q => nxtdesc_int(25),
      R => SR(0)
    );
\nxtdesc_int_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(26),
      Q => nxtdesc_int(26),
      R => SR(0)
    );
\nxtdesc_int_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(27),
      Q => nxtdesc_int(27),
      R => SR(0)
    );
\nxtdesc_int_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(28),
      Q => nxtdesc_int(28),
      R => SR(0)
    );
\nxtdesc_int_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(29),
      Q => nxtdesc_int(29),
      R => SR(0)
    );
\nxtdesc_int_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_nxtdesc_int[2]_i_1\,
      Q => nxtdesc_int(2),
      R => '0'
    );
\nxtdesc_int_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(30),
      Q => nxtdesc_int(30),
      R => SR(0)
    );
\nxtdesc_int_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(31),
      Q => nxtdesc_int(31),
      R => SR(0)
    );
\nxtdesc_int_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_nxtdesc_int[3]_i_1\,
      Q => nxtdesc_int(3),
      R => '0'
    );
\nxtdesc_int_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_nxtdesc_int[4]_i_1\,
      Q => nxtdesc_int(4),
      R => '0'
    );
\nxtdesc_int_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_nxtdesc_int[5]_i_1\,
      Q => nxtdesc_int(5),
      R => '0'
    );
\nxtdesc_int_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(6),
      Q => nxtdesc_int(6),
      R => SR(0)
    );
\nxtdesc_int_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(7),
      Q => nxtdesc_int(7),
      R => SR(0)
    );
\nxtdesc_int_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(8),
      Q => nxtdesc_int(8),
      R => SR(0)
    );
\nxtdesc_int_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(9),
      Q => nxtdesc_int(9),
      R => SR(0)
    );
tlast_new_inferred_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => m_axi_sg_rvalid,
      I1 => counter(6),
      O => tlast_new
    );
tvalid_new_inferred_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => m_axi_sg_rvalid,
      I1 => counter(6),
      O => tvalid_new
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_cdma_0_axi_sg_updt_mngr is
  port (
    O1 : out STD_LOGIC;
    p_36_out : out STD_LOGIC;
    sig_sg2sgcntlr_updt_ioc_irq_set : out STD_LOGIC;
    sig_sg2sgcntlr_updt_idle : out STD_LOGIC;
    p_18_out : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    sig_do_shutdown : out STD_LOGIC;
    in005_out : out STD_LOGIC;
    in00 : out STD_LOGIC;
    O6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    sig_pulse_trigger : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    O28 : out STD_LOGIC;
    O29 : out STD_LOGIC;
    O30 : out STD_LOGIC;
    O31 : out STD_LOGIC;
    O32 : out STD_LOGIC;
    O33 : out STD_LOGIC;
    O34 : out STD_LOGIC;
    O35 : out STD_LOGIC;
    O36 : out STD_LOGIC;
    O37 : out STD_LOGIC;
    O38 : out STD_LOGIC;
    O39 : out STD_LOGIC_VECTOR ( 27 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    updt_decerr_i : in STD_LOGIC;
    updt_interr_i : in STD_LOGIC;
    updt_slverr_i : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_rst2sg_resetn : in STD_LOGIC;
    s_axis_updt_cmd_tready : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    sig_rst2s2mm_halt : in STD_LOGIC;
    I5 : in STD_LOGIC;
    ptr_queue_empty : in STD_LOGIC;
    follower_empty_mm2s : in STD_LOGIC;
    p_11_out_0 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    follower_full_mm2s : in STD_LOGIC;
    I6 : in STD_LOGIC;
    sig_reg2sg_irqthresh_wren : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    sig_to_edge_detect_reg : in STD_LOGIC;
    I10 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 25 downto 0 );
    sig_sg2reg_ftch_error_addr : in STD_LOGIC_VECTOR ( 25 downto 0 );
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    p_10_out : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    L : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I11 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I12 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I13 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I14 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I15 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I16 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0_axi_sg_updt_mngr : entity is "axi_sg_updt_mngr";
end axi_cdma_0_axi_sg_updt_mngr;

architecture STRUCTURE of axi_cdma_0_axi_sg_updt_mngr is
  signal \^o2\ : STD_LOGIC;
  signal n_7_I_UPDT_CMDSTS_IF : STD_LOGIC;
  signal n_7_I_UPDT_SG : STD_LOGIC;
  signal p_13_out : STD_LOGIC;
  signal \^p_18_out\ : STD_LOGIC;
  signal updt_cs : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal updt_decerr : STD_LOGIC;
  signal updt_done : STD_LOGIC;
  signal updt_interr : STD_LOGIC;
  signal updt_ns : STD_LOGIC_VECTOR ( 0 to 0 );
  signal updt_slverr : STD_LOGIC;
begin
  O2 <= \^o2\;
  p_18_out <= \^p_18_out\;
I_UPDT_CMDSTS_IF: entity work.axi_cdma_0_axi_sg_updt_cmdsts_if
    port map (
      D(0) => updt_ns(0),
      E(0) => E(0),
      I1 => n_7_I_UPDT_SG,
      I2 => I1,
      I3 => I3,
      I4 => I4,
      I5 => I2,
      O1 => \^o2\,
      O2 => n_7_I_UPDT_CMDSTS_IF,
      Q(2 downto 0) => updt_cs(2 downto 0),
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      p_11_out_0 => p_11_out_0,
      p_13_out => p_13_out,
      p_18_out => \^p_18_out\,
      sig_rst2sg_resetn => sig_rst2sg_resetn,
      updt_decerr => updt_decerr,
      updt_decerr_i => updt_decerr_i,
      updt_done => updt_done,
      updt_interr => updt_interr,
      updt_interr_i => updt_interr_i,
      updt_slverr => updt_slverr,
      updt_slverr_i => updt_slverr_i
    );
I_UPDT_SG: entity work.axi_cdma_0_axi_sg_updt_sm
    port map (
      D(0) => updt_ns(0),
      E(0) => E(0),
      I1 => n_7_I_UPDT_CMDSTS_IF,
      I10 => I9,
      I11 => I10,
      I12(25 downto 0) => Q(25 downto 0),
      I13(3 downto 0) => I11(3 downto 0),
      I14(3 downto 0) => I12(3 downto 0),
      I15(3 downto 0) => I13(3 downto 0),
      I16(3 downto 0) => I14(3 downto 0),
      I17 => I17,
      I18 => I18,
      I19 => I19,
      I2 => I2,
      I20(3 downto 0) => I15(3 downto 0),
      I21(3 downto 0) => I16(3 downto 0),
      I3 => \^o2\,
      I4 => I4,
      I5 => I5,
      I6 => I3,
      I7 => I6,
      I8 => I7,
      I9 => I8,
      L(0) => L(0),
      O1 => O1,
      O10 => O9,
      O11 => O10,
      O12 => O11,
      O13 => O12,
      O14 => O13,
      O15 => O14,
      O16 => O15,
      O17 => O16,
      O18 => O17,
      O19 => O18,
      O2 => p_36_out,
      O20 => O19,
      O21 => O20,
      O22 => O21,
      O23 => O22,
      O24 => O23,
      O25 => O24,
      O26 => O25,
      O27 => O26,
      O28 => O27,
      O29 => O28,
      O3 => n_7_I_UPDT_SG,
      O30 => O29,
      O31 => O30,
      O32 => O31,
      O33 => O32,
      O34 => O33,
      O35 => O34,
      O36 => O35,
      O37 => O36,
      O38 => O37,
      O39 => O38,
      O4 => O3,
      O40(27 downto 0) => O39(27 downto 0),
      O5 => O4,
      O6 => O5,
      O7(0) => O6(0),
      O8 => O7,
      O9 => O8,
      Q(2 downto 0) => updt_cs(2 downto 0),
      S(3 downto 0) => S(3 downto 0),
      SR(0) => SR(0),
      follower_empty_mm2s => follower_empty_mm2s,
      follower_full_mm2s => follower_full_mm2s,
      in00 => in00,
      in005_out => in005_out,
      m_axi_aclk => m_axi_aclk,
      \out\(0) => \out\(0),
      p_10_out => p_10_out,
      p_13_out => p_13_out,
      p_18_out => \^p_18_out\,
      p_8_out => p_8_out,
      p_9_out => p_9_out,
      ptr_queue_empty => ptr_queue_empty,
      s_axis_updt_cmd_tready => s_axis_updt_cmd_tready,
      sig_do_shutdown => sig_do_shutdown,
      sig_pulse_trigger => sig_pulse_trigger,
      sig_reg2sg_irqthresh_wren => sig_reg2sg_irqthresh_wren,
      sig_rst2s2mm_halt => sig_rst2s2mm_halt,
      sig_rst2sg_resetn => sig_rst2sg_resetn,
      sig_sg2reg_ftch_error_addr(25 downto 0) => sig_sg2reg_ftch_error_addr(25 downto 0),
      sig_sg2sgcntlr_updt_idle => sig_sg2sgcntlr_updt_idle,
      sig_sg2sgcntlr_updt_ioc_irq_set => sig_sg2sgcntlr_updt_ioc_irq_set,
      sig_to_edge_detect_reg => sig_to_edge_detect_reg,
      updt_decerr => updt_decerr,
      updt_done => updt_done,
      updt_interr => updt_interr,
      updt_slverr => updt_slverr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_cdma_0_axi_sg_updt_q_mngr is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_2_in : out STD_LOGIC;
    p_3_in : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    follower_empty_mm2s : out STD_LOGIC;
    ptr_queue_empty : out STD_LOGIC;
    p_11_out_0 : out STD_LOGIC;
    p_10_out : out STD_LOGIC;
    p_9_out : out STD_LOGIC;
    p_8_out : out STD_LOGIC;
    ptr_queue_full : out STD_LOGIC;
    O1 : out STD_LOGIC;
    sts_queue_full : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I11 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I12 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I13 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I14 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I15 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I16 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    m_axi_sg_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    follower_full_mm2s : out STD_LOGIC;
    in005_out : in STD_LOGIC;
    in00 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    p_36_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_rst2sg_resetn : in STD_LOGIC;
    sig_sg2sgcntlr_updt_ioc_irq_set : in STD_LOGIC;
    cdma_tvect_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_sgcntl2sg_updptr_tlast : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_sgcntl2sg_updsts_tvalid : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I21 : in STD_LOGIC_VECTOR ( 27 downto 0 );
    I22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I23 : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0_axi_sg_updt_q_mngr : entity is "axi_sg_updt_q_mngr";
end axi_cdma_0_axi_sg_updt_q_mngr;

architecture STRUCTURE of axi_cdma_0_axi_sg_updt_q_mngr is
begin
\GEN_QUEUE.I_UPDT_DESC_QUEUE\: entity work.axi_cdma_0_axi_sg_updt_queue
    port map (
      E(0) => E(0),
      I1 => I1,
      I11(3 downto 0) => I11(3 downto 0),
      I12(3 downto 0) => I12(3 downto 0),
      I13(3 downto 0) => I13(3 downto 0),
      I14(3 downto 0) => I14(3 downto 0),
      I15(3 downto 0) => I15(3 downto 0),
      I16(3 downto 0) => I16(3 downto 0),
      I2 => I2,
      I20(0) => I20(0),
      I21(27 downto 0) => I21(27 downto 0),
      I22(0) => I22(0),
      I23(32 downto 0) => I23(32 downto 0),
      I3 => I3,
      O1 => follower_empty_mm2s,
      O2 => ptr_queue_empty,
      O3 => O1,
      O4(0) => O2(0),
      O5 => O3,
      O6 => O4,
      S(3 downto 0) => S(3 downto 0),
      SR(0) => SR(0),
      cdma_tvect_out(3 downto 0) => cdma_tvect_out(3 downto 0),
      follower_full_mm2s => follower_full_mm2s,
      in00 => in00,
      in005_out => in005_out,
      m_axi_aclk => m_axi_aclk,
      m_axi_sg_wdata(31 downto 0) => m_axi_sg_wdata(31 downto 0),
      \out\(0) => \out\(0),
      p_10_out => p_10_out,
      p_11_out_0 => p_11_out_0,
      p_2_in => p_2_in,
      p_36_out => p_36_out,
      p_3_in => p_3_in,
      p_8_out => p_8_out,
      p_9_out => p_9_out,
      ptr_queue_full => ptr_queue_full,
      sig_rst2sg_resetn => sig_rst2sg_resetn,
      sig_sg2sgcntlr_updt_ioc_irq_set => sig_sg2sgcntlr_updt_ioc_irq_set,
      sig_sgcntl2sg_updptr_tlast => sig_sgcntl2sg_updptr_tlast,
      sig_sgcntl2sg_updsts_tvalid => sig_sgcntl2sg_updsts_tvalid,
      sts_queue_full => sts_queue_full
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_cdma_0_srl_fifo_rbu_f is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC;
    m_axi_sg_bready : out STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    O3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I1 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0_srl_fifo_rbu_f : entity is "srl_fifo_rbu_f";
end axi_cdma_0_srl_fifo_rbu_f;

architecture STRUCTURE of axi_cdma_0_srl_fifo_rbu_f is
  signal n_0_FIFO_Full_reg : STD_LOGIC;
  signal n_1_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_2_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_3_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
CNTR_INCR_DECR_ADDN_F_I: entity work.axi_cdma_0_cntr_incr_decr_addn_f
    port map (
      I1 => n_0_FIFO_Full_reg,
      I2 => I2,
      I3 => I3,
      O1 => n_3_CNTR_INCR_DECR_ADDN_F_I,
      O3(0) => O3(0),
      Q(2) => Q(0),
      Q(1) => n_1_CNTR_INCR_DECR_ADDN_F_I,
      Q(0) => n_2_CNTR_INCR_DECR_ADDN_F_I,
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.axi_cdma_0_dynshreg_f
    port map (
      D(1 downto 0) => D(1 downto 0),
      I1 => n_0_FIFO_Full_reg,
      O1 => O1,
      O2(0) => O2(0),
      O4 => O4,
      addr(0) => n_1_CNTR_INCR_DECR_ADDN_F_I,
      addr(1) => n_2_CNTR_INCR_DECR_ADDN_F_I,
      m_axi_aclk => m_axi_aclk,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      \out\(0) => \out\(0),
      sel => sig_wr_fifo,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_3_CNTR_INCR_DECR_ADDN_F_I,
      Q => n_0_FIFO_Full_reg,
      R => '0'
    );
m_axi_sg_bready_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => I1,
      I1 => n_0_FIFO_Full_reg,
      I2 => sig_inhibit_rdy_n,
      O => m_axi_sg_bready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_cdma_0_srl_fifo_rbu_f__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_push_coelsc_reg : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    I1 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0_srl_fifo_rbu_f__parameterized0\ : entity is "srl_fifo_rbu_f";
end \axi_cdma_0_srl_fifo_rbu_f__parameterized0\;

architecture STRUCTURE of \axi_cdma_0_srl_fifo_rbu_f__parameterized0\ is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o4\ : STD_LOGIC;
  signal n_0_DYNSHREG_F_I : STD_LOGIC;
  signal n_1_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_2_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_4_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_8_DYNSHREG_F_I : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 2 to 2 );
  signal sig_dcntl_sfifo_out : STD_LOGIC_VECTOR ( 1 to 1 );
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3(0) <= \^o3\(0);
  O4 <= \^o4\;
  \out\(1 downto 0) <= \^out\(1 downto 0);
CNTR_INCR_DECR_ADDN_F_I: entity work.axi_cdma_0_cntr_incr_decr_addn_f_0
    port map (
      I1(0) => Q(0),
      I2 => n_8_DYNSHREG_F_I,
      I3 => n_0_DYNSHREG_F_I,
      I4 => I1,
      O1 => \^o2\,
      O2 => n_4_CNTR_INCR_DECR_ADDN_F_I,
      O4 => \^o4\,
      Q(2) => \^o3\(0),
      Q(1) => n_1_CNTR_INCR_DECR_ADDN_F_I,
      Q(0) => n_2_CNTR_INCR_DECR_ADDN_F_I,
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      \out\(1) => \^out\(1),
      \out\(0) => sig_dcntl_sfifo_out(1),
      p_0_in(0) => p_0_in(2),
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.\axi_cdma_0_dynshreg_f__parameterized0\
    port map (
      D(2 downto 0) => D(2 downto 0),
      I1(0) => Q(0),
      I2(0) => I2(0),
      O1 => n_0_DYNSHREG_F_I,
      O2 => \^o2\,
      O3 => n_8_DYNSHREG_F_I,
      O4 => \^o4\,
      O6 => O6,
      O7 => O7,
      Q(2) => \^o3\(0),
      Q(1) => n_1_CNTR_INCR_DECR_ADDN_F_I,
      Q(0) => n_2_CNTR_INCR_DECR_ADDN_F_I,
      \in\(2 downto 0) => \in\(2 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(2) => \^out\(1),
      \out\(1) => sig_dcntl_sfifo_out(1),
      \out\(0) => \^out\(0),
      p_0_in(0) => p_0_in(2),
      p_4_out => p_4_out,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_4_CNTR_INCR_DECR_ADDN_F_I,
      Q => \^o1\,
      R => '0'
    );
sig_push_to_wsc_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
    port map (
      I0 => sig_inhibit_rdy_n,
      I1 => \^o1\,
      I2 => sig_push_to_wsc,
      O => O5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_cdma_0_srl_fifo_rbu_f__parameterized1\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 45 downto 0 );
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : out STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    p_12_out : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 37 downto 0 );
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0_srl_fifo_rbu_f__parameterized1\ : entity is "srl_fifo_rbu_f";
end \axi_cdma_0_srl_fifo_rbu_f__parameterized1\;

architecture STRUCTURE of \axi_cdma_0_srl_fifo_rbu_f__parameterized1\ is
  signal \^o1\ : STD_LOGIC;
  signal n_3_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_4_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_5_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
begin
  O1 <= \^o1\;
CNTR_INCR_DECR_ADDN_F_I: entity work.axi_cdma_0_cntr_incr_decr_addn_f_10
    port map (
      E(0) => E(0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6 => \^o1\,
      I7(0) => I6(0),
      O1 => n_3_CNTR_INCR_DECR_ADDN_F_I,
      O3 => O3,
      O4 => O4,
      O5 => O5,
      Q(1) => n_4_CNTR_INCR_DECR_ADDN_F_I,
      Q(0) => n_5_CNTR_INCR_DECR_ADDN_F_I,
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      p_12_out => p_12_out
    );
DYNSHREG_F_I: entity work.\axi_cdma_0_dynshreg_f__parameterized1\
    port map (
      I5 => I5,
      O1 => \^o1\,
      O2 => O2,
      Q(1) => n_4_CNTR_INCR_DECR_ADDN_F_I,
      Q(0) => n_5_CNTR_INCR_DECR_ADDN_F_I,
      \in\(37 downto 0) => \in\(37 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(45 downto 0) => \out\(45 downto 0),
      p_12_out => p_12_out
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_3_CNTR_INCR_DECR_ADDN_F_I,
      Q => \^o1\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_cdma_0_srl_fifo_rbu_f__parameterized1_18\ is
  port (
    O1 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 45 downto 0 );
    O2 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sel : out STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 37 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0_srl_fifo_rbu_f__parameterized1_18\ : entity is "srl_fifo_rbu_f";
end \axi_cdma_0_srl_fifo_rbu_f__parameterized1_18\;

architecture STRUCTURE of \axi_cdma_0_srl_fifo_rbu_f__parameterized1_18\ is
  signal n_0_FIFO_Full_reg : STD_LOGIC;
  signal n_2_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_3_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_6_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal \^sel\ : STD_LOGIC;
begin
  sel <= \^sel\;
CNTR_INCR_DECR_ADDN_F_I: entity work.axi_cdma_0_cntr_incr_decr_addn_f_19
    port map (
      E(0) => E(0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => \^sel\,
      O1 => n_6_CNTR_INCR_DECR_ADDN_F_I,
      O2 => O2,
      O3 => O3,
      Q(2) => Q(0),
      Q(1) => n_2_CNTR_INCR_DECR_ADDN_F_I,
      Q(0) => n_3_CNTR_INCR_DECR_ADDN_F_I,
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
DYNSHREG_F_I: entity work.\axi_cdma_0_dynshreg_f__parameterized1_20\
    port map (
      I1 => n_0_FIFO_Full_reg,
      O1 => O1,
      O2 => \^sel\,
      Q(1) => n_2_CNTR_INCR_DECR_ADDN_F_I,
      Q(0) => n_3_CNTR_INCR_DECR_ADDN_F_I,
      \in\(37 downto 0) => \in\(37 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(45 downto 0) => \out\(45 downto 0),
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_6_CNTR_INCR_DECR_ADDN_F_I,
      Q => n_0_FIFO_Full_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_cdma_0_srl_fifo_rbu_f__parameterized2\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    I5 : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    I8 : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_dqual_reg_full : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    I9 : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    I10 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    I13 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0_srl_fifo_rbu_f__parameterized2\ : entity is "srl_fifo_rbu_f";
end \axi_cdma_0_srl_fifo_rbu_f__parameterized2\;

architecture STRUCTURE of \axi_cdma_0_srl_fifo_rbu_f__parameterized2\ is
  signal \^o1\ : STD_LOGIC;
  signal n_1_DYNSHREG_F_I : STD_LOGIC;
  signal n_3_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_4_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_8_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 2 to 2 );
begin
  O1 <= \^o1\;
CNTR_INCR_DECR_ADDN_F_I: entity work.axi_cdma_0_cntr_incr_decr_addn_f_13
    port map (
      E(0) => E(0),
      I1 => n_1_DYNSHREG_F_I,
      I10 => I10,
      I11 => \^o1\,
      I13(0) => I13(0),
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I7 => I7,
      I8 => I8,
      I9 => I9,
      O1 => O4,
      O2 => n_8_CNTR_INCR_DECR_ADDN_F_I,
      O3 => O3,
      O5 => O5,
      O6 => O6,
      Q(1) => n_3_CNTR_INCR_DECR_ADDN_F_I,
      Q(0) => n_4_CNTR_INCR_DECR_ADDN_F_I,
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      m_axi_rlast => m_axi_rlast,
      m_axi_rvalid => m_axi_rvalid,
      p_0_in(0) => p_0_in(2),
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_halt_reg => sig_halt_reg,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
DYNSHREG_F_I: entity work.\axi_cdma_0_dynshreg_f__parameterized2\
    port map (
      D(7 downto 0) => D(7 downto 0),
      I1 => I1,
      I10 => I10,
      I11 => I11,
      I12 => I12,
      I2 => I2,
      I3 => I3,
      I4 => \^o1\,
      I5(1) => n_3_CNTR_INCR_DECR_ADDN_F_I,
      I5(0) => n_4_CNTR_INCR_DECR_ADDN_F_I,
      O1 => n_1_DYNSHREG_F_I,
      O2 => O2,
      Q(7 downto 0) => Q(7 downto 0),
      \in\(19 downto 0) => \in\(19 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(15 downto 0) => \out\(15 downto 0),
      p_0_in(0) => p_0_in(2),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_8_CNTR_INCR_DECR_ADDN_F_I,
      Q => \^o1\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_cdma_0_srl_fifo_rbu_f__parameterized3\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bready : out STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    O3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_addr2data_addr_posted : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I4 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    I5 : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0_srl_fifo_rbu_f__parameterized3\ : entity is "srl_fifo_rbu_f";
end \axi_cdma_0_srl_fifo_rbu_f__parameterized3\;

architecture STRUCTURE of \axi_cdma_0_srl_fifo_rbu_f__parameterized3\ is
  signal n_0_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_0_FIFO_Full_reg : STD_LOGIC;
  signal n_2_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_3_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_4_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
CNTR_INCR_DECR_ADDN_F_I: entity work.\axi_cdma_0_cntr_incr_decr_addn_f__parameterized0\
    port map (
      I1 => I1,
      I2 => n_0_FIFO_Full_reg,
      I5 => I5,
      O1 => n_0_CNTR_INCR_DECR_ADDN_F_I,
      O3(0) => O3(0),
      Q(3) => Q(0),
      Q(2) => n_2_CNTR_INCR_DECR_ADDN_F_I,
      Q(1) => n_3_CNTR_INCR_DECR_ADDN_F_I,
      Q(0) => n_4_CNTR_INCR_DECR_ADDN_F_I,
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      m_axi_bvalid => m_axi_bvalid,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.\axi_cdma_0_dynshreg_f__parameterized3\
    port map (
      I3(1 downto 0) => I3(1 downto 0),
      O1 => O1,
      O2 => O2,
      addr(0) => n_2_CNTR_INCR_DECR_ADDN_F_I,
      addr(1) => n_3_CNTR_INCR_DECR_ADDN_F_I,
      addr(2) => n_4_CNTR_INCR_DECR_ADDN_F_I,
      m_axi_aclk => m_axi_aclk,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      \out\(0) => \out\(0),
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_CNTR_INCR_DECR_ADDN_F_I,
      Q => n_0_FIFO_Full_reg,
      R => '0'
    );
m_axi_bready_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
    port map (
      I0 => I4,
      I1 => sig_inhibit_rdy_n,
      I2 => n_0_FIFO_Full_reg,
      O => m_axi_bready
    );
\sig_addr_posted_cntr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBB44444444BBBB"
    )
    port map (
      I0 => sig_wr_fifo,
      I1 => sig_addr2data_addr_posted,
      I2 => I2(3),
      I3 => I2(2),
      I4 => I2(0),
      I5 => I2(1),
      O => D(0)
    );
\sig_addr_posted_cntr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1E1E1E1F878E1E1"
    )
    port map (
      I0 => I2(1),
      I1 => I2(0),
      I2 => I2(2),
      I3 => I2(3),
      I4 => sig_addr2data_addr_posted,
      I5 => sig_wr_fifo,
      O => D(1)
    );
\sig_addr_posted_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4666666666666662"
    )
    port map (
      I0 => sig_addr2data_addr_posted,
      I1 => sig_wr_fifo,
      I2 => I2(2),
      I3 => I2(3),
      I4 => I2(1),
      I5 => I2(0),
      O => E(0)
    );
\sig_addr_posted_cntr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE01FE01FF80FE01"
    )
    port map (
      I0 => I2(1),
      I1 => I2(0),
      I2 => I2(2),
      I3 => I2(3),
      I4 => sig_addr2data_addr_posted,
      I5 => sig_wr_fifo,
      O => D(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_cdma_0_srl_fifo_rbu_f__parameterized4\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O4 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_4_out : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_wr_fifo : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 6 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0_srl_fifo_rbu_f__parameterized4\ : entity is "srl_fifo_rbu_f";
end \axi_cdma_0_srl_fifo_rbu_f__parameterized4\;

architecture STRUCTURE of \axi_cdma_0_srl_fifo_rbu_f__parameterized4\ is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o4\ : STD_LOGIC;
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal n_12_DYNSHREG_F_I : STD_LOGIC;
  signal n_2_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_3_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_4_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_5_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_6_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal sig_dcntl_sfifo_out : STD_LOGIC_VECTOR ( 1 to 1 );
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3(0) <= \^o3\(0);
  O4 <= \^o4\;
  \out\(5 downto 0) <= \^out\(5 downto 0);
CNTR_INCR_DECR_ADDN_F_I: entity work.\axi_cdma_0_cntr_incr_decr_addn_f__parameterized0_8\
    port map (
      D(0) => addr_i_p1(0),
      I1 => n_12_DYNSHREG_F_I,
      I2(3 downto 0) => I1(3 downto 0),
      I3 => I2,
      I4 => I3,
      I5 => \^o4\,
      O1 => \^o2\,
      O2(3) => \^o3\(0),
      O2(2) => n_2_CNTR_INCR_DECR_ADDN_F_I,
      O2(1) => n_3_CNTR_INCR_DECR_ADDN_F_I,
      O2(0) => n_4_CNTR_INCR_DECR_ADDN_F_I,
      O3 => n_5_CNTR_INCR_DECR_ADDN_F_I,
      O4 => n_6_CNTR_INCR_DECR_ADDN_F_I,
      O5(1) => D(2),
      O5(0) => D(0),
      Q(0) => Q(0),
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      \out\(1) => \^out\(1),
      \out\(0) => sig_dcntl_sfifo_out(1),
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.\axi_cdma_0_dynshreg_f__parameterized4\
    port map (
      D(0) => D(1),
      E(0) => E(0),
      I1(3 downto 0) => I1(3 downto 0),
      I2 => I2,
      I3 => n_5_CNTR_INCR_DECR_ADDN_F_I,
      I4 => I4,
      I5 => \^o2\,
      I6(0) => I5(0),
      O1 => \^o4\,
      O2(3) => \^o3\(0),
      O2(2) => n_2_CNTR_INCR_DECR_ADDN_F_I,
      O2(1) => n_3_CNTR_INCR_DECR_ADDN_F_I,
      O2(0) => n_4_CNTR_INCR_DECR_ADDN_F_I,
      O3(0) => addr_i_p1(0),
      O4 => n_12_DYNSHREG_F_I,
      O5 => O5,
      Q(0) => Q(0),
      \in\(0 to 6) => \in\(0 to 6),
      m_axi_aclk => m_axi_aclk,
      \out\(6 downto 2) => \^out\(5 downto 1),
      \out\(1) => sig_dcntl_sfifo_out(1),
      \out\(0) => \^out\(0),
      p_4_out => p_4_out,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_6_CNTR_INCR_DECR_ADDN_F_I,
      Q => \^o1\,
      R => '0'
    );
sig_data2wsc_cmd_cmplt_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
    port map (
      I0 => sig_inhibit_rdy_n,
      I1 => \^o1\,
      I2 => sig_push_to_wsc,
      O => O6
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_cdma_0_srl_fifo_rbu_f__parameterized5\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    sel : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O10 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_aclk : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    p_1_out : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    sig_skid2data_wready : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_ld_new_cmd_reg : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_addr2data_addr_posted : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_stat2wsc_status_ready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    I18 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0_srl_fifo_rbu_f__parameterized5\ : entity is "srl_fifo_rbu_f";
end \axi_cdma_0_srl_fifo_rbu_f__parameterized5\;

architecture STRUCTURE of \axi_cdma_0_srl_fifo_rbu_f__parameterized5\ is
  signal \^o1\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal n_10_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_3_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_4_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 2 to 2 );
  signal p_0_out : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \^sel\ : STD_LOGIC;
begin
  O1 <= \^o1\;
  O4 <= \^o4\;
  O5 <= \^o5\;
  sel <= \^sel\;
CNTR_INCR_DECR_ADDN_F_I: entity work.axi_cdma_0_cntr_incr_decr_addn_f_9
    port map (
      D(0) => D(0),
      E(0) => E(0),
      I1 => \^sel\,
      I10 => I10,
      I11 => I11,
      I12 => I12,
      I13 => I13,
      I14 => I14,
      I18(0) => I18(0),
      I2 => I2,
      I3 => \^o1\,
      I4 => I4,
      I5(0) => Q(0),
      I6 => I6,
      I7 => I7,
      I8 => I8,
      I9 => I9,
      O1 => \^o4\,
      O10 => O10,
      O11(0) => O11(0),
      O2 => \^o5\,
      O3 => O7,
      O4 => n_10_CNTR_INCR_DECR_ADDN_F_I,
      O6 => O6,
      O9 => O9,
      Q(1) => n_3_CNTR_INCR_DECR_ADDN_F_I,
      Q(0) => n_4_CNTR_INCR_DECR_ADDN_F_I,
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      \out\(0) => p_0_out(6),
      p_0_in(0) => p_0_in(2),
      p_1_out => p_1_out,
      sig_addr2data_addr_posted => sig_addr2data_addr_posted,
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_skid2data_wready => sig_skid2data_wready,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
DYNSHREG_F_I: entity work.\axi_cdma_0_dynshreg_f__parameterized5\
    port map (
      D(6 downto 0) => D(7 downto 1),
      I1 => I1,
      I15 => I15,
      I16 => I16,
      I17 => I17,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6 => \^o1\,
      I7(1) => n_3_CNTR_INCR_DECR_ADDN_F_I,
      I7(0) => n_4_CNTR_INCR_DECR_ADDN_F_I,
      I9 => I9,
      O1 => \^sel\,
      O2 => O2,
      O3 => O3,
      O4 => \^o4\,
      O5 => \^o5\,
      Q(7 downto 0) => Q(7 downto 0),
      \in\(19 downto 0) => \in\(19 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(16 downto 5) => \out\(15 downto 4),
      \out\(4) => p_0_out(6),
      \out\(3 downto 0) => \out\(3 downto 0),
      p_0_in(0) => p_0_in(2),
      p_1_out => p_1_out
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_10_CNTR_INCR_DECR_ADDN_F_I,
      Q => \^o1\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_cdma_0_axi_sg_mm2s_basic_wrap is
  port (
    O1 : out STD_LOGIC;
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_rready : out STD_LOGIC;
    sig_stream_rst : out STD_LOGIC;
    s_axis_ftch_cmd_tready : out STD_LOGIC;
    O5 : out STD_LOGIC;
    ftch_decerr_i : out STD_LOGIC;
    ftch_interr_i : out STD_LOGIC;
    ftch_slverr_i : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_rst2dm_resetn : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    s_axis_ftch_cmd_tvalid : in STD_LOGIC;
    p_16_out : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_halt_reg : in STD_LOGIC;
    m_axi_sg_arready : in STD_LOGIC;
    m_axi_sg_rlast : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 26 downto 0 );
    sig_init_reg2 : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0_axi_sg_mm2s_basic_wrap : entity is "axi_sg_mm2s_basic_wrap";
end axi_cdma_0_axi_sg_mm2s_basic_wrap;

architecture STRUCTURE of axi_cdma_0_axi_sg_mm2s_basic_wrap is
  signal \^o1\ : STD_LOGIC;
  signal n_2_I_ADDR_CNTL : STD_LOGIC;
  signal n_2_I_CMD_STATUS : STD_LOGIC;
  signal n_2_I_MSTR_SCC : STD_LOGIC;
  signal n_2_I_RESET : STD_LOGIC;
  signal n_3_I_ADDR_CNTL : STD_LOGIC;
  signal n_4_I_CMD_STATUS : STD_LOGIC;
  signal n_4_I_RD_DATA_CNTL : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_addr2rsc_cmd_fifo_empty : STD_LOGIC;
  signal sig_btt_is_zero_reg : STD_LOGIC;
  signal sig_cmd2mstr_cmd_valid : STD_LOGIC;
  signal sig_cmd_addr_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_cmd_burst_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_cmd_reg_empty : STD_LOGIC;
  signal sig_data2rsc_decerr : STD_LOGIC;
  signal sig_data2rsc_valid : STD_LOGIC;
  signal sig_mstr2addr_cmd_valid : STD_LOGIC;
  signal sig_next_burst : STD_LOGIC;
  signal sig_push_addr_reg1_out : STD_LOGIC;
  signal sig_rd_sts_decerr_reg0 : STD_LOGIC;
  signal sig_rd_sts_interr_reg0 : STD_LOGIC;
  signal sig_rd_sts_okay_reg : STD_LOGIC;
  signal sig_rd_sts_okay_reg0 : STD_LOGIC;
  signal sig_rd_sts_reg_full0 : STD_LOGIC;
  signal sig_rd_sts_slverr_reg0 : STD_LOGIC;
  signal sig_rsc2data_ready : STD_LOGIC;
  signal sig_rsc2stat_status : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal sig_rsc2stat_status_valid : STD_LOGIC;
  signal sig_stat2rsc_status_ready : STD_LOGIC;
  signal \^sig_stream_rst\ : STD_LOGIC;
  signal sm_set_error : STD_LOGIC;
begin
  O1 <= \^o1\;
  sig_stream_rst <= \^sig_stream_rst\;
I_ADDR_CNTL: entity work.axi_cdma_0_axi_sg_addr_cntl
    port map (
      I1 => n_2_I_MSTR_SCC,
      I2 => \^o1\,
      I3(1 downto 0) => sig_cmd_burst_reg(1 downto 0),
      O1 => n_2_I_ADDR_CNTL,
      O2 => n_3_I_ADDR_CNTL,
      Q(31 downto 0) => sig_cmd_addr_reg(31 downto 0),
      SR(0) => \^sig_stream_rst\,
      m_axi_aclk => m_axi_aclk,
      m_axi_sg_araddr(31 downto 0) => m_axi_sg_araddr(31 downto 0),
      m_axi_sg_arburst(1 downto 0) => m_axi_sg_arburst(1 downto 0),
      m_axi_sg_arlen(7 downto 0) => m_axi_sg_arlen(7 downto 0),
      m_axi_sg_arready => m_axi_sg_arready,
      m_axi_sg_arsize(2 downto 0) => m_axi_sg_arsize(2 downto 0),
      m_axi_sg_arvalid => m_axi_sg_arvalid,
      sig_addr2rsc_cmd_fifo_empty => sig_addr2rsc_cmd_fifo_empty,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_reg_empty => sig_cmd_reg_empty,
      sig_halt_reg => sig_halt_reg,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sm_set_error => sm_set_error
    );
I_CMD_STATUS: entity work.axi_cdma_0_axi_sg_cmd_status_1
    port map (
      D(0) => D(0),
      I1 => n_3_I_ADDR_CNTL,
      I2 => \^o1\,
      I3 => n_2_I_ADDR_CNTL,
      I4(26 downto 0) => I1(26 downto 0),
      I5(3) => sig_rd_sts_okay_reg,
      I5(2 downto 0) => sig_rsc2stat_status(6 downto 4),
      O1 => n_2_I_CMD_STATUS,
      O2 => n_4_I_CMD_STATUS,
      O5 => O5,
      Q(32 downto 1) => p_1_in(31 downto 0),
      Q(0) => sig_next_burst,
      SR(0) => \^sig_stream_rst\,
      ftch_decerr_i => ftch_decerr_i,
      ftch_interr_i => ftch_interr_i,
      ftch_slverr_i => ftch_slverr_i,
      m_axi_aclk => m_axi_aclk,
      p_16_out => p_16_out,
      s_axis_ftch_cmd_tready => s_axis_ftch_cmd_tready,
      s_axis_ftch_cmd_tvalid => s_axis_ftch_cmd_tvalid,
      sig_addr2rsc_cmd_fifo_empty => sig_addr2rsc_cmd_fifo_empty,
      sig_btt_is_zero_reg => sig_btt_is_zero_reg,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_reg_empty => sig_cmd_reg_empty,
      sig_halt_reg => sig_halt_reg,
      sig_init_reg => sig_init_reg,
      sig_init_reg2 => sig_init_reg2,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
I_MSTR_SCC: entity work.axi_cdma_0_axi_sg_scc
    port map (
      I1 => n_4_I_CMD_STATUS,
      I2 => n_2_I_CMD_STATUS,
      I3 => \^o1\,
      I4(0) => \^sig_stream_rst\,
      I5(32 downto 1) => p_1_in(31 downto 0),
      I5(0) => sig_next_burst,
      O1 => n_2_I_MSTR_SCC,
      O2(1 downto 0) => sig_cmd_burst_reg(1 downto 0),
      Q(31 downto 0) => sig_cmd_addr_reg(31 downto 0),
      SR(0) => n_2_I_RESET,
      m_axi_aclk => m_axi_aclk,
      sig_addr2rsc_cmd_fifo_empty => sig_addr2rsc_cmd_fifo_empty,
      sig_btt_is_zero_reg => sig_btt_is_zero_reg,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_reg_empty => sig_cmd_reg_empty,
      sig_halt_reg => sig_halt_reg,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sm_set_error => sm_set_error
    );
I_RD_DATA_CNTL: entity work.axi_cdma_0_axi_sg_rddata_cntl
    port map (
      I1 => \^o1\,
      I4(0) => \^sig_stream_rst\,
      I5(1) => sig_rsc2stat_status(6),
      I5(0) => sig_rsc2stat_status(4),
      O1 => n_4_I_RD_DATA_CNTL,
      m_axi_aclk => m_axi_aclk,
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rready => m_axi_sg_rready,
      m_axi_sg_rresp(1 downto 0) => m_axi_sg_rresp(1 downto 0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      sig_data2rsc_decerr => sig_data2rsc_decerr,
      sig_data2rsc_valid => sig_data2rsc_valid,
      sig_rd_sts_decerr_reg0 => sig_rd_sts_decerr_reg0,
      sig_rd_sts_interr_reg0 => sig_rd_sts_interr_reg0,
      sig_rd_sts_okay_reg0 => sig_rd_sts_okay_reg0,
      sig_rd_sts_reg_full0 => sig_rd_sts_reg_full0,
      sig_rd_sts_slverr_reg0 => sig_rd_sts_slverr_reg0,
      sig_rsc2data_ready => sig_rsc2data_ready
    );
I_RD_STATUS_CNTLR: entity work.axi_cdma_0_axi_sg_rd_status_cntl
    port map (
      I1 => n_4_I_RD_DATA_CNTL,
      I2 => \^o1\,
      I5(3) => sig_rd_sts_okay_reg,
      I5(2 downto 0) => sig_rsc2stat_status(6 downto 4),
      m_axi_aclk => m_axi_aclk,
      sig_data2rsc_decerr => sig_data2rsc_decerr,
      sig_data2rsc_valid => sig_data2rsc_valid,
      sig_rd_sts_decerr_reg0 => sig_rd_sts_decerr_reg0,
      sig_rd_sts_interr_reg0 => sig_rd_sts_interr_reg0,
      sig_rd_sts_okay_reg0 => sig_rd_sts_okay_reg0,
      sig_rd_sts_reg_full0 => sig_rd_sts_reg_full0,
      sig_rd_sts_slverr_reg0 => sig_rd_sts_slverr_reg0,
      sig_rsc2data_ready => sig_rsc2data_ready,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
I_RESET: entity work.axi_cdma_0_axi_sg_reset_2
    port map (
      I4(0) => \^sig_stream_rst\,
      O1 => \^o1\,
      SR(0) => n_2_I_RESET,
      m_axi_aclk => m_axi_aclk,
      sig_addr2rsc_cmd_fifo_empty => sig_addr2rsc_cmd_fifo_empty,
      sig_halt_reg => sig_halt_reg,
      sig_rst2dm_resetn => sig_rst2dm_resetn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_cdma_0_srl_fifo_f is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC;
    m_axi_sg_bready : out STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    O3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I1 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0_srl_fifo_f : entity is "srl_fifo_f";
end axi_cdma_0_srl_fifo_f;

architecture STRUCTURE of axi_cdma_0_srl_fifo_f is
begin
I_SRL_FIFO_RBU_F: entity work.axi_cdma_0_srl_fifo_rbu_f
    port map (
      D(1 downto 0) => D(1 downto 0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      O1 => O1,
      O2(0) => O2(0),
      O3(0) => O3(0),
      O4 => O4,
      Q(0) => Q(0),
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      \out\(0) => \out\(0),
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_cdma_0_srl_fifo_f__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_push_coelsc_reg : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    I1 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0_srl_fifo_f__parameterized0\ : entity is "srl_fifo_f";
end \axi_cdma_0_srl_fifo_f__parameterized0\;

architecture STRUCTURE of \axi_cdma_0_srl_fifo_f__parameterized0\ is
begin
I_SRL_FIFO_RBU_F: entity work.\axi_cdma_0_srl_fifo_rbu_f__parameterized0\
    port map (
      D(2 downto 0) => D(2 downto 0),
      I1 => I1,
      I2(0) => I2(0),
      O1 => O1,
      O2 => O2,
      O3(0) => O3(0),
      O4 => O4,
      O5 => O5,
      O6 => O6,
      O7 => O7,
      Q(0) => Q(0),
      SR(0) => SR(0),
      \in\(2 downto 0) => \in\(2 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(1 downto 0) => \out\(1 downto 0),
      p_4_out => p_4_out,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_wr_fifo => sig_wr_fifo
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_cdma_0_srl_fifo_f__parameterized1\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 45 downto 0 );
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : out STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    p_12_out : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 37 downto 0 );
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0_srl_fifo_f__parameterized1\ : entity is "srl_fifo_f";
end \axi_cdma_0_srl_fifo_f__parameterized1\;

architecture STRUCTURE of \axi_cdma_0_srl_fifo_f__parameterized1\ is
begin
I_SRL_FIFO_RBU_F: entity work.\axi_cdma_0_srl_fifo_rbu_f__parameterized1\
    port map (
      E(0) => E(0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6(0) => I6(0),
      O1 => O1,
      O2 => O2,
      O3 => O3,
      O4 => O4,
      O5 => O5,
      SR(0) => SR(0),
      \in\(37 downto 0) => \in\(37 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(45 downto 0) => \out\(45 downto 0),
      p_12_out => p_12_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_cdma_0_srl_fifo_f__parameterized1_17\ is
  port (
    O1 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 45 downto 0 );
    O2 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 37 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0_srl_fifo_f__parameterized1_17\ : entity is "srl_fifo_f";
end \axi_cdma_0_srl_fifo_f__parameterized1_17\;

architecture STRUCTURE of \axi_cdma_0_srl_fifo_f__parameterized1_17\ is
begin
I_SRL_FIFO_RBU_F: entity work.\axi_cdma_0_srl_fifo_rbu_f__parameterized1_18\
    port map (
      E(0) => E(0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      O1 => O1,
      O2 => O2,
      O3 => O3,
      Q(0) => Q(0),
      SR(0) => SR(0),
      \in\(37 downto 0) => \in\(37 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(45 downto 0) => \out\(45 downto 0),
      sel => O4,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_cdma_0_srl_fifo_f__parameterized2\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    I5 : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    I8 : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_dqual_reg_full : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    I9 : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    I10 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    I13 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0_srl_fifo_f__parameterized2\ : entity is "srl_fifo_f";
end \axi_cdma_0_srl_fifo_f__parameterized2\;

architecture STRUCTURE of \axi_cdma_0_srl_fifo_f__parameterized2\ is
begin
I_SRL_FIFO_RBU_F: entity work.\axi_cdma_0_srl_fifo_rbu_f__parameterized2\
    port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      I1 => I1,
      I10 => I10,
      I11 => I11,
      I12 => I12,
      I13(0) => I13(0),
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I7 => I7,
      I8 => I8,
      I9 => I9,
      O1 => O1,
      O2 => O2,
      O3 => O3,
      O4 => O4,
      O5 => O5,
      O6 => O6,
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => SR(0),
      \in\(19 downto 0) => \in\(19 downto 0),
      m_axi_aclk => m_axi_aclk,
      m_axi_rlast => m_axi_rlast,
      m_axi_rvalid => m_axi_rvalid,
      \out\(15 downto 0) => \out\(15 downto 0),
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_halt_reg => sig_halt_reg,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_cdma_0_srl_fifo_f__parameterized3\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bready : out STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    O3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_addr2data_addr_posted : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I4 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    I5 : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0_srl_fifo_f__parameterized3\ : entity is "srl_fifo_f";
end \axi_cdma_0_srl_fifo_f__parameterized3\;

architecture STRUCTURE of \axi_cdma_0_srl_fifo_f__parameterized3\ is
begin
I_SRL_FIFO_RBU_F: entity work.\axi_cdma_0_srl_fifo_rbu_f__parameterized3\
    port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      I1 => I1,
      I2(3 downto 0) => I2(3 downto 0),
      I3(1 downto 0) => I3(1 downto 0),
      I4 => I4,
      I5 => I5,
      O1 => O1,
      O2 => O2,
      O3(0) => O3(0),
      Q(0) => Q(0),
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      \out\(0) => \out\(0),
      sig_addr2data_addr_posted => sig_addr2data_addr_posted,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_cdma_0_srl_fifo_f__parameterized4\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O4 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_4_out : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_wr_fifo : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 6 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0_srl_fifo_f__parameterized4\ : entity is "srl_fifo_f";
end \axi_cdma_0_srl_fifo_f__parameterized4\;

architecture STRUCTURE of \axi_cdma_0_srl_fifo_f__parameterized4\ is
begin
I_SRL_FIFO_RBU_F: entity work.\axi_cdma_0_srl_fifo_rbu_f__parameterized4\
    port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      I1(3 downto 0) => I1(3 downto 0),
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5(0) => I5(0),
      O1 => O1,
      O2 => O2,
      O3(0) => O3(0),
      O4 => O4,
      O5 => O5,
      O6 => O6,
      Q(0) => Q(0),
      SR(0) => SR(0),
      \in\(0 to 6) => \in\(0 to 6),
      m_axi_aclk => m_axi_aclk,
      \out\(5 downto 0) => \out\(5 downto 0),
      p_4_out => p_4_out,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_wr_fifo => sig_wr_fifo
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_cdma_0_srl_fifo_f__parameterized5\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O10 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_aclk : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    p_1_out : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    sig_skid2data_wready : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_ld_new_cmd_reg : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_addr2data_addr_posted : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_stat2wsc_status_ready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    I18 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0_srl_fifo_f__parameterized5\ : entity is "srl_fifo_f";
end \axi_cdma_0_srl_fifo_f__parameterized5\;

architecture STRUCTURE of \axi_cdma_0_srl_fifo_f__parameterized5\ is
begin
I_SRL_FIFO_RBU_F: entity work.\axi_cdma_0_srl_fifo_rbu_f__parameterized5\
    port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      I1 => I1,
      I10 => I10,
      I11 => I11,
      I12 => I12,
      I13 => I13,
      I14 => I14,
      I15 => I15,
      I16 => I16,
      I17 => I17,
      I18(0) => I18(0),
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I7 => I7,
      I8 => I8,
      I9 => I9,
      O1 => O1,
      O10 => O10,
      O11(0) => O11(0),
      O2 => O2,
      O3 => O3,
      O4 => O4,
      O5 => O5,
      O6 => O6,
      O7 => O8,
      O9 => O9,
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => SR(0),
      \in\(19 downto 0) => \in\(19 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(15 downto 0) => \out\(15 downto 0),
      p_1_out => p_1_out,
      sel => O7,
      sig_addr2data_addr_posted => sig_addr2data_addr_posted,
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_skid2data_wready => sig_skid2data_wready,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_cdma_0_axi_datamover_fifo__parameterized1\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 45 downto 0 );
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : in STD_LOGIC;
    p_12_out : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 37 downto 0 );
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_mmap_reset_reg : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0_axi_datamover_fifo__parameterized1\ : entity is "axi_datamover_fifo";
end \axi_cdma_0_axi_datamover_fifo__parameterized1\;

architecture STRUCTURE of \axi_cdma_0_axi_datamover_fifo__parameterized1\ is
  signal \^o6\ : STD_LOGIC;
  signal n_0_sig_inhibit_rdy_n_i_1 : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
begin
  O6 <= \^o6\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\axi_cdma_0_srl_fifo_f__parameterized1\
    port map (
      E(0) => E(0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => \^o6\,
      I6(0) => I5(0),
      O1 => O1,
      O2 => O2,
      O3 => O3,
      O4 => O4,
      O5 => O5,
      SR(0) => SR(0),
      \in\(37 downto 0) => \in\(37 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(45 downto 0) => \out\(45 downto 0),
      p_12_out => p_12_out
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_init_done,
      I1 => \^o6\,
      O => n_0_sig_inhibit_rdy_n_i_1
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_inhibit_rdy_n_i_1,
      Q => \^o6\,
      R => I5(0)
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_mmap_reset_reg,
      I1 => sig_init_reg2,
      I2 => I4,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_cdma_0_axi_datamover_fifo__parameterized1_16\ is
  port (
    sig_init_reg2 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 45 downto 0 );
    O2 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sel : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_init_reg : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 37 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0_axi_datamover_fifo__parameterized1_16\ : entity is "axi_datamover_fifo";
end \axi_cdma_0_axi_datamover_fifo__parameterized1_16\;

architecture STRUCTURE of \axi_cdma_0_axi_datamover_fifo__parameterized1_16\ is
  signal n_0_sig_inhibit_rdy_n_i_1 : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal \^sig_init_reg2\ : STD_LOGIC;
begin
  sig_init_reg2 <= \^sig_init_reg2\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\axi_cdma_0_srl_fifo_f__parameterized1_17\
    port map (
      E(0) => E(0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      O1 => O1,
      O2 => O2,
      O3 => O3,
      O4 => sel,
      Q(0) => Q(0),
      SR(0) => SR(0),
      \in\(37 downto 0) => \in\(37 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(45 downto 0) => \out\(45 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_init_done,
      I1 => sig_inhibit_rdy_n,
      O => n_0_sig_inhibit_rdy_n_i_1
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_inhibit_rdy_n_i_1,
      Q => sig_inhibit_rdy_n,
      R => SR(0)
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_init_reg,
      I1 => \^sig_init_reg2\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => '0'
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_init_reg,
      Q => \^sig_init_reg2\,
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_cdma_0_axi_datamover_fifo__parameterized2\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    sig_push_dqual_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    I5 : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    I8 : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_dqual_reg_full : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    I9 : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    I12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_init_reg : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0_axi_datamover_fifo__parameterized2\ : entity is "axi_datamover_fifo";
end \axi_cdma_0_axi_datamover_fifo__parameterized2\;

architecture STRUCTURE of \axi_cdma_0_axi_datamover_fifo__parameterized2\ is
  signal \^o6\ : STD_LOGIC;
  signal n_0_sig_inhibit_rdy_n_i_1 : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
begin
  O6 <= \^o6\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\axi_cdma_0_srl_fifo_f__parameterized2\
    port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      I1 => I1,
      I10 => \^o6\,
      I11 => I10,
      I12 => I11,
      I13(0) => I12(0),
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I7 => I7,
      I8 => I8,
      I9 => I9,
      O1 => O1,
      O2 => O2,
      O3 => O3,
      O4 => sig_push_dqual_reg,
      O5 => O4,
      O6 => O5,
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => SR(0),
      \in\(19 downto 0) => \in\(19 downto 0),
      m_axi_aclk => m_axi_aclk,
      m_axi_rlast => m_axi_rlast,
      m_axi_rvalid => m_axi_rvalid,
      \out\(15 downto 0) => \out\(15 downto 0),
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_halt_reg => sig_halt_reg,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_init_done,
      I1 => \^o6\,
      O => n_0_sig_inhibit_rdy_n_i_1
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_inhibit_rdy_n_i_1,
      Q => \^o6\,
      R => I12(0)
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_init_reg,
      I1 => sig_init_reg2,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_cdma_0_axi_datamover_fifo__parameterized3\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bready : out STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    O3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_addr2data_addr_posted : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_mmap_reset_reg : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0_axi_datamover_fifo__parameterized3\ : entity is "axi_datamover_fifo";
end \axi_cdma_0_axi_datamover_fifo__parameterized3\;

architecture STRUCTURE of \axi_cdma_0_axi_datamover_fifo__parameterized3\ is
  signal n_0_sig_inhibit_rdy_n_i_1 : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
begin
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\axi_cdma_0_srl_fifo_f__parameterized3\
    port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      I1 => I1,
      I2(3 downto 0) => I2(3 downto 0),
      I3(1 downto 0) => I3(1 downto 0),
      I4 => I4,
      I5 => I5,
      O1 => O1,
      O2 => O2,
      O3(0) => O3(0),
      Q(0) => Q(0),
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      \out\(0) => \out\(0),
      sig_addr2data_addr_posted => sig_addr2data_addr_posted,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_init_done,
      I1 => sig_inhibit_rdy_n,
      O => n_0_sig_inhibit_rdy_n_i_1
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_inhibit_rdy_n_i_1,
      Q => sig_inhibit_rdy_n,
      R => SR(0)
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_mmap_reset_reg,
      I1 => sig_init_reg2,
      I2 => I5,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_cdma_0_axi_datamover_fifo__parameterized4\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_push_coelsc_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_4_out : out STD_LOGIC;
    O6 : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    O4 : out STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_wr_fifo : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_push_to_wsc : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 6 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_mmap_reset_reg : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0_axi_datamover_fifo__parameterized4\ : entity is "axi_datamover_fifo";
end \axi_cdma_0_axi_datamover_fifo__parameterized4\;

architecture STRUCTURE of \axi_cdma_0_axi_datamover_fifo__parameterized4\ is
  signal n_0_sig_inhibit_rdy_n_i_1 : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal \^sig_inhibit_rdy_n\ : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
begin
  sig_inhibit_rdy_n <= \^sig_inhibit_rdy_n\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\axi_cdma_0_srl_fifo_f__parameterized4\
    port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      I1(3 downto 0) => I1(3 downto 0),
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5(0) => I5(0),
      O1 => O1,
      O2 => O2,
      O3(0) => O3(0),
      O4 => sig_push_coelsc_reg,
      O5 => O4,
      O6 => O6,
      Q(0) => Q(0),
      SR(0) => SR(0),
      \in\(0 to 6) => \in\(0 to 6),
      m_axi_aclk => m_axi_aclk,
      \out\(5 downto 0) => \out\(5 downto 0),
      p_4_out => p_4_out,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_inhibit_rdy_n => \^sig_inhibit_rdy_n\,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_wr_fifo => sig_wr_fifo
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_init_done,
      I1 => \^sig_inhibit_rdy_n\,
      O => n_0_sig_inhibit_rdy_n_i_1
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_inhibit_rdy_n_i_1,
      Q => \^sig_inhibit_rdy_n\,
      R => SR(0)
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_mmap_reset_reg,
      I1 => sig_init_reg2,
      I2 => I3,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_cdma_0_axi_datamover_fifo__parameterized5\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    sel : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O10 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    p_1_out : in STD_LOGIC;
    I9 : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    sig_skid2data_wready : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_ld_new_cmd_reg : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_addr2data_addr_posted : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_stat2wsc_status_ready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    I17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_mmap_reset_reg : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0_axi_datamover_fifo__parameterized5\ : entity is "axi_datamover_fifo";
end \axi_cdma_0_axi_datamover_fifo__parameterized5\;

architecture STRUCTURE of \axi_cdma_0_axi_datamover_fifo__parameterized5\ is
  signal \^o7\ : STD_LOGIC;
  signal n_0_sig_inhibit_rdy_n_i_1 : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
begin
  O7 <= \^o7\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\axi_cdma_0_srl_fifo_f__parameterized5\
    port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      I1 => I1,
      I10 => I9,
      I11 => I10,
      I12 => I11,
      I13 => I12,
      I14 => I13,
      I15 => I14,
      I16 => I15,
      I17 => I16,
      I18(0) => I17(0),
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I7 => I7,
      I8 => I8,
      I9 => \^o7\,
      O1 => O1,
      O10 => O10,
      O11(0) => O11(0),
      O2 => O2,
      O3 => O3,
      O4 => O4,
      O5 => O5,
      O6 => O6,
      O7 => sel,
      O8 => O8,
      O9 => O9,
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => SR(0),
      \in\(19 downto 0) => \in\(19 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(15 downto 0) => \out\(15 downto 0),
      p_1_out => p_1_out,
      sig_addr2data_addr_posted => sig_addr2data_addr_posted,
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_skid2data_wready => sig_skid2data_wready,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_init_done,
      I1 => \^o7\,
      O => n_0_sig_inhibit_rdy_n_i_1
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_inhibit_rdy_n_i_1,
      Q => \^o7\,
      R => I17(0)
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_mmap_reset_reg,
      I1 => sig_init_reg2,
      I2 => I2,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_cdma_0_axi_sg_fifo__parameterized1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC;
    m_axi_sg_bready : out STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    O3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_init_reg2 : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0_axi_sg_fifo__parameterized1\ : entity is "axi_sg_fifo";
end \axi_cdma_0_axi_sg_fifo__parameterized1\;

architecture STRUCTURE of \axi_cdma_0_axi_sg_fifo__parameterized1\ is
  signal n_0_sig_inhibit_rdy_n_i_1 : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
begin
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.axi_cdma_0_srl_fifo_f
    port map (
      D(1 downto 0) => D(1 downto 0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      O1 => O1,
      O2(0) => O2(0),
      O3(0) => O3(0),
      O4 => O4,
      Q(0) => Q(0),
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      \out\(0) => \out\(0),
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_init_done,
      I1 => sig_inhibit_rdy_n,
      O => n_0_sig_inhibit_rdy_n_i_1
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_inhibit_rdy_n_i_1,
      Q => sig_inhibit_rdy_n,
      R => SR(0)
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_init_reg2,
      I1 => sig_init_reg,
      I2 => I2,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_cdma_0_axi_sg_fifo__parameterized2\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_push_coelsc_reg : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    O5 : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    I1 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_push_to_wsc : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_init_reg2 : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0_axi_sg_fifo__parameterized2\ : entity is "axi_sg_fifo";
end \axi_cdma_0_axi_sg_fifo__parameterized2\;

architecture STRUCTURE of \axi_cdma_0_axi_sg_fifo__parameterized2\ is
  signal n_0_sig_inhibit_rdy_n_i_1 : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal \^sig_inhibit_rdy_n\ : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
begin
  sig_inhibit_rdy_n <= \^sig_inhibit_rdy_n\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\axi_cdma_0_srl_fifo_f__parameterized0\
    port map (
      D(2 downto 0) => D(2 downto 0),
      I1 => I1,
      I2(0) => I2(0),
      O1 => O1,
      O2 => O2,
      O3(0) => O3(0),
      O4 => O4,
      O5 => O5,
      O6 => O6,
      O7 => O7,
      Q(0) => Q(0),
      SR(0) => SR(0),
      \in\(2 downto 0) => \in\(2 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(1 downto 0) => \out\(1 downto 0),
      p_4_out => p_4_out,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_inhibit_rdy_n => \^sig_inhibit_rdy_n\,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_wr_fifo => sig_wr_fifo
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_init_done,
      I1 => \^sig_inhibit_rdy_n\,
      O => n_0_sig_inhibit_rdy_n_i_1
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_inhibit_rdy_n_i_1,
      Q => \^sig_inhibit_rdy_n\,
      R => SR(0)
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_init_reg2,
      I1 => sig_init_reg,
      I2 => I1,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_cdma_0_axi_datamover_addr_cntl is
  port (
    sig_addr2data_addr_posted : out STD_LOGIC;
    sig_init_reg2 : out STD_LOGIC;
    sig_addr2rsc_calc_error : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    sig_addr_reg_empty : out STD_LOGIC;
    sig_wr_fifo : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_init_reg : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 37 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0_axi_datamover_addr_cntl : entity is "axi_datamover_addr_cntl";
end axi_cdma_0_axi_datamover_addr_cntl;

architecture STRUCTURE of axi_cdma_0_axi_datamover_addr_cntl is
  signal n_0_sig_addr_reg_full_i_1 : STD_LOGIC;
  signal \n_0_sig_addr_valid_reg_i_1__1\ : STD_LOGIC;
  signal \n_1_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\ : STD_LOGIC;
  signal \n_48_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\ : STD_LOGIC;
  signal \n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\ : STD_LOGIC;
  signal \n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 50 downto 4 );
  signal \^sig_addr2rsc_calc_error\ : STD_LOGIC;
  signal \^sig_addr_reg_empty\ : STD_LOGIC;
  signal sig_addr_reg_full : STD_LOGIC;
  signal sig_posted_to_axi : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_posted_to_axi : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_posted_to_axi : signal is "no";
  signal sig_posted_to_axi_2 : STD_LOGIC;
  attribute RTL_KEEP of sig_posted_to_axi_2 : signal is "true";
  attribute equivalent_register_removal of sig_posted_to_axi_2 : signal is "no";
  signal sig_rd_empty : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of sig_posted_to_axi_2_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_2_reg : label is "no";
  attribute KEEP of sig_posted_to_axi_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_reg : label is "no";
begin
  sig_addr2data_addr_posted <= sig_posted_to_axi;
  sig_addr2rsc_calc_error <= \^sig_addr2rsc_calc_error\;
  sig_addr_reg_empty <= \^sig_addr_reg_empty\;
\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\: entity work.\axi_cdma_0_axi_datamover_fifo__parameterized1_16\
    port map (
      E(0) => \n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      I1 => I1,
      I2 => \^sig_addr_reg_empty\,
      I3 => \n_0_sig_addr_valid_reg_i_1__1\,
      O1 => \n_1_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      O2 => \n_48_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      O3 => \n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      Q(0) => sig_rd_empty,
      SR(0) => SR(0),
      \in\(37 downto 0) => \in\(37 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(45) => p_1_out(50),
      \out\(44 downto 0) => p_1_out(48 downto 4),
      sel => sig_wr_fifo,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_init_reg => sig_init_reg,
      sig_init_reg2 => sig_init_reg2,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid
    );
sig_addr_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_48_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      Q => \^sig_addr_reg_empty\,
      R => '0'
    );
sig_addr_reg_full_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AABA"
    )
    port map (
      I0 => sig_addr_reg_full,
      I1 => sig_rd_empty,
      I2 => \^sig_addr_reg_empty\,
      I3 => I1,
      I4 => \n_0_sig_addr_valid_reg_i_1__1\,
      O => n_0_sig_addr_reg_full_i_1
    );
sig_addr_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_addr_reg_full_i_1,
      Q => sig_addr_reg_full,
      R => '0'
    );
\sig_addr_valid_reg_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
    port map (
      I0 => \^sig_addr2rsc_calc_error\,
      I1 => sig_addr_reg_full,
      I2 => m_axi_arready,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \n_0_sig_addr_valid_reg_i_1__1\
    );
sig_addr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => \n_1_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      Q => m_axi_arvalid,
      R => \n_0_sig_addr_valid_reg_i_1__1\
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(50),
      Q => \^sig_addr2rsc_calc_error\,
      R => \n_0_sig_addr_valid_reg_i_1__1\
    );
\sig_next_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(4),
      Q => m_axi_araddr(0),
      R => \n_0_sig_addr_valid_reg_i_1__1\
    );
\sig_next_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(14),
      Q => m_axi_araddr(10),
      R => \n_0_sig_addr_valid_reg_i_1__1\
    );
\sig_next_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(15),
      Q => m_axi_araddr(11),
      R => \n_0_sig_addr_valid_reg_i_1__1\
    );
\sig_next_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(16),
      Q => m_axi_araddr(12),
      R => \n_0_sig_addr_valid_reg_i_1__1\
    );
\sig_next_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(17),
      Q => m_axi_araddr(13),
      R => \n_0_sig_addr_valid_reg_i_1__1\
    );
\sig_next_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(18),
      Q => m_axi_araddr(14),
      R => \n_0_sig_addr_valid_reg_i_1__1\
    );
\sig_next_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(19),
      Q => m_axi_araddr(15),
      R => \n_0_sig_addr_valid_reg_i_1__1\
    );
\sig_next_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(20),
      Q => m_axi_araddr(16),
      R => \n_0_sig_addr_valid_reg_i_1__1\
    );
\sig_next_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(21),
      Q => m_axi_araddr(17),
      R => \n_0_sig_addr_valid_reg_i_1__1\
    );
\sig_next_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(22),
      Q => m_axi_araddr(18),
      R => \n_0_sig_addr_valid_reg_i_1__1\
    );
\sig_next_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(23),
      Q => m_axi_araddr(19),
      R => \n_0_sig_addr_valid_reg_i_1__1\
    );
\sig_next_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(5),
      Q => m_axi_araddr(1),
      R => \n_0_sig_addr_valid_reg_i_1__1\
    );
\sig_next_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(24),
      Q => m_axi_araddr(20),
      R => \n_0_sig_addr_valid_reg_i_1__1\
    );
\sig_next_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(25),
      Q => m_axi_araddr(21),
      R => \n_0_sig_addr_valid_reg_i_1__1\
    );
\sig_next_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(26),
      Q => m_axi_araddr(22),
      R => \n_0_sig_addr_valid_reg_i_1__1\
    );
\sig_next_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(27),
      Q => m_axi_araddr(23),
      R => \n_0_sig_addr_valid_reg_i_1__1\
    );
\sig_next_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(28),
      Q => m_axi_araddr(24),
      R => \n_0_sig_addr_valid_reg_i_1__1\
    );
\sig_next_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(29),
      Q => m_axi_araddr(25),
      R => \n_0_sig_addr_valid_reg_i_1__1\
    );
\sig_next_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(30),
      Q => m_axi_araddr(26),
      R => \n_0_sig_addr_valid_reg_i_1__1\
    );
\sig_next_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(31),
      Q => m_axi_araddr(27),
      R => \n_0_sig_addr_valid_reg_i_1__1\
    );
\sig_next_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(32),
      Q => m_axi_araddr(28),
      R => \n_0_sig_addr_valid_reg_i_1__1\
    );
\sig_next_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(33),
      Q => m_axi_araddr(29),
      R => \n_0_sig_addr_valid_reg_i_1__1\
    );
\sig_next_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(6),
      Q => m_axi_araddr(2),
      R => \n_0_sig_addr_valid_reg_i_1__1\
    );
\sig_next_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(34),
      Q => m_axi_araddr(30),
      R => \n_0_sig_addr_valid_reg_i_1__1\
    );
\sig_next_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(35),
      Q => m_axi_araddr(31),
      R => \n_0_sig_addr_valid_reg_i_1__1\
    );
\sig_next_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(7),
      Q => m_axi_araddr(3),
      R => \n_0_sig_addr_valid_reg_i_1__1\
    );
\sig_next_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(8),
      Q => m_axi_araddr(4),
      R => \n_0_sig_addr_valid_reg_i_1__1\
    );
\sig_next_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(9),
      Q => m_axi_araddr(5),
      R => \n_0_sig_addr_valid_reg_i_1__1\
    );
\sig_next_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(10),
      Q => m_axi_araddr(6),
      R => \n_0_sig_addr_valid_reg_i_1__1\
    );
\sig_next_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(11),
      Q => m_axi_araddr(7),
      R => \n_0_sig_addr_valid_reg_i_1__1\
    );
\sig_next_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(12),
      Q => m_axi_araddr(8),
      R => \n_0_sig_addr_valid_reg_i_1__1\
    );
\sig_next_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(13),
      Q => m_axi_araddr(9),
      R => \n_0_sig_addr_valid_reg_i_1__1\
    );
\sig_next_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(47),
      Q => m_axi_arburst(0),
      R => \n_0_sig_addr_valid_reg_i_1__1\
    );
\sig_next_burst_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(48),
      Q => m_axi_arburst(1),
      R => \n_0_sig_addr_valid_reg_i_1__1\
    );
\sig_next_len_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(36),
      Q => m_axi_arlen(0),
      R => \n_0_sig_addr_valid_reg_i_1__1\
    );
\sig_next_len_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(37),
      Q => m_axi_arlen(1),
      R => \n_0_sig_addr_valid_reg_i_1__1\
    );
\sig_next_len_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(38),
      Q => m_axi_arlen(2),
      R => \n_0_sig_addr_valid_reg_i_1__1\
    );
\sig_next_len_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(39),
      Q => m_axi_arlen(3),
      R => \n_0_sig_addr_valid_reg_i_1__1\
    );
\sig_next_len_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(40),
      Q => m_axi_arlen(4),
      R => \n_0_sig_addr_valid_reg_i_1__1\
    );
\sig_next_len_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(41),
      Q => m_axi_arlen(5),
      R => \n_0_sig_addr_valid_reg_i_1__1\
    );
\sig_next_len_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(42),
      Q => m_axi_arlen(6),
      R => \n_0_sig_addr_valid_reg_i_1__1\
    );
\sig_next_len_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(43),
      Q => m_axi_arlen(7),
      R => \n_0_sig_addr_valid_reg_i_1__1\
    );
\sig_next_size_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(44),
      Q => m_axi_arsize(0),
      R => \n_0_sig_addr_valid_reg_i_1__1\
    );
\sig_next_size_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(45),
      Q => m_axi_arsize(1),
      R => \n_0_sig_addr_valid_reg_i_1__1\
    );
\sig_next_size_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(46),
      Q => m_axi_arsize(2),
      R => \n_0_sig_addr_valid_reg_i_1__1\
    );
sig_posted_to_axi_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      Q => sig_posted_to_axi_2,
      R => '0'
    );
sig_posted_to_axi_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      Q => sig_posted_to_axi,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_cdma_0_axi_datamover_addr_cntl__parameterized0\ is
  port (
    sig_addr2data_addr_posted : out STD_LOGIC;
    O1 : out STD_LOGIC;
    sig_addr2wsc_calc_error : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    sig_addr_reg_empty : out STD_LOGIC;
    O2 : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    p_12_out : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 37 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_mmap_reset_reg : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0_axi_datamover_addr_cntl__parameterized0\ : entity is "axi_datamover_addr_cntl";
end \axi_cdma_0_axi_datamover_addr_cntl__parameterized0\;

architecture STRUCTURE of \axi_cdma_0_axi_datamover_addr_cntl__parameterized0\ is
  signal n_0_sig_addr_reg_full_i_1 : STD_LOGIC;
  signal \n_0_sig_addr_valid_reg_i_1__2\ : STD_LOGIC;
  signal \n_1_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\ : STD_LOGIC;
  signal \n_48_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\ : STD_LOGIC;
  signal \n_49_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 50 downto 4 );
  signal \^sig_addr2wsc_calc_error\ : STD_LOGIC;
  signal \^sig_addr_reg_empty\ : STD_LOGIC;
  signal sig_addr_reg_full : STD_LOGIC;
  signal sig_posted_to_axi : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_posted_to_axi : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_posted_to_axi : signal is "no";
  signal sig_posted_to_axi_2 : STD_LOGIC;
  attribute RTL_KEEP of sig_posted_to_axi_2 : signal is "true";
  attribute equivalent_register_removal of sig_posted_to_axi_2 : signal is "no";
  signal sig_push_addr_reg1_out : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of sig_posted_to_axi_2_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_2_reg : label is "no";
  attribute KEEP of sig_posted_to_axi_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_reg : label is "no";
begin
  sig_addr2data_addr_posted <= sig_posted_to_axi;
  sig_addr2wsc_calc_error <= \^sig_addr2wsc_calc_error\;
  sig_addr_reg_empty <= \^sig_addr_reg_empty\;
\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\: entity work.\axi_cdma_0_axi_datamover_fifo__parameterized1\
    port map (
      E(0) => sig_push_addr_reg1_out,
      I1 => \^sig_addr_reg_empty\,
      I2 => I1,
      I3 => I2,
      I4 => I3,
      I5(0) => SR(0),
      O1 => O1,
      O2 => \n_1_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      O3 => \n_48_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      O4 => \n_49_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      O5 => O2,
      O6 => sig_inhibit_rdy_n,
      SR(0) => \n_0_sig_addr_valid_reg_i_1__2\,
      \in\(37 downto 0) => \in\(37 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(45) => p_1_out(50),
      \out\(44 downto 0) => p_1_out(48 downto 4),
      p_12_out => p_12_out,
      sig_init_reg2 => sig_init_reg2,
      sig_mmap_reset_reg => sig_mmap_reset_reg
    );
sig_addr_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_48_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      Q => \^sig_addr_reg_empty\,
      R => '0'
    );
sig_addr_reg_full_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8C808C8"
    )
    port map (
      I0 => sig_push_addr_reg1_out,
      I1 => I3,
      I2 => sig_addr_reg_full,
      I3 => m_axi_awready,
      I4 => \^sig_addr2wsc_calc_error\,
      O => n_0_sig_addr_reg_full_i_1
    );
sig_addr_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_addr_reg_full_i_1,
      Q => sig_addr_reg_full,
      R => '0'
    );
\sig_addr_valid_reg_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
    port map (
      I0 => \^sig_addr2wsc_calc_error\,
      I1 => m_axi_awready,
      I2 => sig_addr_reg_full,
      I3 => I3,
      O => \n_0_sig_addr_valid_reg_i_1__2\
    );
sig_addr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => \n_1_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      Q => m_axi_awvalid,
      R => \n_0_sig_addr_valid_reg_i_1__2\
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(50),
      Q => \^sig_addr2wsc_calc_error\,
      R => \n_0_sig_addr_valid_reg_i_1__2\
    );
\sig_next_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(4),
      Q => m_axi_awaddr(0),
      R => \n_0_sig_addr_valid_reg_i_1__2\
    );
\sig_next_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(14),
      Q => m_axi_awaddr(10),
      R => \n_0_sig_addr_valid_reg_i_1__2\
    );
\sig_next_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(15),
      Q => m_axi_awaddr(11),
      R => \n_0_sig_addr_valid_reg_i_1__2\
    );
\sig_next_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(16),
      Q => m_axi_awaddr(12),
      R => \n_0_sig_addr_valid_reg_i_1__2\
    );
\sig_next_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(17),
      Q => m_axi_awaddr(13),
      R => \n_0_sig_addr_valid_reg_i_1__2\
    );
\sig_next_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(18),
      Q => m_axi_awaddr(14),
      R => \n_0_sig_addr_valid_reg_i_1__2\
    );
\sig_next_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(19),
      Q => m_axi_awaddr(15),
      R => \n_0_sig_addr_valid_reg_i_1__2\
    );
\sig_next_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(20),
      Q => m_axi_awaddr(16),
      R => \n_0_sig_addr_valid_reg_i_1__2\
    );
\sig_next_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(21),
      Q => m_axi_awaddr(17),
      R => \n_0_sig_addr_valid_reg_i_1__2\
    );
\sig_next_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(22),
      Q => m_axi_awaddr(18),
      R => \n_0_sig_addr_valid_reg_i_1__2\
    );
\sig_next_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(23),
      Q => m_axi_awaddr(19),
      R => \n_0_sig_addr_valid_reg_i_1__2\
    );
\sig_next_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(5),
      Q => m_axi_awaddr(1),
      R => \n_0_sig_addr_valid_reg_i_1__2\
    );
\sig_next_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(24),
      Q => m_axi_awaddr(20),
      R => \n_0_sig_addr_valid_reg_i_1__2\
    );
\sig_next_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(25),
      Q => m_axi_awaddr(21),
      R => \n_0_sig_addr_valid_reg_i_1__2\
    );
\sig_next_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(26),
      Q => m_axi_awaddr(22),
      R => \n_0_sig_addr_valid_reg_i_1__2\
    );
\sig_next_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(27),
      Q => m_axi_awaddr(23),
      R => \n_0_sig_addr_valid_reg_i_1__2\
    );
\sig_next_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(28),
      Q => m_axi_awaddr(24),
      R => \n_0_sig_addr_valid_reg_i_1__2\
    );
\sig_next_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(29),
      Q => m_axi_awaddr(25),
      R => \n_0_sig_addr_valid_reg_i_1__2\
    );
\sig_next_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(30),
      Q => m_axi_awaddr(26),
      R => \n_0_sig_addr_valid_reg_i_1__2\
    );
\sig_next_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(31),
      Q => m_axi_awaddr(27),
      R => \n_0_sig_addr_valid_reg_i_1__2\
    );
\sig_next_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(32),
      Q => m_axi_awaddr(28),
      R => \n_0_sig_addr_valid_reg_i_1__2\
    );
\sig_next_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(33),
      Q => m_axi_awaddr(29),
      R => \n_0_sig_addr_valid_reg_i_1__2\
    );
\sig_next_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(6),
      Q => m_axi_awaddr(2),
      R => \n_0_sig_addr_valid_reg_i_1__2\
    );
\sig_next_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(34),
      Q => m_axi_awaddr(30),
      R => \n_0_sig_addr_valid_reg_i_1__2\
    );
\sig_next_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(35),
      Q => m_axi_awaddr(31),
      R => \n_0_sig_addr_valid_reg_i_1__2\
    );
\sig_next_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(7),
      Q => m_axi_awaddr(3),
      R => \n_0_sig_addr_valid_reg_i_1__2\
    );
\sig_next_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(8),
      Q => m_axi_awaddr(4),
      R => \n_0_sig_addr_valid_reg_i_1__2\
    );
\sig_next_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(9),
      Q => m_axi_awaddr(5),
      R => \n_0_sig_addr_valid_reg_i_1__2\
    );
\sig_next_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(10),
      Q => m_axi_awaddr(6),
      R => \n_0_sig_addr_valid_reg_i_1__2\
    );
\sig_next_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(11),
      Q => m_axi_awaddr(7),
      R => \n_0_sig_addr_valid_reg_i_1__2\
    );
\sig_next_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(12),
      Q => m_axi_awaddr(8),
      R => \n_0_sig_addr_valid_reg_i_1__2\
    );
\sig_next_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(13),
      Q => m_axi_awaddr(9),
      R => \n_0_sig_addr_valid_reg_i_1__2\
    );
\sig_next_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(47),
      Q => m_axi_awburst(0),
      R => \n_0_sig_addr_valid_reg_i_1__2\
    );
\sig_next_burst_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(48),
      Q => m_axi_awburst(1),
      R => \n_0_sig_addr_valid_reg_i_1__2\
    );
\sig_next_len_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(36),
      Q => m_axi_awlen(0),
      R => \n_0_sig_addr_valid_reg_i_1__2\
    );
\sig_next_len_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(37),
      Q => m_axi_awlen(1),
      R => \n_0_sig_addr_valid_reg_i_1__2\
    );
\sig_next_len_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(38),
      Q => m_axi_awlen(2),
      R => \n_0_sig_addr_valid_reg_i_1__2\
    );
\sig_next_len_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(39),
      Q => m_axi_awlen(3),
      R => \n_0_sig_addr_valid_reg_i_1__2\
    );
\sig_next_len_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(40),
      Q => m_axi_awlen(4),
      R => \n_0_sig_addr_valid_reg_i_1__2\
    );
\sig_next_len_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(41),
      Q => m_axi_awlen(5),
      R => \n_0_sig_addr_valid_reg_i_1__2\
    );
\sig_next_len_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(42),
      Q => m_axi_awlen(6),
      R => \n_0_sig_addr_valid_reg_i_1__2\
    );
\sig_next_len_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(43),
      Q => m_axi_awlen(7),
      R => \n_0_sig_addr_valid_reg_i_1__2\
    );
\sig_next_size_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(44),
      Q => m_axi_awsize(0),
      R => \n_0_sig_addr_valid_reg_i_1__2\
    );
\sig_next_size_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(45),
      Q => m_axi_awsize(1),
      R => \n_0_sig_addr_valid_reg_i_1__2\
    );
\sig_next_size_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(46),
      Q => m_axi_awsize(2),
      R => \n_0_sig_addr_valid_reg_i_1__2\
    );
sig_posted_to_axi_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_49_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      Q => sig_posted_to_axi_2,
      R => '0'
    );
sig_posted_to_axi_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_49_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      Q => sig_posted_to_axi,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_cdma_0_axi_datamover_rddata_cntl is
  port (
    O1 : out STD_LOGIC;
    sig_data2rsc_valid : out STD_LOGIC;
    O2 : out STD_LOGIC;
    sig_data2rsc_slverr : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    sig_rd_sts_reg_full0 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    sig_rd_sts_interr_reg0 : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    sig_rd_sts_decerr_reg0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I2 : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    sig_addr2rsc_calc_error : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    sig_rsc2data_ready : in STD_LOGIC;
    I4 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    sig_next_eof_reg : in STD_LOGIC;
    I7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    sig_init_reg : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC;
    sig_rst2all_stop_request : in STD_LOGIC;
    sig_addr2data_addr_posted : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0_axi_datamover_rddata_cntl : entity is "axi_datamover_rddata_cntl";
end axi_cdma_0_axi_datamover_rddata_cntl;

architecture STRUCTURE of axi_cdma_0_axi_datamover_rddata_cntl is
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_4__0\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_5\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_6\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_7\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_8\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_9\ : STD_LOGIC;
  signal n_0_m_axi_rready_INST_0_i_2 : STD_LOGIC;
  signal \n_0_sig_addr_posted_cntr[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_posted_cntr[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_posted_cntr[2]_i_1\ : STD_LOGIC;
  signal \n_0_sig_coelsc_tag_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_sig_dbeat_cntr[5]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_dbeat_cntr[7]_i_3\ : STD_LOGIC;
  signal \n_0_sig_dbeat_cntr[7]_i_4\ : STD_LOGIC;
  signal n_0_sig_first_dbeat_reg : STD_LOGIC;
  signal n_0_sig_halt_reg_i_1 : STD_LOGIC;
  signal \n_0_sig_last_dbeat_i_2__1\ : STD_LOGIC;
  signal n_0_sig_last_dbeat_i_4 : STD_LOGIC;
  signal n_0_sig_last_dbeat_reg : STD_LOGIC;
  signal n_0_sig_last_mmap_dbeat_reg_reg : STD_LOGIC;
  signal n_0_sig_ld_new_cmd_reg_i_1 : STD_LOGIC;
  signal \n_0_sig_next_tag_reg[3]_i_11\ : STD_LOGIC;
  signal \n_0_sig_next_tag_reg[3]_i_4\ : STD_LOGIC;
  signal \n_1_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\ : STD_LOGIC;
  signal \n_29_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\ : STD_LOGIC;
  signal \n_2_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\ : STD_LOGIC;
  signal \n_30_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\ : STD_LOGIC;
  signal \n_31_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\ : STD_LOGIC;
  signal \n_32_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\ : STD_LOGIC;
  signal \n_4_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\ : STD_LOGIC;
  signal \n_5_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\ : STD_LOGIC;
  signal \n_6_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\ : STD_LOGIC;
  signal \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_addr_posted_cntr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_cmd_cmplt_last_dbeat : STD_LOGIC;
  signal sig_coelsc_decerr_reg0 : STD_LOGIC;
  signal sig_coelsc_interr_reg0 : STD_LOGIC;
  signal sig_coelsc_slverr_reg0 : STD_LOGIC;
  signal sig_data2rsc_calc_err : STD_LOGIC;
  signal sig_data2rsc_decerr : STD_LOGIC;
  signal \^sig_data2rsc_slverr\ : STD_LOGIC;
  signal \^sig_data2rsc_valid\ : STD_LOGIC;
  signal \sig_dbeat_cntr_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_dqual_reg_empty : STD_LOGIC;
  signal sig_dqual_reg_full : STD_LOGIC;
  signal sig_fifo_next_calc_error : STD_LOGIC;
  signal sig_fifo_next_cmd_cmplt : STD_LOGIC;
  signal sig_fifo_next_eof : STD_LOGIC;
  signal sig_fifo_next_last_strb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_fifo_next_sequential : STD_LOGIC;
  signal sig_fifo_next_strt_strb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_halt_reg_dly1 : STD_LOGIC;
  signal sig_halt_reg_dly2 : STD_LOGIC;
  signal sig_halt_reg_dly3 : STD_LOGIC;
  signal sig_last_mmap_dbeat : STD_LOGIC;
  signal sig_ld_new_cmd_reg : STD_LOGIC;
  signal sig_next_calc_error_reg : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg : STD_LOGIC;
  signal sig_next_eof_reg_0 : STD_LOGIC;
  signal sig_next_last_strb_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_next_sequential_reg : STD_LOGIC;
  signal sig_next_strt_strb_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_next_tag_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_push_coelsc_reg : STD_LOGIC;
  signal sig_push_dqual_reg : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of m_axi_rready_INST_0 : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of m_axi_rready_INST_0_i_2 : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[0]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[1]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[2]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of sig_coelsc_decerr_reg_i_1 : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of sig_coelsc_interr_reg_i_1 : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of sig_coelsc_reg_full_i_1 : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of sig_coelsc_slverr_reg_i_1 : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[7]_i_3\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of sig_halt_reg_i_1 : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \sig_last_mmap_dbeat_reg_i_1__1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \sig_next_tag_reg[3]_i_11\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \sig_next_tag_reg[3]_i_4\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \sig_rd_sts_reg_empty_i_1__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \sig_rd_sts_reg_full_i_1__0\ : label is "soft_lutpair52";
begin
  O2 <= \^o2\;
  O3 <= \^o3\;
  sig_data2rsc_slverr <= \^sig_data2rsc_slverr\;
  sig_data2rsc_valid <= \^sig_data2rsc_valid\;
\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\: entity work.\axi_cdma_0_axi_datamover_fifo__parameterized2\
    port map (
      D(7 downto 0) => \p_0_in__1\(7 downto 0),
      E(0) => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      I1 => \n_0_sig_last_dbeat_i_2__1\,
      I10 => \n_0_sig_dbeat_cntr[7]_i_4\,
      I11 => \n_0_sig_dbeat_cntr[5]_i_2__0\,
      I12(0) => SR(0),
      I2 => \n_0_sig_dbeat_cntr[7]_i_3\,
      I3 => n_0_sig_last_dbeat_reg,
      I4 => n_0_sig_first_dbeat_reg,
      I5 => I2,
      I6 => \n_0_sig_next_tag_reg[3]_i_4\,
      I7 => \^o2\,
      I8 => \^o3\,
      I9 => \^sig_data2rsc_valid\,
      O1 => O1,
      O2 => \n_1_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      O3 => \n_2_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      O4 => \n_5_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      O5 => \n_6_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      O6 => sig_inhibit_rdy_n,
      Q(7 downto 0) => \sig_dbeat_cntr_reg__0\(7 downto 0),
      SR(0) => \n_4_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      \in\(19 downto 0) => \in\(19 downto 0),
      m_axi_aclk => m_axi_aclk,
      m_axi_rlast => m_axi_rlast,
      m_axi_rvalid => m_axi_rvalid,
      \out\(15) => sig_fifo_next_calc_error,
      \out\(14) => sig_fifo_next_cmd_cmplt,
      \out\(13) => sig_fifo_next_sequential,
      \out\(12) => sig_fifo_next_eof,
      \out\(11 downto 8) => sig_fifo_next_last_strb(3 downto 0),
      \out\(7 downto 4) => sig_fifo_next_strt_strb(3 downto 0),
      \out\(3) => \n_29_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      \out\(2) => \n_30_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      \out\(1) => \n_31_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      \out\(0) => \n_32_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_halt_reg => sig_halt_reg,
      sig_init_reg => sig_init_reg,
      sig_init_reg2 => sig_init_reg2,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_push_dqual_reg => sig_push_dqual_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF200020002000"
    )
    port map (
      I0 => sig_dqual_reg_full,
      I1 => sig_next_calc_error_reg,
      I2 => \^o2\,
      I3 => n_0_m_axi_rready_INST_0_i_2,
      I4 => sig_next_eof_reg_0,
      I5 => m_axi_rlast,
      O => O7
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBAAFBAAFBAA"
    )
    port map (
      I0 => sig_halt_reg,
      I1 => I3,
      I2 => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_4__0\,
      I3 => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_5\,
      I4 => sig_next_eof_reg_0,
      I5 => m_axi_rlast,
      O => O6
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
    port map (
      I0 => I6,
      I1 => sig_next_eof_reg,
      I2 => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_6\,
      I3 => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_7\,
      I4 => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_8\,
      I5 => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_9\,
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_4__0\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FE0000000000"
    )
    port map (
      I0 => sig_addr_posted_cntr(0),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(2),
      I3 => \^o2\,
      I4 => sig_next_calc_error_reg,
      I5 => sig_dqual_reg_full,
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_5\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555565555559A99"
    )
    port map (
      I0 => I7(1),
      I1 => n_0_sig_first_dbeat_reg,
      I2 => sig_next_last_strb_reg(1),
      I3 => n_0_sig_last_dbeat_reg,
      I4 => \^o2\,
      I5 => sig_next_strt_strb_reg(1),
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_6\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555565555559A99"
    )
    port map (
      I0 => I7(2),
      I1 => n_0_sig_first_dbeat_reg,
      I2 => sig_next_last_strb_reg(2),
      I3 => n_0_sig_last_dbeat_reg,
      I4 => \^o2\,
      I5 => sig_next_strt_strb_reg(2),
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_7\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555565555559A99"
    )
    port map (
      I0 => I7(0),
      I1 => n_0_sig_first_dbeat_reg,
      I2 => sig_next_last_strb_reg(0),
      I3 => n_0_sig_last_dbeat_reg,
      I4 => \^o2\,
      I5 => sig_next_strt_strb_reg(0),
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_8\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555565555559A99"
    )
    port map (
      I0 => I7(3),
      I1 => n_0_sig_first_dbeat_reg,
      I2 => sig_next_last_strb_reg(3),
      I3 => n_0_sig_last_dbeat_reg,
      I4 => \^o2\,
      I5 => sig_next_strt_strb_reg(3),
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_9\
    );
\INFERRED_GEN.cnt_i[2]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEEEEEEEEEEEEE"
    )
    port map (
      I0 => sig_halt_reg,
      I1 => I1,
      I2 => sig_dqual_reg_full,
      I3 => sig_next_calc_error_reg,
      I4 => \^o2\,
      I5 => n_0_m_axi_rready_INST_0_i_2,
      O => O8
    );
m_axi_rready_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => I5,
      I1 => \^sig_data2rsc_valid\,
      I2 => sig_dqual_reg_full,
      I3 => sig_next_calc_error_reg,
      I4 => n_0_m_axi_rready_INST_0_i_2,
      O => m_axi_rready
    );
m_axi_rready_INST_0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(0),
      O => n_0_m_axi_rready_INST_0_i_2
    );
\sig_addr_posted_cntr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B9996662"
    )
    port map (
      I0 => sig_addr2data_addr_posted,
      I1 => n_0_sig_last_mmap_dbeat_reg_reg,
      I2 => sig_addr_posted_cntr(2),
      I3 => sig_addr_posted_cntr(1),
      I4 => sig_addr_posted_cntr(0),
      O => \n_0_sig_addr_posted_cntr[0]_i_1\
    );
\sig_addr_posted_cntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD22BB40"
    )
    port map (
      I0 => sig_addr2data_addr_posted,
      I1 => n_0_sig_last_mmap_dbeat_reg_reg,
      I2 => sig_addr_posted_cntr(2),
      I3 => sig_addr_posted_cntr(1),
      I4 => sig_addr_posted_cntr(0),
      O => \n_0_sig_addr_posted_cntr[1]_i_1\
    );
\sig_addr_posted_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2F0F0B0"
    )
    port map (
      I0 => sig_addr2data_addr_posted,
      I1 => n_0_sig_last_mmap_dbeat_reg_reg,
      I2 => sig_addr_posted_cntr(2),
      I3 => sig_addr_posted_cntr(1),
      I4 => sig_addr_posted_cntr(0),
      O => \n_0_sig_addr_posted_cntr[2]_i_1\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_addr_posted_cntr[0]_i_1\,
      Q => sig_addr_posted_cntr(0),
      R => SR(0)
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_addr_posted_cntr[1]_i_1\,
      Q => sig_addr_posted_cntr(1),
      R => SR(0)
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_addr_posted_cntr[2]_i_1\,
      Q => sig_addr_posted_cntr(2),
      R => SR(0)
    );
sig_coelsc_decerr_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => m_axi_rresp(1),
      I1 => m_axi_rresp(0),
      I2 => sig_data2rsc_decerr,
      O => sig_coelsc_decerr_reg0
    );
sig_coelsc_decerr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_decerr_reg0,
      Q => sig_data2rsc_decerr,
      R => \n_0_sig_coelsc_tag_reg[3]_i_1\
    );
sig_coelsc_interr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_data2rsc_calc_err,
      I1 => sig_next_calc_error_reg,
      O => sig_coelsc_interr_reg0
    );
sig_coelsc_interr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_interr_reg0,
      Q => sig_data2rsc_calc_err,
      R => \n_0_sig_coelsc_tag_reg[3]_i_1\
    );
sig_coelsc_reg_full_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => sig_next_calc_error_reg,
      I1 => sig_next_cmd_cmplt_reg,
      I2 => m_axi_rlast,
      O => sig_cmd_cmplt_last_dbeat
    );
sig_coelsc_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_cmd_cmplt_last_dbeat,
      Q => \^sig_data2rsc_valid\,
      R => \n_0_sig_coelsc_tag_reg[3]_i_1\
    );
sig_coelsc_slverr_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => m_axi_rresp(0),
      I1 => m_axi_rresp(1),
      I2 => \^sig_data2rsc_slverr\,
      O => sig_coelsc_slverr_reg0
    );
sig_coelsc_slverr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_slverr_reg0,
      Q => \^sig_data2rsc_slverr\,
      R => \n_0_sig_coelsc_tag_reg[3]_i_1\
    );
\sig_coelsc_tag_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15000000FFFFFFFF"
    )
    port map (
      I0 => \n_0_sig_next_tag_reg[3]_i_4\,
      I1 => sig_ld_new_cmd_reg,
      I2 => sig_next_calc_error_reg,
      I3 => sig_rsc2data_ready,
      I4 => \^sig_data2rsc_valid\,
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \n_0_sig_coelsc_tag_reg[3]_i_1\
    );
\sig_coelsc_tag_reg[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => \n_0_sig_next_tag_reg[3]_i_4\,
      I1 => sig_ld_new_cmd_reg,
      I2 => sig_next_calc_error_reg,
      O => sig_push_coelsc_reg
    );
\sig_coelsc_tag_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_next_tag_reg(0),
      Q => Q(0),
      R => \n_0_sig_coelsc_tag_reg[3]_i_1\
    );
\sig_coelsc_tag_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_next_tag_reg(1),
      Q => Q(1),
      R => \n_0_sig_coelsc_tag_reg[3]_i_1\
    );
\sig_coelsc_tag_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_next_tag_reg(2),
      Q => Q(2),
      R => \n_0_sig_coelsc_tag_reg[3]_i_1\
    );
\sig_coelsc_tag_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_next_tag_reg(3),
      Q => Q(3),
      R => \n_0_sig_coelsc_tag_reg[3]_i_1\
    );
\sig_dbeat_cntr[5]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \sig_dbeat_cntr_reg__0\(1),
      I1 => \sig_dbeat_cntr_reg__0\(0),
      I2 => \sig_dbeat_cntr_reg__0\(2),
      O => \n_0_sig_dbeat_cntr[5]_i_2__0\
    );
\sig_dbeat_cntr[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
    port map (
      I0 => \n_0_sig_next_tag_reg[3]_i_4\,
      I1 => \sig_dbeat_cntr_reg__0\(7),
      I2 => \sig_dbeat_cntr_reg__0\(6),
      I3 => \n_0_sig_dbeat_cntr[7]_i_4\,
      O => \n_0_sig_dbeat_cntr[7]_i_3\
    );
\sig_dbeat_cntr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \sig_dbeat_cntr_reg__0\(1),
      I1 => \sig_dbeat_cntr_reg__0\(0),
      I2 => \sig_dbeat_cntr_reg__0\(2),
      I3 => \sig_dbeat_cntr_reg__0\(5),
      I4 => \sig_dbeat_cntr_reg__0\(3),
      I5 => \sig_dbeat_cntr_reg__0\(4),
      O => \n_0_sig_dbeat_cntr[7]_i_4\
    );
\sig_dbeat_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      D => \p_0_in__1\(0),
      Q => \sig_dbeat_cntr_reg__0\(0),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      D => \p_0_in__1\(1),
      Q => \sig_dbeat_cntr_reg__0\(1),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      D => \p_0_in__1\(2),
      Q => \sig_dbeat_cntr_reg__0\(2),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      D => \p_0_in__1\(3),
      Q => \sig_dbeat_cntr_reg__0\(3),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      D => \p_0_in__1\(4),
      Q => \sig_dbeat_cntr_reg__0\(4),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      D => \p_0_in__1\(5),
      Q => \sig_dbeat_cntr_reg__0\(5),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      D => \p_0_in__1\(6),
      Q => \sig_dbeat_cntr_reg__0\(6),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      D => \p_0_in__1\(7),
      Q => \sig_dbeat_cntr_reg__0\(7),
      R => SR(0)
    );
sig_dqual_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_5_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      Q => sig_dqual_reg_empty,
      R => '0'
    );
sig_dqual_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_6_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      Q => sig_dqual_reg_full,
      R => '0'
    );
sig_first_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_2_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      Q => n_0_sig_first_dbeat_reg,
      R => '0'
    );
\sig_halt_cmplt_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0D00000000000"
    )
    port map (
      I0 => n_0_m_axi_rready_INST_0_i_2,
      I1 => sig_next_calc_error_reg,
      I2 => sig_halt_reg_dly3,
      I3 => sig_addr2rsc_calc_error,
      I4 => sig_addr_reg_empty,
      I5 => \^o2\,
      O => O4
    );
sig_halt_reg_dly1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \^o2\,
      Q => sig_halt_reg_dly1,
      R => SR(0)
    );
sig_halt_reg_dly2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_halt_reg_dly1,
      Q => sig_halt_reg_dly2,
      R => SR(0)
    );
sig_halt_reg_dly3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_halt_reg_dly2,
      Q => sig_halt_reg_dly3,
      R => SR(0)
    );
sig_halt_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_rst2all_stop_request,
      I1 => \^o2\,
      O => n_0_sig_halt_reg_i_1
    );
sig_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_halt_reg_i_1,
      Q => \^o2\,
      R => SR(0)
    );
\sig_last_dbeat_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDFF"
    )
    port map (
      I0 => \n_0_sig_next_tag_reg[3]_i_4\,
      I1 => \sig_dbeat_cntr_reg__0\(6),
      I2 => \sig_dbeat_cntr_reg__0\(7),
      I3 => \sig_dbeat_cntr_reg__0\(0),
      I4 => \sig_dbeat_cntr_reg__0\(1),
      I5 => n_0_sig_last_dbeat_i_4,
      O => \n_0_sig_last_dbeat_i_2__1\
    );
sig_last_dbeat_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \sig_dbeat_cntr_reg__0\(4),
      I1 => \sig_dbeat_cntr_reg__0\(3),
      I2 => \sig_dbeat_cntr_reg__0\(5),
      I3 => \sig_dbeat_cntr_reg__0\(2),
      O => n_0_sig_last_dbeat_i_4
    );
sig_last_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_1_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      Q => n_0_sig_last_dbeat_reg,
      R => '0'
    );
\sig_last_mmap_dbeat_reg_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_sig_next_tag_reg[3]_i_4\,
      I1 => m_axi_rlast,
      O => sig_last_mmap_dbeat
    );
sig_last_mmap_dbeat_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_last_mmap_dbeat,
      Q => n_0_sig_last_mmap_dbeat_reg_reg,
      R => SR(0)
    );
sig_ld_new_cmd_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => sig_push_dqual_reg,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => sig_ld_new_cmd_reg,
      O => n_0_sig_ld_new_cmd_reg_i_1
    );
sig_ld_new_cmd_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_ld_new_cmd_reg_i_1,
      Q => sig_ld_new_cmd_reg,
      R => '0'
    );
sig_next_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_calc_error,
      Q => sig_next_calc_error_reg,
      R => \n_4_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
sig_next_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_cmd_cmplt,
      Q => sig_next_cmd_cmplt_reg,
      R => \n_4_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
sig_next_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_eof,
      Q => sig_next_eof_reg_0,
      R => \n_4_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_last_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_last_strb(0),
      Q => sig_next_last_strb_reg(0),
      R => \n_4_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_last_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_last_strb(1),
      Q => sig_next_last_strb_reg(1),
      R => \n_4_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_last_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_last_strb(2),
      Q => sig_next_last_strb_reg(2),
      R => \n_4_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_last_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_last_strb(3),
      Q => sig_next_last_strb_reg(3),
      R => \n_4_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
sig_next_sequential_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_sequential,
      Q => sig_next_sequential_reg,
      R => \n_4_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_strt_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_strt_strb(0),
      Q => sig_next_strt_strb_reg(0),
      R => \n_4_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_strt_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_strt_strb(1),
      Q => sig_next_strt_strb_reg(1),
      R => \n_4_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_strt_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_strt_strb(2),
      Q => sig_next_strt_strb_reg(2),
      R => \n_4_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_strt_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_strt_strb(3),
      Q => sig_next_strt_strb_reg(3),
      R => \n_4_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_tag_reg[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_next_calc_error_reg,
      I1 => sig_dqual_reg_full,
      O => \n_0_sig_next_tag_reg[3]_i_11\
    );
\sig_next_tag_reg[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
    port map (
      I0 => \^o2\,
      I1 => sig_halt_reg,
      I2 => I2,
      I3 => \^o3\,
      O => \n_0_sig_next_tag_reg[3]_i_4\
    );
\sig_next_tag_reg[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF01FFFF"
    )
    port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(0),
      I2 => sig_addr_posted_cntr(1),
      I3 => \^sig_data2rsc_valid\,
      I4 => m_axi_rvalid,
      I5 => \n_0_sig_next_tag_reg[3]_i_11\,
      O => \^o3\
    );
\sig_next_tag_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => \n_32_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      Q => sig_next_tag_reg(0),
      R => \n_4_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_tag_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => \n_31_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      Q => sig_next_tag_reg(1),
      R => \n_4_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_tag_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => \n_30_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      Q => sig_next_tag_reg(2),
      R => \n_4_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_tag_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => \n_29_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      Q => sig_next_tag_reg(3),
      R => \n_4_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_rd_sts_decerr_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_data2rsc_decerr,
      I1 => I4(1),
      O => sig_rd_sts_decerr_reg0
    );
sig_rd_sts_interr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_data2rsc_calc_err,
      I1 => I4(0),
      O => sig_rd_sts_interr_reg0
    );
\sig_rd_sts_reg_empty_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^sig_data2rsc_valid\,
      I1 => sig_data2rsc_calc_err,
      O => O5
    );
\sig_rd_sts_reg_full_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_data2rsc_calc_err,
      I1 => \^sig_data2rsc_valid\,
      O => sig_rd_sts_reg_full0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_cdma_0_axi_datamover_wr_status_cntl is
  port (
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    sig_wsc2stat_status_valid : out STD_LOGIC;
    sig_wdc_status_going_full : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    O6 : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_stat2wsc_status_ready : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_addr2data_addr_posted : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    sig_last_mmap_dbeat_reg : in STD_LOGIC;
    sig_skid2data_wready : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_addr2wsc_calc_error : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 0 to 6 );
    sig_mmap_reset_reg : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC;
    I3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0_axi_datamover_wr_status_cntl : entity is "axi_datamover_wr_status_cntl";
end axi_cdma_0_axi_datamover_wr_status_cntl;

architecture STRUCTURE of axi_cdma_0_axi_datamover_wr_status_cntl is
  signal \^d\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^o3\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_posted_cntr[0]_i_1\ : STD_LOGIC;
  signal n_0_sig_halt_cmplt_i_4 : STD_LOGIC;
  signal n_0_sig_halt_reg_i_1 : STD_LOGIC;
  signal \n_0_sig_wdc_statcnt[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_wdc_statcnt[1]_i_2\ : STD_LOGIC;
  signal \n_0_sig_wdc_statcnt[3]_i_4\ : STD_LOGIC;
  signal \n_10_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\ : STD_LOGIC;
  signal \n_11_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\ : STD_LOGIC;
  signal \n_13_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\ : STD_LOGIC;
  signal \n_17_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\ : STD_LOGIC;
  signal \n_1_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\ : STD_LOGIC;
  signal n_1_I_WRESP_STATUS_FIFO : STD_LOGIC;
  signal n_2_I_WRESP_STATUS_FIFO : STD_LOGIC;
  signal n_3_I_WRESP_STATUS_FIFO : STD_LOGIC;
  signal n_4_I_WRESP_STATUS_FIFO : STD_LOGIC;
  signal n_5_I_WRESP_STATUS_FIFO : STD_LOGIC;
  signal n_6_I_WRESP_STATUS_FIFO : STD_LOGIC;
  signal \n_9_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\ : STD_LOGIC;
  signal p_4_out : STD_LOGIC;
  signal \sig_addr_posted_cntr_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_coelsc_reg_empty : STD_LOGIC;
  signal sig_dcntl_sfifo_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal sig_push_coelsc_reg : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  signal sig_rd_empty_0 : STD_LOGIC;
  signal sig_statcnt_gt_eq_thres : STD_LOGIC;
  signal \sig_wdc_statcnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sig_wsc2stat_status_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[1]_i_4\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of sig_halt_reg_i_1 : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \sig_wdc_statcnt[1]_i_2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \sig_wdc_statcnt[3]_i_4\ : label is "soft_lutpair110";
begin
  D(6 downto 0) <= \^d\(6 downto 0);
  O3 <= \^o3\;
  sig_wsc2stat_status_valid <= \^sig_wsc2stat_status_valid\;
\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\: entity work.\axi_cdma_0_axi_datamover_fifo__parameterized4\
    port map (
      D(2) => \n_9_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      D(1) => \n_10_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      D(0) => \n_11_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      E(0) => \n_13_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      I1(3 downto 0) => \sig_wdc_statcnt_reg__0\(3 downto 0),
      I2 => \n_0_sig_wdc_statcnt[1]_i_2\,
      I3 => I1,
      I4 => \n_0_sig_wdc_statcnt[3]_i_4\,
      I5(0) => \^d\(4),
      O1 => O1,
      O2 => \n_1_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      O3(0) => sig_rd_empty,
      O4 => \n_17_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      O6 => O6,
      Q(0) => sig_rd_empty_0,
      SR(0) => SR(0),
      \in\(0 to 6) => \in\(0 to 6),
      m_axi_aclk => m_axi_aclk,
      \out\(5 downto 1) => sig_dcntl_sfifo_out(6 downto 2),
      \out\(0) => sig_dcntl_sfifo_out(0),
      p_4_out => p_4_out,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_init_reg2 => sig_init_reg2,
      sig_mmap_reset_reg => sig_mmap_reset_reg,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_wr_fifo => sig_wr_fifo
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => n_4_I_WRESP_STATUS_FIFO,
      Q => \^d\(5),
      R => \n_0_GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => p_4_out,
      Q => \^d\(4),
      R => \n_0_GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => \n_17_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      Q => sig_coelsc_reg_empty,
      S => \n_0_GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(0),
      Q => \^sig_wsc2stat_status_valid\,
      R => \n_0_GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => n_5_I_WRESP_STATUS_FIFO,
      Q => \^d\(6),
      R => \n_0_GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
    port map (
      I0 => \^sig_wsc2stat_status_valid\,
      I1 => sig_stat2wsc_status_ready,
      I2 => I1,
      O => \n_0_GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(3),
      Q => \^d\(0),
      R => \n_0_GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(4),
      Q => \^d\(1),
      R => \n_0_GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(5),
      Q => \^d\(2),
      R => \n_0_GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(6),
      Q => \^d\(3),
      R => \n_0_GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1\
    );
\INFERRED_GEN.cnt_i[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
    port map (
      I0 => \^o3\,
      I1 => sig_last_mmap_dbeat_reg,
      I2 => sig_skid2data_wready,
      O => O4
    );
I_WRESP_STATUS_FIFO: entity work.\axi_cdma_0_axi_datamover_fifo__parameterized3\
    port map (
      D(2) => n_1_I_WRESP_STATUS_FIFO,
      D(1) => n_2_I_WRESP_STATUS_FIFO,
      D(0) => n_3_I_WRESP_STATUS_FIFO,
      E(0) => n_6_I_WRESP_STATUS_FIFO,
      I1 => \n_1_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      I2(3 downto 0) => \sig_addr_posted_cntr_reg__0\(3 downto 0),
      I3(1 downto 0) => \^d\(6 downto 5),
      I4 => \^o3\,
      I5 => I1,
      O1 => n_4_I_WRESP_STATUS_FIFO,
      O2 => n_5_I_WRESP_STATUS_FIFO,
      O3(0) => sig_rd_empty,
      Q(0) => sig_rd_empty_0,
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      \out\(0) => sig_dcntl_sfifo_out(2),
      sig_addr2data_addr_posted => sig_addr2data_addr_posted,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_init_reg2 => sig_init_reg2,
      sig_mmap_reset_reg => sig_mmap_reset_reg
    );
\sig_addr_posted_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \sig_addr_posted_cntr_reg__0\(0),
      O => \n_0_sig_addr_posted_cntr[0]_i_1\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => n_6_I_WRESP_STATUS_FIFO,
      D => \n_0_sig_addr_posted_cntr[0]_i_1\,
      Q => \sig_addr_posted_cntr_reg__0\(0),
      R => SR(0)
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => n_6_I_WRESP_STATUS_FIFO,
      D => n_3_I_WRESP_STATUS_FIFO,
      Q => \sig_addr_posted_cntr_reg__0\(1),
      R => SR(0)
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => n_6_I_WRESP_STATUS_FIFO,
      D => n_2_I_WRESP_STATUS_FIFO,
      Q => \sig_addr_posted_cntr_reg__0\(2),
      R => SR(0)
    );
\sig_addr_posted_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => n_6_I_WRESP_STATUS_FIFO,
      D => n_1_I_WRESP_STATUS_FIFO,
      Q => \sig_addr_posted_cntr_reg__0\(3),
      R => SR(0)
    );
\sig_halt_cmplt_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030000200000000"
    )
    port map (
      I0 => sig_addr_reg_empty,
      I1 => I2,
      I2 => sig_addr2wsc_calc_error,
      I3 => \sig_addr_posted_cntr_reg__0\(1),
      I4 => \sig_addr_posted_cntr_reg__0\(0),
      I5 => n_0_sig_halt_cmplt_i_4,
      O => O5
    );
sig_halt_cmplt_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \sig_addr_posted_cntr_reg__0\(3),
      I1 => \sig_addr_posted_cntr_reg__0\(2),
      O => n_0_sig_halt_cmplt_i_4
    );
sig_halt_reg_dly1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \^o3\,
      Q => O2,
      R => SR(0)
    );
sig_halt_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => I3,
      I1 => \^o3\,
      O => n_0_sig_halt_reg_i_1
    );
sig_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_halt_reg_i_1,
      Q => \^o3\,
      R => SR(0)
    );
\sig_wdc_statcnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \sig_wdc_statcnt_reg__0\(0),
      O => \n_0_sig_wdc_statcnt[0]_i_1\
    );
\sig_wdc_statcnt[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FFFF"
    )
    port map (
      I0 => \sig_wdc_statcnt_reg__0\(0),
      I1 => \sig_wdc_statcnt_reg__0\(2),
      I2 => \sig_wdc_statcnt_reg__0\(1),
      I3 => \sig_wdc_statcnt_reg__0\(3),
      I4 => sig_wr_fifo,
      O => \n_0_sig_wdc_statcnt[1]_i_2\
    );
\sig_wdc_statcnt[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \sig_wdc_statcnt_reg__0\(0),
      I1 => \sig_wdc_statcnt_reg__0\(1),
      O => \n_0_sig_wdc_statcnt[3]_i_4\
    );
\sig_wdc_statcnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_13_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      D => \n_0_sig_wdc_statcnt[0]_i_1\,
      Q => \sig_wdc_statcnt_reg__0\(0),
      R => SR(0)
    );
\sig_wdc_statcnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_13_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      D => \n_11_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      Q => \sig_wdc_statcnt_reg__0\(1),
      R => SR(0)
    );
\sig_wdc_statcnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_13_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      D => \n_10_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      Q => \sig_wdc_statcnt_reg__0\(2),
      R => SR(0)
    );
\sig_wdc_statcnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_13_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      D => \n_9_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      Q => \sig_wdc_statcnt_reg__0\(3),
      R => SR(0)
    );
\sig_wdc_status_going_full_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \sig_wdc_statcnt_reg__0\(3),
      I1 => \sig_wdc_statcnt_reg__0\(2),
      O => sig_statcnt_gt_eq_thres
    );
sig_wdc_status_going_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_statcnt_gt_eq_thres,
      Q => sig_wdc_status_going_full,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_cdma_0_axi_datamover_wrdata_cntl is
  port (
    O1 : out STD_LOGIC;
    sig_last_mmap_dbeat_reg : out STD_LOGIC;
    O2 : out STD_LOGIC;
    sig_push_to_wsc : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 0 to 6 );
    sig_wr_fifo : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    sig_wr_fifo_0 : out STD_LOGIC;
    sig_last_skid_mux_out : out STD_LOGIC;
    sig_data2skid_wlast : out STD_LOGIC;
    O11 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    p_1_out : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    sig_skid2data_wready : in STD_LOGIC;
    sig_mm2s_interr : in STD_LOGIC;
    sig_s2mm_interr : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_dm_mm2s_err : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_addr2data_addr_posted : in STD_LOGIC;
    I11 : in STD_LOGIC;
    sig_inhibit_rdy_n_1 : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_stat2wsc_status_ready : in STD_LOGIC;
    p_0_in3_in : in STD_LOGIC;
    sig_last_skid_reg : in STD_LOGIC;
    I12 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I13 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    sig_mmap_reset_reg : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0_axi_datamover_wrdata_cntl : entity is "axi_datamover_wrdata_cntl";
end axi_cdma_0_axi_datamover_wrdata_cntl;

architecture STRUCTURE of axi_cdma_0_axi_datamover_wrdata_cntl is
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \^o7\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1\ : STD_LOGIC;
  signal n_0_m_axi_rready_INST_0_i_5 : STD_LOGIC;
  signal \n_0_sig_addr_posted_cntr[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_posted_cntr[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_posted_cntr[2]_i_1\ : STD_LOGIC;
  signal \n_0_sig_data2wsc_cmd_cmplt_i_1__0\ : STD_LOGIC;
  signal n_0_sig_data2wsc_cmd_cmplt_i_2 : STD_LOGIC;
  signal \n_0_sig_dbeat_cntr[4]_i_2\ : STD_LOGIC;
  signal \n_0_sig_dbeat_cntr[5]_i_2__1\ : STD_LOGIC;
  signal n_0_sig_dqual_reg_full_i_1 : STD_LOGIC;
  signal n_0_sig_first_dbeat_reg : STD_LOGIC;
  signal n_0_sig_halt_cmplt_i_5 : STD_LOGIC;
  signal \n_0_sig_last_dbeat_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_last_dbeat_i_4__0\ : STD_LOGIC;
  signal n_0_sig_last_dbeat_i_5 : STD_LOGIC;
  signal n_0_sig_last_dbeat_reg : STD_LOGIC;
  signal n_0_sig_last_reg_out_i_2 : STD_LOGIC;
  signal \n_0_sig_next_calc_error_reg_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_next_tag_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_sig_next_tag_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_sig_next_tag_reg_reg[2]\ : STD_LOGIC;
  signal \n_0_sig_next_tag_reg_reg[3]\ : STD_LOGIC;
  signal n_0_sig_push_err2wsc_i_1 : STD_LOGIC;
  signal n_0_sig_push_to_wsc_i_1 : STD_LOGIC;
  signal \n_1_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\ : STD_LOGIC;
  signal \n_2_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\ : STD_LOGIC;
  signal \n_35_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\ : STD_LOGIC;
  signal \n_37_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\ : STD_LOGIC;
  signal \n_3_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\ : STD_LOGIC;
  signal \n_4_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\ : STD_LOGIC;
  signal \n_5_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\ : STD_LOGIC;
  signal \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\ : STD_LOGIC;
  signal \n_9_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal sig_addr_posted_cntr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_clr_dqual_reg : STD_LOGIC;
  signal sig_data2wsc_cmd_cmplt0 : STD_LOGIC;
  signal sig_data2wsc_last_err0 : STD_LOGIC;
  signal \sig_dbeat_cntr_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_dqual_reg_empty : STD_LOGIC;
  signal sig_dqual_reg_full : STD_LOGIC;
  signal sig_halt_reg_dly2 : STD_LOGIC;
  signal sig_halt_reg_dly3 : STD_LOGIC;
  signal sig_last_mmap_dbeat : STD_LOGIC;
  signal \^sig_last_mmap_dbeat_reg\ : STD_LOGIC;
  signal sig_ld_new_cmd_reg : STD_LOGIC;
  signal sig_next_calc_error_reg : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg : STD_LOGIC;
  signal sig_next_sequential_reg : STD_LOGIC;
  signal sig_next_strt_strb_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_push_dqual_reg : STD_LOGIC;
  signal sig_push_err2wsc : STD_LOGIC;
  signal \^sig_push_to_wsc\ : STD_LOGIC;
  signal sig_tlast_err_stop : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[5][0]_srl6_i_1__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of m_axi_rready_INST_0_i_1 : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of m_axi_rready_INST_0_i_5 : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[0]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[1]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[2]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[4]_i_2\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[5]_i_2__1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of sig_halt_cmplt_i_5 : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \sig_last_dbeat_i_4__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of sig_last_mmap_dbeat_reg_i_3 : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of sig_last_skid_reg_i_1 : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \sig_next_calc_error_reg_i_3__0\ : label is "soft_lutpair104";
begin
  O2 <= \^o2\;
  O3 <= \^o3\;
  O4 <= \^o4\;
  O5 <= \^o5\;
  O7 <= \^o7\;
  Q(3 downto 0) <= \^q\(3 downto 0);
  sig_last_mmap_dbeat_reg <= \^sig_last_mmap_dbeat_reg\;
  sig_push_to_wsc <= \^sig_push_to_wsc\;
\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\: entity work.\axi_cdma_0_axi_datamover_fifo__parameterized5\
    port map (
      D(7 downto 0) => p_0_in(7 downto 0),
      E(0) => sig_push_dqual_reg,
      I1 => \n_0_sig_last_dbeat_i_2__0\,
      I10 => \^sig_last_mmap_dbeat_reg\,
      I11 => I9,
      I12 => \^o3\,
      I13 => \^o4\,
      I14 => n_0_sig_last_reg_out_i_2,
      I15 => \n_0_sig_dbeat_cntr[5]_i_2__1\,
      I16 => \n_0_sig_dbeat_cntr[4]_i_2\,
      I17(0) => SR(0),
      I2 => I2,
      I3 => \n_0_sig_last_dbeat_i_4__0\,
      I4 => n_0_sig_last_dbeat_reg,
      I5 => n_0_sig_first_dbeat_reg,
      I6 => \n_0_sig_next_calc_error_reg_i_3__0\,
      I7 => I3,
      I8 => I4,
      I9 => I5,
      O1 => O1,
      O10 => \n_35_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      O11(0) => \n_37_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      O2 => \n_1_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      O3 => \n_2_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      O4 => \n_3_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      O5 => \n_4_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      O6 => \n_5_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      O7 => sig_inhibit_rdy_n,
      O8 => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      O9 => \n_9_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      Q(7 downto 0) => \sig_dbeat_cntr_reg__0\(7 downto 0),
      SR(0) => sig_clr_dqual_reg,
      \in\(19) => I10(4),
      \in\(18 downto 8) => I13(14 downto 4),
      \in\(7 downto 4) => I10(3 downto 0),
      \in\(3 downto 0) => I13(3 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(15 downto 12) => p_0_out(26 downto 23),
      \out\(11 downto 4) => p_0_out(21 downto 14),
      \out\(3 downto 0) => p_0_out(3 downto 0),
      p_1_out => p_1_out,
      sel => sig_wr_fifo,
      sig_addr2data_addr_posted => sig_addr2data_addr_posted,
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_init_reg2 => sig_init_reg2,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_mmap_reset_reg => sig_mmap_reset_reg,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_skid2data_wready => sig_skid2data_wready,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0800"
    )
    port map (
      I0 => \^o5\,
      I1 => \^sig_push_to_wsc\,
      I2 => I11,
      I3 => sig_inhibit_rdy_n_1,
      I4 => sig_tlast_err_stop,
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1\,
      Q => sig_tlast_err_stop,
      R => SR(0)
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF00F8"
    )
    port map (
      I0 => \^o2\,
      I1 => \n_0_sig_next_calc_error_reg_i_3__0\,
      I2 => I8,
      I3 => I7,
      I4 => \^o5\,
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1\,
      Q => \^o5\,
      R => SR(0)
    );
\INFERRED_GEN.data_reg[5][0]_srl6_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => sig_tlast_err_stop,
      I1 => \^sig_push_to_wsc\,
      I2 => I11,
      I3 => sig_inhibit_rdy_n_1,
      O => sig_wr_fifo_0
    );
m_axi_rready_INST_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \^o7\,
      I1 => I9,
      I2 => sig_data2addr_stop_req,
      O => O9
    );
m_axi_rready_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_skid2data_wready,
      I2 => sig_dqual_reg_full,
      I3 => sig_next_calc_error_reg,
      I4 => \n_9_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      I5 => n_0_m_axi_rready_INST_0_i_5,
      O => \^o7\
    );
m_axi_rready_INST_0_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => sig_addr_posted_cntr(0),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(2),
      O => n_0_m_axi_rready_INST_0_i_5
    );
\sig_addr_posted_cntr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D9669964"
    )
    port map (
      I0 => \^sig_last_mmap_dbeat_reg\,
      I1 => sig_addr2data_addr_posted,
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_addr_posted_cntr(0),
      I4 => sig_addr_posted_cntr(2),
      O => \n_0_sig_addr_posted_cntr[0]_i_1\
    );
\sig_addr_posted_cntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4D2B4D0"
    )
    port map (
      I0 => \^sig_last_mmap_dbeat_reg\,
      I1 => sig_addr2data_addr_posted,
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_addr_posted_cntr(0),
      I4 => sig_addr_posted_cntr(2),
      O => \n_0_sig_addr_posted_cntr[1]_i_1\
    );
\sig_addr_posted_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD4000"
    )
    port map (
      I0 => \^sig_last_mmap_dbeat_reg\,
      I1 => sig_addr2data_addr_posted,
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_addr_posted_cntr(0),
      I4 => sig_addr_posted_cntr(2),
      O => \n_0_sig_addr_posted_cntr[2]_i_1\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_addr_posted_cntr[0]_i_1\,
      Q => sig_addr_posted_cntr(0),
      R => SR(0)
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_addr_posted_cntr[1]_i_1\,
      Q => sig_addr_posted_cntr(1),
      R => SR(0)
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_addr_posted_cntr[2]_i_1\,
      Q => sig_addr_posted_cntr(2),
      R => SR(0)
    );
sig_data2wsc_calc_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => n_0_sig_data2wsc_cmd_cmplt_i_2,
      D => sig_next_calc_error_reg,
      Q => \in\(4),
      R => \n_0_sig_data2wsc_cmd_cmplt_i_1__0\
    );
\sig_data2wsc_cmd_cmplt_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0045FFFF"
    )
    port map (
      I0 => sig_push_err2wsc,
      I1 => \^o3\,
      I2 => \^o4\,
      I3 => I6,
      I4 => I2,
      O => \n_0_sig_data2wsc_cmd_cmplt_i_1__0\
    );
sig_data2wsc_cmd_cmplt_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
    port map (
      I0 => \^o4\,
      I1 => \^o3\,
      I2 => sig_push_err2wsc,
      I3 => sig_tlast_err_stop,
      O => n_0_sig_data2wsc_cmd_cmplt_i_2
    );
sig_data2wsc_cmd_cmplt_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF5444"
    )
    port map (
      I0 => I7,
      I1 => I8,
      I2 => \n_0_sig_next_calc_error_reg_i_3__0\,
      I3 => \^o2\,
      I4 => sig_next_cmd_cmplt_reg,
      I5 => \^o5\,
      O => sig_data2wsc_cmd_cmplt0
    );
sig_data2wsc_cmd_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => n_0_sig_data2wsc_cmd_cmplt_i_2,
      D => sig_data2wsc_cmd_cmplt0,
      Q => \in\(6),
      R => \n_0_sig_data2wsc_cmd_cmplt_i_1__0\
    );
sig_data2wsc_last_err_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBABABA"
    )
    port map (
      I0 => \^o5\,
      I1 => I7,
      I2 => I8,
      I3 => \n_0_sig_next_calc_error_reg_i_3__0\,
      I4 => \^o2\,
      O => sig_data2wsc_last_err0
    );
sig_data2wsc_last_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => n_0_sig_data2wsc_cmd_cmplt_i_2,
      D => sig_data2wsc_last_err0,
      Q => \in\(5),
      R => \n_0_sig_data2wsc_cmd_cmplt_i_1__0\
    );
\sig_data2wsc_tag_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => n_0_sig_data2wsc_cmd_cmplt_i_2,
      D => \n_0_sig_next_tag_reg_reg[0]\,
      Q => \in\(3),
      R => \n_0_sig_data2wsc_cmd_cmplt_i_1__0\
    );
\sig_data2wsc_tag_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => n_0_sig_data2wsc_cmd_cmplt_i_2,
      D => \n_0_sig_next_tag_reg_reg[1]\,
      Q => \in\(2),
      R => \n_0_sig_data2wsc_cmd_cmplt_i_1__0\
    );
\sig_data2wsc_tag_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => n_0_sig_data2wsc_cmd_cmplt_i_2,
      D => \n_0_sig_next_tag_reg_reg[2]\,
      Q => \in\(1),
      R => \n_0_sig_data2wsc_cmd_cmplt_i_1__0\
    );
\sig_data2wsc_tag_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => n_0_sig_data2wsc_cmd_cmplt_i_2,
      D => \n_0_sig_next_tag_reg_reg[3]\,
      Q => \in\(0),
      R => \n_0_sig_data2wsc_cmd_cmplt_i_1__0\
    );
\sig_dbeat_cntr[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \sig_dbeat_cntr_reg__0\(0),
      I1 => \sig_dbeat_cntr_reg__0\(1),
      O => \n_0_sig_dbeat_cntr[4]_i_2\
    );
\sig_dbeat_cntr[5]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \sig_dbeat_cntr_reg__0\(4),
      I1 => \sig_dbeat_cntr_reg__0\(2),
      I2 => \sig_dbeat_cntr_reg__0\(3),
      I3 => \sig_dbeat_cntr_reg__0\(0),
      I4 => \sig_dbeat_cntr_reg__0\(1),
      O => \n_0_sig_dbeat_cntr[5]_i_2__1\
    );
\sig_dbeat_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_37_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      D => p_0_in(0),
      Q => \sig_dbeat_cntr_reg__0\(0),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_37_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      D => p_0_in(1),
      Q => \sig_dbeat_cntr_reg__0\(1),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_37_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      D => p_0_in(2),
      Q => \sig_dbeat_cntr_reg__0\(2),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_37_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      D => p_0_in(3),
      Q => \sig_dbeat_cntr_reg__0\(3),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_37_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      D => p_0_in(4),
      Q => \sig_dbeat_cntr_reg__0\(4),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_37_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      D => p_0_in(5),
      Q => \sig_dbeat_cntr_reg__0\(5),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_37_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      D => p_0_in(6),
      Q => \sig_dbeat_cntr_reg__0\(6),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_37_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      D => p_0_in(7),
      Q => \sig_dbeat_cntr_reg__0\(7),
      R => SR(0)
    );
sig_dqual_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_5_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      Q => sig_dqual_reg_empty,
      R => '0'
    );
sig_dqual_reg_full_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808CC08"
    )
    port map (
      I0 => sig_dqual_reg_full,
      I1 => I2,
      I2 => \n_0_sig_next_calc_error_reg_i_3__0\,
      I3 => \n_3_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      I4 => \n_4_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      O => n_0_sig_dqual_reg_full_i_1
    );
sig_dqual_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_dqual_reg_full_i_1,
      Q => sig_dqual_reg_full,
      R => '0'
    );
sig_first_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_2_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      Q => n_0_sig_first_dbeat_reg,
      R => '0'
    );
sig_halt_cmplt_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77777777FFFFFFF7"
    )
    port map (
      I0 => n_0_sig_halt_cmplt_i_5,
      I1 => sig_halt_reg_dly3,
      I2 => sig_addr_posted_cntr(0),
      I3 => sig_addr_posted_cntr(1),
      I4 => sig_addr_posted_cntr(2),
      I5 => sig_next_calc_error_reg,
      O => O10
    );
sig_halt_cmplt_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o5\,
      I1 => I9,
      O => n_0_sig_halt_cmplt_i_5
    );
sig_halt_reg_dly2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => I1,
      Q => sig_halt_reg_dly2,
      R => SR(0)
    );
sig_halt_reg_dly3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_halt_reg_dly2,
      Q => sig_halt_reg_dly3,
      R => SR(0)
    );
\sig_last_dbeat_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
    port map (
      I0 => \sig_dbeat_cntr_reg__0\(6),
      I1 => \sig_dbeat_cntr_reg__0\(7),
      I2 => \sig_dbeat_cntr_reg__0\(0),
      I3 => \sig_dbeat_cntr_reg__0\(1),
      I4 => n_0_sig_last_dbeat_i_5,
      I5 => \^o4\,
      O => \n_0_sig_last_dbeat_i_2__0\
    );
\sig_last_dbeat_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
    port map (
      I0 => \^o3\,
      I1 => \^o4\,
      I2 => I2,
      O => \n_0_sig_last_dbeat_i_4__0\
    );
sig_last_dbeat_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \sig_dbeat_cntr_reg__0\(5),
      I1 => \sig_dbeat_cntr_reg__0\(4),
      I2 => \sig_dbeat_cntr_reg__0\(3),
      I3 => \sig_dbeat_cntr_reg__0\(2),
      O => n_0_sig_last_dbeat_i_5
    );
sig_last_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_1_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      Q => n_0_sig_last_dbeat_reg,
      R => '0'
    );
\sig_last_mmap_dbeat_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => \^o4\,
      I1 => \^o3\,
      I2 => sig_dqual_reg_full,
      O => sig_last_mmap_dbeat
    );
sig_last_mmap_dbeat_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000DDD0000"
    )
    port map (
      I0 => I3,
      I1 => I4,
      I2 => I9,
      I3 => \^sig_last_mmap_dbeat_reg\,
      I4 => sig_skid2data_wready,
      I5 => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      O => \^o4\
    );
sig_last_mmap_dbeat_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => n_0_sig_last_reg_out_i_2,
      I1 => \sig_dbeat_cntr_reg__0\(6),
      I2 => \sig_dbeat_cntr_reg__0\(7),
      O => \^o3\
    );
sig_last_mmap_dbeat_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_last_mmap_dbeat,
      Q => \^sig_last_mmap_dbeat_reg\,
      R => SR(0)
    );
sig_last_reg_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFF00020000"
    )
    port map (
      I0 => sig_dqual_reg_full,
      I1 => \sig_dbeat_cntr_reg__0\(7),
      I2 => \sig_dbeat_cntr_reg__0\(6),
      I3 => n_0_sig_last_reg_out_i_2,
      I4 => p_0_in3_in,
      I5 => sig_last_skid_reg,
      O => sig_last_skid_mux_out
    );
sig_last_reg_out_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \sig_dbeat_cntr_reg__0\(1),
      I1 => \sig_dbeat_cntr_reg__0\(0),
      I2 => \sig_dbeat_cntr_reg__0\(2),
      I3 => \sig_dbeat_cntr_reg__0\(3),
      I4 => \sig_dbeat_cntr_reg__0\(4),
      I5 => \sig_dbeat_cntr_reg__0\(5),
      O => n_0_sig_last_reg_out_i_2
    );
sig_last_skid_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => sig_dqual_reg_full,
      I1 => \sig_dbeat_cntr_reg__0\(7),
      I2 => \sig_dbeat_cntr_reg__0\(6),
      I3 => n_0_sig_last_reg_out_i_2,
      O => sig_data2skid_wlast
    );
sig_ld_new_cmd_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_35_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      Q => sig_ld_new_cmd_reg,
      R => '0'
    );
\sig_next_calc_error_reg_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o4\,
      I1 => \^o3\,
      O => \n_0_sig_next_calc_error_reg_i_3__0\
    );
sig_next_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(26),
      Q => sig_next_calc_error_reg,
      R => sig_clr_dqual_reg
    );
sig_next_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(25),
      Q => sig_next_cmd_cmplt_reg,
      R => sig_clr_dqual_reg
    );
sig_next_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(23),
      Q => \^o2\,
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(18),
      Q => \^q\(0),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(19),
      Q => \^q\(1),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(20),
      Q => \^q\(2),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(21),
      Q => \^q\(3),
      R => sig_clr_dqual_reg
    );
sig_next_sequential_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(24),
      Q => sig_next_sequential_reg,
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(14),
      Q => sig_next_strt_strb_reg(0),
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(15),
      Q => sig_next_strt_strb_reg(1),
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(16),
      Q => sig_next_strt_strb_reg(2),
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(17),
      Q => sig_next_strt_strb_reg(3),
      R => sig_clr_dqual_reg
    );
\sig_next_tag_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(0),
      Q => \n_0_sig_next_tag_reg_reg[0]\,
      R => sig_clr_dqual_reg
    );
\sig_next_tag_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(1),
      Q => \n_0_sig_next_tag_reg_reg[1]\,
      R => sig_clr_dqual_reg
    );
\sig_next_tag_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(2),
      Q => \n_0_sig_next_tag_reg_reg[2]\,
      R => sig_clr_dqual_reg
    );
\sig_next_tag_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(3),
      Q => \n_0_sig_next_tag_reg_reg[3]\,
      R => sig_clr_dqual_reg
    );
sig_push_err2wsc_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_ld_new_cmd_reg,
      I1 => sig_next_calc_error_reg,
      I2 => I2,
      I3 => sig_push_err2wsc,
      O => n_0_sig_push_err2wsc_i_1
    );
sig_push_err2wsc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_push_err2wsc_i_1,
      Q => sig_push_err2wsc,
      R => '0'
    );
sig_push_to_wsc_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF00F2"
    )
    port map (
      I0 => \^o4\,
      I1 => \^o3\,
      I2 => sig_push_err2wsc,
      I3 => sig_tlast_err_stop,
      I4 => \^sig_push_to_wsc\,
      I5 => \n_0_sig_data2wsc_cmd_cmplt_i_1__0\,
      O => n_0_sig_push_to_wsc_i_1
    );
sig_push_to_wsc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_push_to_wsc_i_1,
      Q => \^sig_push_to_wsc\,
      R => '0'
    );
sig_s_ready_dup_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF4F4F4"
    )
    port map (
      I0 => I4,
      I1 => I3,
      I2 => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      I3 => \^sig_last_mmap_dbeat_reg\,
      I4 => I9,
      O => O6
    );
\sig_sm_state[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => sig_mm2s_interr,
      I1 => sig_s2mm_interr,
      I2 => \^o5\,
      I3 => I10(4),
      I4 => sig_dm_mm2s_err,
      O => O8
    );
\sig_strb_reg_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
    port map (
      I0 => sig_next_strt_strb_reg(0),
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(0),
      I3 => n_0_sig_last_dbeat_reg,
      I4 => p_0_in3_in,
      I5 => I12(0),
      O => O11(0)
    );
\sig_strb_reg_out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
    port map (
      I0 => sig_next_strt_strb_reg(1),
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(1),
      I3 => n_0_sig_last_dbeat_reg,
      I4 => p_0_in3_in,
      I5 => I12(1),
      O => O11(1)
    );
\sig_strb_reg_out[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
    port map (
      I0 => sig_next_strt_strb_reg(2),
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(2),
      I3 => n_0_sig_last_dbeat_reg,
      I4 => p_0_in3_in,
      I5 => I12(2),
      O => O11(2)
    );
\sig_strb_reg_out[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
    port map (
      I0 => sig_next_strt_strb_reg(3),
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(3),
      I3 => n_0_sig_last_dbeat_reg,
      I4 => p_0_in3_in,
      I5 => I12(3),
      O => O11(3)
    );
\sig_strb_skid_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
    port map (
      I0 => sig_next_strt_strb_reg(0),
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(0),
      I3 => n_0_sig_last_dbeat_reg,
      O => D(0)
    );
\sig_strb_skid_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
    port map (
      I0 => sig_next_strt_strb_reg(1),
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(1),
      I3 => n_0_sig_last_dbeat_reg,
      O => D(1)
    );
\sig_strb_skid_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
    port map (
      I0 => sig_next_strt_strb_reg(2),
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(2),
      I3 => n_0_sig_last_dbeat_reg,
      O => D(2)
    );
\sig_strb_skid_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
    port map (
      I0 => sig_next_strt_strb_reg(3),
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(3),
      I3 => n_0_sig_last_dbeat_reg,
      O => D(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_cdma_0_axi_sg_wr_status_cntl is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O1 : out STD_LOGIC;
    sig_wsc2stat_status_valid : out STD_LOGIC;
    sig_wdc_status_going_full : out STD_LOGIC;
    m_axi_sg_bready : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_stat2wsc_status_ready : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_s_h_halt_reg : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0_axi_sg_wr_status_cntl : entity is "axi_sg_wr_status_cntl";
end axi_cdma_0_axi_sg_wr_status_cntl;

architecture STRUCTURE of axi_cdma_0_axi_sg_wr_status_cntl is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^o2\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1__0\ : STD_LOGIC;
  signal n_0_sig_halt_reg_i_1 : STD_LOGIC;
  signal \n_0_sig_wdc_statcnt[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_wdc_statcnt[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_wdc_statcnt[2]_i_1\ : STD_LOGIC;
  signal \n_10_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\ : STD_LOGIC;
  signal \n_11_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\ : STD_LOGIC;
  signal \n_1_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\ : STD_LOGIC;
  signal n_1_I_WRESP_STATUS_FIFO : STD_LOGIC;
  signal \n_3_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\ : STD_LOGIC;
  signal n_3_I_WRESP_STATUS_FIFO : STD_LOGIC;
  signal p_4_out : STD_LOGIC;
  signal sig_coelsc_reg_empty : STD_LOGIC;
  signal sig_dcntl_sfifo_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_push_coelsc_reg : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  signal sig_rd_empty_0 : STD_LOGIC;
  signal sig_statcnt_gt_eq_thres : STD_LOGIC;
  signal sig_wdc_statcnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_wresp_sfifo_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^sig_wsc2stat_status_valid\ : STD_LOGIC;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
  O2 <= \^o2\;
  sig_wsc2stat_status_valid <= \^sig_wsc2stat_status_valid\;
\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\: entity work.\axi_cdma_0_axi_sg_fifo__parameterized2\
    port map (
      D(2 downto 0) => \^d\(2 downto 0),
      I1 => I1,
      I2(0) => sig_wresp_sfifo_out(1),
      O1 => O1,
      O2 => \n_1_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      O3(0) => sig_rd_empty,
      O4 => \n_3_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      O5 => O3,
      O6 => \n_10_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      O7 => \n_11_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      Q(0) => sig_rd_empty_0,
      SR(0) => SR(0),
      \in\(2 downto 0) => \in\(2 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(1) => sig_dcntl_sfifo_out(2),
      \out\(0) => sig_dcntl_sfifo_out(0),
      p_4_out => p_4_out,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_init_reg => sig_init_reg,
      sig_init_reg2 => sig_init_reg2,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_wr_fifo => sig_wr_fifo
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => n_1_I_WRESP_STATUS_FIFO,
      Q => \^d\(1),
      R => \n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1__0\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
    port map (
      I0 => \^sig_wsc2stat_status_valid\,
      I1 => sig_stat2wsc_status_ready,
      I2 => I1,
      O => \n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1__0\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => p_4_out,
      Q => \^d\(0),
      R => \n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1__0\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => \n_11_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      Q => \^d\(3),
      S => \n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1__0\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => \n_10_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      Q => sig_coelsc_reg_empty,
      S => \n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1__0\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(0),
      Q => \^sig_wsc2stat_status_valid\,
      R => \n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1__0\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => n_3_I_WRESP_STATUS_FIFO,
      Q => \^d\(2),
      R => \n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1__0\
    );
I_WRESP_STATUS_FIFO: entity work.\axi_cdma_0_axi_sg_fifo__parameterized1\
    port map (
      D(1 downto 0) => \^d\(2 downto 1),
      I1 => \^o2\,
      I2 => I1,
      I3 => \n_1_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      O1 => n_1_I_WRESP_STATUS_FIFO,
      O2(0) => sig_wresp_sfifo_out(1),
      O3(0) => sig_rd_empty,
      O4 => n_3_I_WRESP_STATUS_FIFO,
      Q(0) => sig_rd_empty_0,
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      \out\(0) => sig_dcntl_sfifo_out(2),
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_init_reg => sig_init_reg,
      sig_init_reg2 => sig_init_reg2
    );
sig_halt_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_s_h_halt_reg,
      I1 => \^o2\,
      O => n_0_sig_halt_reg_i_1
    );
sig_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => n_0_sig_halt_reg_i_1,
      Q => \^o2\,
      R => SR(0)
    );
\sig_wdc_statcnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66E666E6999866E6"
    )
    port map (
      I0 => sig_wr_fifo,
      I1 => sig_wdc_statcnt(0),
      I2 => sig_wdc_statcnt(1),
      I3 => sig_wdc_statcnt(2),
      I4 => \n_3_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      I5 => \n_1_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      O => \n_0_sig_wdc_statcnt[0]_i_1\
    );
\sig_wdc_statcnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"78F878F8E1E078F8"
    )
    port map (
      I0 => sig_wr_fifo,
      I1 => sig_wdc_statcnt(0),
      I2 => sig_wdc_statcnt(1),
      I3 => sig_wdc_statcnt(2),
      I4 => \n_3_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      I5 => \n_1_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      O => \n_0_sig_wdc_statcnt[1]_i_1\
    );
\sig_wdc_statcnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F007F00FE007F00"
    )
    port map (
      I0 => sig_wr_fifo,
      I1 => sig_wdc_statcnt(0),
      I2 => sig_wdc_statcnt(1),
      I3 => sig_wdc_statcnt(2),
      I4 => \n_3_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      I5 => \n_1_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      O => \n_0_sig_wdc_statcnt[2]_i_1\
    );
\sig_wdc_statcnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_wdc_statcnt[0]_i_1\,
      Q => sig_wdc_statcnt(0),
      R => SR(0)
    );
\sig_wdc_statcnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_wdc_statcnt[1]_i_1\,
      Q => sig_wdc_statcnt(1),
      R => SR(0)
    );
\sig_wdc_statcnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_0_sig_wdc_statcnt[2]_i_1\,
      Q => sig_wdc_statcnt(2),
      R => SR(0)
    );
sig_wdc_status_going_full_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => sig_wdc_statcnt(0),
      I1 => sig_wdc_statcnt(1),
      I2 => sig_wdc_statcnt(2),
      O => sig_statcnt_gt_eq_thres
    );
sig_wdc_status_going_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_statcnt_gt_eq_thres,
      Q => sig_wdc_status_going_full,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_cdma_0_axi_datamover_mm2s_full_wrap is
  port (
    m_axi_arvalid : out STD_LOGIC;
    sig_data2addr_stop_req : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_rst2all_stop_request : out STD_LOGIC;
    O1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_mm2s2cntl_sts_tvalid : out STD_LOGIC;
    sig_sm_state_ns1 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    sig_dm_mm2s_halt_cmplt : out STD_LOGIC;
    O7 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_rst2dm_resetn : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    sig_s2mm2cntl_sts_tvalid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_dm_s2mm_cmd_tready : in STD_LOGIC;
    cdma_tvect_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_reg2cntlr_sg_mode : in STD_LOGIC;
    sig_fetch_update_empty : in STD_LOGIC;
    sig_sg2sgcntlr_ftch_desc_available : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sgcntl2s2mm_halt : in STD_LOGIC;
    sig_cntl2mm2s_sts_tready : in STD_LOGIC;
    sig_cntl2s2mm_cmd_tvalid : in STD_LOGIC;
    sig_sgcntl2mm2s_cmd_tvalid : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    sig_next_eof_reg : in STD_LOGIC;
    I7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC_VECTOR ( 60 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0_axi_datamover_mm2s_full_wrap : entity is "axi_datamover_mm2s_full_wrap";
end axi_cdma_0_axi_datamover_mm2s_full_wrap;

architecture STRUCTURE of axi_cdma_0_axi_datamover_mm2s_full_wrap is
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\ : STD_LOGIC;
  signal data : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal n_0_I_RD_DATA_CNTL : STD_LOGIC;
  signal n_1_I_CMD_STATUS : STD_LOGIC;
  signal n_22_I_CMD_STATUS : STD_LOGIC;
  signal n_23_I_CMD_STATUS : STD_LOGIC;
  signal n_24_I_CMD_STATUS : STD_LOGIC;
  signal n_25_I_CMD_STATUS : STD_LOGIC;
  signal n_26_I_CMD_STATUS : STD_LOGIC;
  signal n_27_I_CMD_STATUS : STD_LOGIC;
  signal n_28_I_CMD_STATUS : STD_LOGIC;
  signal n_29_I_CMD_STATUS : STD_LOGIC;
  signal n_30_I_CMD_STATUS : STD_LOGIC;
  signal n_31_I_CMD_STATUS : STD_LOGIC;
  signal n_32_I_CMD_STATUS : STD_LOGIC;
  signal n_33_I_CMD_STATUS : STD_LOGIC;
  signal n_34_I_CMD_STATUS : STD_LOGIC;
  signal n_35_I_CMD_STATUS : STD_LOGIC;
  signal n_36_I_CMD_STATUS : STD_LOGIC;
  signal n_37_I_CMD_STATUS : STD_LOGIC;
  signal n_40_I_CMD_STATUS : STD_LOGIC;
  signal n_41_I_CMD_STATUS : STD_LOGIC;
  signal n_42_I_CMD_STATUS : STD_LOGIC;
  signal n_42_I_MSTR_PCC : STD_LOGIC;
  signal n_43_I_CMD_STATUS : STD_LOGIC;
  signal n_43_I_MSTR_PCC : STD_LOGIC;
  signal n_44_I_CMD_STATUS : STD_LOGIC;
  signal n_45_I_CMD_STATUS : STD_LOGIC;
  signal n_46_I_CMD_STATUS : STD_LOGIC;
  signal n_47_I_CMD_STATUS : STD_LOGIC;
  signal n_48_I_CMD_STATUS : STD_LOGIC;
  signal n_49_I_CMD_STATUS : STD_LOGIC;
  signal n_50_I_CMD_STATUS : STD_LOGIC;
  signal n_51_I_CMD_STATUS : STD_LOGIC;
  signal n_52_I_CMD_STATUS : STD_LOGIC;
  signal n_53_I_CMD_STATUS : STD_LOGIC;
  signal n_54_I_CMD_STATUS : STD_LOGIC;
  signal n_55_I_CMD_STATUS : STD_LOGIC;
  signal n_56_I_CMD_STATUS : STD_LOGIC;
  signal n_57_I_CMD_STATUS : STD_LOGIC;
  signal n_58_I_CMD_STATUS : STD_LOGIC;
  signal n_59_I_CMD_STATUS : STD_LOGIC;
  signal n_5_I_RD_DATA_CNTL : STD_LOGIC;
  signal n_60_I_CMD_STATUS : STD_LOGIC;
  signal n_61_I_CMD_STATUS : STD_LOGIC;
  signal n_62_I_CMD_STATUS : STD_LOGIC;
  signal n_7_I_RD_DATA_CNTL : STD_LOGIC;
  signal sig_addr2data_addr_posted : STD_LOGIC;
  signal sig_addr2rsc_calc_error : STD_LOGIC;
  signal sig_addr_reg_empty : STD_LOGIC;
  signal sig_calc_error_pushed : STD_LOGIC;
  signal sig_cmd2mstr_cmd_valid : STD_LOGIC;
  signal sig_cmd_eof_slice : STD_LOGIC;
  signal sig_cmd_stat_rst_user_reg_n_cdc_from_reg : STD_LOGIC;
  signal sig_cmd_tag_slice : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_cmd_type_slice : STD_LOGIC;
  signal sig_coelsc_tag_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sig_data2addr_stop_req\ : STD_LOGIC;
  signal sig_data2rsc_slverr : STD_LOGIC;
  signal sig_data2rsc_valid : STD_LOGIC;
  signal sig_input_reg_empty : STD_LOGIC;
  signal sig_mstr2addr_addr : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal sig_mstr2addr_burst : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_mstr2addr_cmd_valid : STD_LOGIC;
  signal sig_mstr2data_cmd_cmplt : STD_LOGIC;
  signal sig_mstr2data_cmd_valid : STD_LOGIC;
  signal sig_mstr2data_dre_src_align : STD_LOGIC;
  signal sig_mstr2data_eof : STD_LOGIC;
  signal sig_mstr2data_last_strb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_mstr2data_len : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_mstr2data_saddr_lsb : STD_LOGIC_VECTOR ( 1 to 1 );
  signal sig_mstr2data_sequential : STD_LOGIC;
  signal sig_mstr2data_strt_strb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_mstr2data_tag : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_rd_sts_decerr_reg0 : STD_LOGIC;
  signal sig_rd_sts_interr_reg0 : STD_LOGIC;
  signal sig_rd_sts_reg_full0 : STD_LOGIC;
  signal sig_rd_sts_tag_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_rsc2data_ready : STD_LOGIC;
  signal sig_rsc2stat_status : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal sig_rsc2stat_status_valid : STD_LOGIC;
  signal \^sig_rst2all_stop_request\ : STD_LOGIC;
  signal sig_sm_halt_reg : STD_LOGIC;
  signal sig_stat2rsc_status_ready : STD_LOGIC;
  signal sig_stream_rst : STD_LOGIC;
begin
  \in\(0) <= \^in\(0);
  sig_data2addr_stop_req <= \^sig_data2addr_stop_req\;
  sig_rst2all_stop_request <= \^sig_rst2all_stop_request\;
I_ADDR_CNTL: entity work.axi_cdma_0_axi_datamover_addr_cntl
    port map (
      I1 => \^sig_data2addr_stop_req\,
      SR(0) => sig_stream_rst,
      \in\(37) => \^in\(0),
      \in\(36) => sig_mstr2addr_burst(0),
      \in\(35 downto 32) => sig_mstr2data_len(3 downto 0),
      \in\(31 downto 2) => sig_mstr2addr_addr(31 downto 2),
      \in\(1) => sig_mstr2data_saddr_lsb(1),
      \in\(0) => sig_mstr2data_dre_src_align,
      m_axi_aclk => m_axi_aclk,
      m_axi_araddr(31 downto 0) => m_axi_araddr(31 downto 0),
      m_axi_arburst(1 downto 0) => m_axi_arburst(1 downto 0),
      m_axi_arlen(7 downto 0) => m_axi_arlen(7 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arsize(2 downto 0) => m_axi_arsize(2 downto 0),
      m_axi_arvalid => m_axi_arvalid,
      sig_addr2data_addr_posted => sig_addr2data_addr_posted,
      sig_addr2rsc_calc_error => sig_addr2rsc_calc_error,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_init_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg\,
      sig_init_reg2 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_wr_fifo => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo\
    );
I_CMD_STATUS: entity work.axi_cdma_0_axi_datamover_cmd_status_11
    port map (
      D(0) => D(0),
      E(0) => E(0),
      I1 => n_42_I_MSTR_PCC,
      I2 => n_43_I_MSTR_PCC,
      I3(2 downto 0) => Q(2 downto 0),
      I4(6 downto 4) => sig_rsc2stat_status(6 downto 4),
      I4(3 downto 0) => sig_rd_sts_tag_reg(3 downto 0),
      I8 => I8,
      I9(60 downto 0) => I9(60 downto 0),
      O1 => n_1_I_CMD_STATUS,
      O2 => O2,
      O3 => O3,
      O7(6 downto 0) => O7(6 downto 0),
      Q(60 downto 57) => sig_cmd_tag_slice(3 downto 0),
      Q(56 downto 41) => data(15 downto 0),
      Q(40) => n_22_I_CMD_STATUS,
      Q(39) => n_23_I_CMD_STATUS,
      Q(38) => n_24_I_CMD_STATUS,
      Q(37) => n_25_I_CMD_STATUS,
      Q(36) => n_26_I_CMD_STATUS,
      Q(35) => n_27_I_CMD_STATUS,
      Q(34) => n_28_I_CMD_STATUS,
      Q(33) => n_29_I_CMD_STATUS,
      Q(32) => n_30_I_CMD_STATUS,
      Q(31) => n_31_I_CMD_STATUS,
      Q(30) => n_32_I_CMD_STATUS,
      Q(29) => n_33_I_CMD_STATUS,
      Q(28) => n_34_I_CMD_STATUS,
      Q(27) => n_35_I_CMD_STATUS,
      Q(26) => n_36_I_CMD_STATUS,
      Q(25) => n_37_I_CMD_STATUS,
      Q(24) => sig_cmd_eof_slice,
      Q(23) => sig_cmd_type_slice,
      Q(22) => n_40_I_CMD_STATUS,
      Q(21) => n_41_I_CMD_STATUS,
      Q(20) => n_42_I_CMD_STATUS,
      Q(19) => n_43_I_CMD_STATUS,
      Q(18) => n_44_I_CMD_STATUS,
      Q(17) => n_45_I_CMD_STATUS,
      Q(16) => n_46_I_CMD_STATUS,
      Q(15) => n_47_I_CMD_STATUS,
      Q(14) => n_48_I_CMD_STATUS,
      Q(13) => n_49_I_CMD_STATUS,
      Q(12) => n_50_I_CMD_STATUS,
      Q(11) => n_51_I_CMD_STATUS,
      Q(10) => n_52_I_CMD_STATUS,
      Q(9) => n_53_I_CMD_STATUS,
      Q(8) => n_54_I_CMD_STATUS,
      Q(7) => n_55_I_CMD_STATUS,
      Q(6) => n_56_I_CMD_STATUS,
      Q(5) => n_57_I_CMD_STATUS,
      Q(4) => n_58_I_CMD_STATUS,
      Q(3) => n_59_I_CMD_STATUS,
      Q(2) => n_60_I_CMD_STATUS,
      Q(1) => n_61_I_CMD_STATUS,
      Q(0) => n_62_I_CMD_STATUS,
      SR(0) => sig_stream_rst,
      cdma_tvect_out(0) => cdma_tvect_out(0),
      \in\(0) => \^in\(0),
      m_axi_aclk => m_axi_aclk,
      sig_calc_error_pushed => sig_calc_error_pushed,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_cntl2mm2s_sts_tready => sig_cntl2mm2s_sts_tready,
      sig_cntl2s2mm_cmd_tvalid => sig_cntl2s2mm_cmd_tvalid,
      sig_dm_s2mm_cmd_tready => sig_dm_s2mm_cmd_tready,
      sig_fetch_update_empty => sig_fetch_update_empty,
      sig_init_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg\,
      sig_init_reg2 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_mm2s2cntl_sts_tvalid => sig_mm2s2cntl_sts_tvalid,
      sig_reg2cntlr_sg_mode => sig_reg2cntlr_sg_mode,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_s2mm2cntl_sts_tvalid => sig_s2mm2cntl_sts_tvalid,
      sig_sg2sgcntlr_ftch_desc_available => sig_sg2sgcntlr_ftch_desc_available,
      sig_sgcntl2mm2s_cmd_tvalid => sig_sgcntl2mm2s_cmd_tvalid,
      sig_sgcntl2s2mm_halt => sig_sgcntl2s2mm_halt,
      sig_sm_halt_reg => sig_sm_halt_reg,
      sig_sm_state_ns1 => sig_sm_state_ns1,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
I_MSTR_PCC: entity work.axi_cdma_0_axi_datamover_pcc
    port map (
      I1 => n_1_I_CMD_STATUS,
      I2 => n_0_I_RD_DATA_CNTL,
      O1 => n_42_I_MSTR_PCC,
      O2 => n_43_I_MSTR_PCC,
      O3(14) => sig_mstr2data_cmd_cmplt,
      O3(13) => sig_mstr2data_sequential,
      O3(12) => sig_mstr2data_eof,
      O3(11 downto 8) => sig_mstr2data_last_strb(3 downto 0),
      O3(7 downto 4) => sig_mstr2data_strt_strb(3 downto 0),
      O3(3 downto 0) => sig_mstr2data_tag(3 downto 0),
      Q(60 downto 57) => sig_cmd_tag_slice(3 downto 0),
      Q(56 downto 41) => data(15 downto 0),
      Q(40) => n_22_I_CMD_STATUS,
      Q(39) => n_23_I_CMD_STATUS,
      Q(38) => n_24_I_CMD_STATUS,
      Q(37) => n_25_I_CMD_STATUS,
      Q(36) => n_26_I_CMD_STATUS,
      Q(35) => n_27_I_CMD_STATUS,
      Q(34) => n_28_I_CMD_STATUS,
      Q(33) => n_29_I_CMD_STATUS,
      Q(32) => n_30_I_CMD_STATUS,
      Q(31) => n_31_I_CMD_STATUS,
      Q(30) => n_32_I_CMD_STATUS,
      Q(29) => n_33_I_CMD_STATUS,
      Q(28) => n_34_I_CMD_STATUS,
      Q(27) => n_35_I_CMD_STATUS,
      Q(26) => n_36_I_CMD_STATUS,
      Q(25) => n_37_I_CMD_STATUS,
      Q(24) => sig_cmd_eof_slice,
      Q(23) => sig_cmd_type_slice,
      Q(22) => n_40_I_CMD_STATUS,
      Q(21) => n_41_I_CMD_STATUS,
      Q(20) => n_42_I_CMD_STATUS,
      Q(19) => n_43_I_CMD_STATUS,
      Q(18) => n_44_I_CMD_STATUS,
      Q(17) => n_45_I_CMD_STATUS,
      Q(16) => n_46_I_CMD_STATUS,
      Q(15) => n_47_I_CMD_STATUS,
      Q(14) => n_48_I_CMD_STATUS,
      Q(13) => n_49_I_CMD_STATUS,
      Q(12) => n_50_I_CMD_STATUS,
      Q(11) => n_51_I_CMD_STATUS,
      Q(10) => n_52_I_CMD_STATUS,
      Q(9) => n_53_I_CMD_STATUS,
      Q(8) => n_54_I_CMD_STATUS,
      Q(7) => n_55_I_CMD_STATUS,
      Q(6) => n_56_I_CMD_STATUS,
      Q(5) => n_57_I_CMD_STATUS,
      Q(4) => n_58_I_CMD_STATUS,
      Q(3) => n_59_I_CMD_STATUS,
      Q(2) => n_60_I_CMD_STATUS,
      Q(1) => n_61_I_CMD_STATUS,
      Q(0) => n_62_I_CMD_STATUS,
      SR(0) => sig_stream_rst,
      \in\(37) => \^in\(0),
      \in\(36) => sig_mstr2addr_burst(0),
      \in\(35 downto 32) => sig_mstr2data_len(3 downto 0),
      \in\(31 downto 2) => sig_mstr2addr_addr(31 downto 2),
      \in\(1) => sig_mstr2data_saddr_lsb(1),
      \in\(0) => sig_mstr2data_dre_src_align,
      m_axi_aclk => m_axi_aclk,
      sig_calc_error_pushed => sig_calc_error_pushed,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_inhibit_rdy_n => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_init_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg\,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_sm_halt_reg => sig_sm_halt_reg,
      sig_wr_fifo => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo\
    );
I_RD_DATA_CNTL: entity work.axi_cdma_0_axi_datamover_rddata_cntl
    port map (
      I1 => I4,
      I2 => I2,
      I3 => I3,
      I4(1 downto 0) => sig_rsc2stat_status(5 downto 4),
      I5 => I5,
      I6 => I6,
      I7(3 downto 0) => I7(3 downto 0),
      O1 => n_0_I_RD_DATA_CNTL,
      O2 => \^sig_data2addr_stop_req\,
      O3 => O1,
      O4 => n_5_I_RD_DATA_CNTL,
      O5 => n_7_I_RD_DATA_CNTL,
      O6 => O4,
      O7 => O5,
      O8 => O6,
      Q(3 downto 0) => sig_coelsc_tag_reg(3 downto 0),
      SR(0) => sig_stream_rst,
      \in\(19) => \^in\(0),
      \in\(18) => sig_mstr2data_cmd_cmplt,
      \in\(17) => sig_mstr2data_sequential,
      \in\(16) => sig_mstr2data_eof,
      \in\(15 downto 12) => sig_mstr2data_last_strb(3 downto 0),
      \in\(11 downto 8) => sig_mstr2data_strt_strb(3 downto 0),
      \in\(7 downto 4) => sig_mstr2data_len(3 downto 0),
      \in\(3 downto 0) => sig_mstr2data_tag(3 downto 0),
      m_axi_aclk => m_axi_aclk,
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      sig_addr2data_addr_posted => sig_addr2data_addr_posted,
      sig_addr2rsc_calc_error => sig_addr2rsc_calc_error,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2rsc_slverr => sig_data2rsc_slverr,
      sig_data2rsc_valid => sig_data2rsc_valid,
      sig_halt_reg => sig_halt_reg,
      sig_inhibit_rdy_n => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_init_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg\,
      sig_init_reg2 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_eof_reg => sig_next_eof_reg,
      sig_rd_sts_decerr_reg0 => sig_rd_sts_decerr_reg0,
      sig_rd_sts_interr_reg0 => sig_rd_sts_interr_reg0,
      sig_rd_sts_reg_full0 => sig_rd_sts_reg_full0,
      sig_rsc2data_ready => sig_rsc2data_ready,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_rst2all_stop_request => \^sig_rst2all_stop_request\,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
I_RD_STATUS_CNTLR: entity work.axi_cdma_0_axi_datamover_rd_status_cntl
    port map (
      D(3 downto 0) => sig_coelsc_tag_reg(3 downto 0),
      I1 => n_7_I_RD_DATA_CNTL,
      I4(6 downto 4) => sig_rsc2stat_status(6 downto 4),
      I4(3 downto 0) => sig_rd_sts_tag_reg(3 downto 0),
      m_axi_aclk => m_axi_aclk,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2rsc_slverr => sig_data2rsc_slverr,
      sig_data2rsc_valid => sig_data2rsc_valid,
      sig_rd_sts_decerr_reg0 => sig_rd_sts_decerr_reg0,
      sig_rd_sts_interr_reg0 => sig_rd_sts_interr_reg0,
      sig_rd_sts_reg_full0 => sig_rd_sts_reg_full0,
      sig_rsc2data_ready => sig_rsc2data_ready,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
I_RESET: entity work.axi_cdma_0_axi_datamover_reset_12
    port map (
      I1 => I1,
      I2 => n_5_I_RD_DATA_CNTL,
      SR(0) => sig_stream_rst,
      m_axi_aclk => m_axi_aclk,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_dm_mm2s_halt_cmplt => sig_dm_mm2s_halt_cmplt,
      sig_rst2all_stop_request => \^sig_rst2all_stop_request\,
      sig_rst2dm_resetn => sig_rst2dm_resetn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_cdma_0_axi_datamover_s2mm_full_wrap is
  port (
    m_axi_wvalid : out STD_LOGIC;
    sig_halt_reg : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    sig_next_eof_reg : out STD_LOGIC;
    m_axi_wlast : out STD_LOGIC;
    sig_dm_s2mm_cmd_tready : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    sig_dm_s2mm_halt_cmplt : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    sig_s2mm2cntl_sts_tvalid : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O10 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_rst2dm_resetn : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_sgcntl2rst_halt_cmplt : in STD_LOGIC;
    sig_cntlr2rst_halt_cmplt : in STD_LOGIC;
    sig_dm_mm2s_halt_cmplt : in STD_LOGIC;
    sig_rst2s2mm_halt : in STD_LOGIC;
    sig_halt_request0 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    sig_mm2s_interr : in STD_LOGIC;
    sig_s2mm_interr : in STD_LOGIC;
    sig_dm_mm2s_err : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_cntl2s2mm_cmd_tvalid : in STD_LOGIC;
    sig_reg2cntlr_sg_mode : in STD_LOGIC;
    sig_sgcntl2s2mm_cmd_tvalid : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sgcntl2s2mm_halt : in STD_LOGIC;
    sig_cntl2s2mm_sts_tready : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC_VECTOR ( 60 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0_axi_datamover_s2mm_full_wrap : entity is "axi_datamover_s2mm_full_wrap";
end axi_cdma_0_axi_datamover_s2mm_full_wrap;

architecture STRUCTURE of axi_cdma_0_axi_datamover_s2mm_full_wrap is
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_wr_fifo\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal n_0_I_RESET : STD_LOGIC;
  signal n_0_I_WR_DATA_CNTL : STD_LOGIC;
  signal n_10_I_CMD_STATUS : STD_LOGIC;
  signal n_11_I_CMD_STATUS : STD_LOGIC;
  signal n_12_I_CMD_STATUS : STD_LOGIC;
  signal n_12_I_WR_STATUS_CNTLR : STD_LOGIC;
  signal n_13_I_CMD_STATUS : STD_LOGIC;
  signal n_13_I_WR_STATUS_CNTLR : STD_LOGIC;
  signal n_14_I_CMD_STATUS : STD_LOGIC;
  signal n_15_I_CMD_STATUS : STD_LOGIC;
  signal n_15_I_WR_STATUS_CNTLR : STD_LOGIC;
  signal n_16_I_CMD_STATUS : STD_LOGIC;
  signal n_16_I_WR_DATA_CNTL : STD_LOGIC;
  signal n_17_I_CMD_STATUS : STD_LOGIC;
  signal n_18_I_CMD_STATUS : STD_LOGIC;
  signal n_19_I_CMD_STATUS : STD_LOGIC;
  signal n_1_I_ADDR_CNTL : STD_LOGIC;
  signal n_20_I_CMD_STATUS : STD_LOGIC;
  signal n_20_I_WR_DATA_CNTL : STD_LOGIC;
  signal n_21_I_CMD_STATUS : STD_LOGIC;
  signal n_22_I_CMD_STATUS : STD_LOGIC;
  signal n_23_I_CMD_STATUS : STD_LOGIC;
  signal n_24_I_CMD_STATUS : STD_LOGIC;
  signal n_25_I_CMD_STATUS : STD_LOGIC;
  signal n_26_I_CMD_STATUS : STD_LOGIC;
  signal n_27_I_CMD_STATUS : STD_LOGIC;
  signal n_28_I_CMD_STATUS : STD_LOGIC;
  signal n_29_I_CMD_STATUS : STD_LOGIC;
  signal \n_2_GEN_INCLUDE_PCC.I_MSTR_PCC\ : STD_LOGIC;
  signal n_30_I_CMD_STATUS : STD_LOGIC;
  signal n_31_I_CMD_STATUS : STD_LOGIC;
  signal n_32_I_CMD_STATUS : STD_LOGIC;
  signal n_33_I_CMD_STATUS : STD_LOGIC;
  signal n_34_I_CMD_STATUS : STD_LOGIC;
  signal n_35_I_CMD_STATUS : STD_LOGIC;
  signal n_36_I_CMD_STATUS : STD_LOGIC;
  signal n_37_I_CMD_STATUS : STD_LOGIC;
  signal n_38_I_CMD_STATUS : STD_LOGIC;
  signal n_39_I_CMD_STATUS : STD_LOGIC;
  signal n_3_I_CMD_STATUS : STD_LOGIC;
  signal n_40_I_CMD_STATUS : STD_LOGIC;
  signal n_41_I_CMD_STATUS : STD_LOGIC;
  signal \n_42_GEN_INCLUDE_PCC.I_MSTR_PCC\ : STD_LOGIC;
  signal n_42_I_CMD_STATUS : STD_LOGIC;
  signal n_43_I_CMD_STATUS : STD_LOGIC;
  signal n_44_I_CMD_STATUS : STD_LOGIC;
  signal \n_45_GEN_INCLUDE_PCC.I_MSTR_PCC\ : STD_LOGIC;
  signal n_45_I_CMD_STATUS : STD_LOGIC;
  signal n_46_I_CMD_STATUS : STD_LOGIC;
  signal n_47_I_CMD_STATUS : STD_LOGIC;
  signal n_48_I_CMD_STATUS : STD_LOGIC;
  signal n_49_I_CMD_STATUS : STD_LOGIC;
  signal n_4_I_CMD_STATUS : STD_LOGIC;
  signal n_50_I_CMD_STATUS : STD_LOGIC;
  signal n_51_I_CMD_STATUS : STD_LOGIC;
  signal n_52_I_CMD_STATUS : STD_LOGIC;
  signal n_53_I_CMD_STATUS : STD_LOGIC;
  signal n_54_I_CMD_STATUS : STD_LOGIC;
  signal n_55_I_CMD_STATUS : STD_LOGIC;
  signal n_56_I_CMD_STATUS : STD_LOGIC;
  signal n_57_I_CMD_STATUS : STD_LOGIC;
  signal n_58_I_CMD_STATUS : STD_LOGIC;
  signal n_59_I_CMD_STATUS : STD_LOGIC;
  signal n_5_I_ADDR_CNTL : STD_LOGIC;
  signal n_5_I_CMD_STATUS : STD_LOGIC;
  signal n_60_I_CMD_STATUS : STD_LOGIC;
  signal n_61_I_CMD_STATUS : STD_LOGIC;
  signal n_62_I_CMD_STATUS : STD_LOGIC;
  signal n_63_I_CMD_STATUS : STD_LOGIC;
  signal n_64_I_CMD_STATUS : STD_LOGIC;
  signal n_6_I_CMD_STATUS : STD_LOGIC;
  signal n_7_I_CMD_STATUS : STD_LOGIC;
  signal n_7_I_WR_STATUS_CNTLR : STD_LOGIC;
  signal n_8_I_CMD_STATUS : STD_LOGIC;
  signal n_8_I_WR_STATUS_CNTLR : STD_LOGIC;
  signal n_9_I_CMD_STATUS : STD_LOGIC;
  signal p_0_in3_in : STD_LOGIC;
  signal p_10_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_12_out : STD_LOGIC;
  signal p_17_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_1_out : STD_LOGIC;
  signal p_20_out : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal p_2_out : STD_LOGIC;
  signal p_4_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal p_7_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_8_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_9_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_addr2data_addr_posted : STD_LOGIC;
  signal sig_addr2wsc_calc_error : STD_LOGIC;
  signal sig_addr_reg_empty : STD_LOGIC;
  signal sig_calc_error_pushed : STD_LOGIC;
  signal sig_cmd2mstr_cmd_valid : STD_LOGIC;
  signal sig_data2skid_wlast : STD_LOGIC;
  signal sig_data2skid_wstrb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_data2wsc_calc_err : STD_LOGIC;
  signal sig_data2wsc_cmd_cmplt : STD_LOGIC;
  signal sig_data2wsc_last_err : STD_LOGIC;
  signal sig_data2wsc_tag : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sig_halt_reg\ : STD_LOGIC;
  signal sig_input_reg_empty : STD_LOGIC;
  signal sig_last_mmap_dbeat_reg : STD_LOGIC;
  signal sig_last_skid_mux_out : STD_LOGIC;
  signal sig_last_skid_reg : STD_LOGIC;
  signal sig_mmap_reset_reg : STD_LOGIC;
  signal sig_push_to_wsc : STD_LOGIC;
  signal sig_skid2data_wready : STD_LOGIC;
  signal sig_stat2wsc_status_ready : STD_LOGIC;
  signal sig_strb_skid_mux_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_strb_skid_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_stream_rst : STD_LOGIC;
  signal sig_wdc_status_going_full : STD_LOGIC;
  signal sig_wsc2stat_status : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_wsc2stat_status_0 : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal sig_wsc2stat_status_valid : STD_LOGIC;
begin
  O1 <= \^o1\;
  O3 <= \^o3\;
  \in\(0) <= \^in\(0);
  sig_halt_reg <= \^sig_halt_reg\;
\GEN_INCLUDE_PCC.I_MSTR_PCC\: entity work.\axi_cdma_0_axi_datamover_pcc__parameterized0\
    port map (
      I1 => n_3_I_CMD_STATUS,
      I2 => n_5_I_ADDR_CNTL,
      I3 => n_0_I_WR_DATA_CNTL,
      I4 => n_1_I_ADDR_CNTL,
      O1 => \n_2_GEN_INCLUDE_PCC.I_MSTR_PCC\,
      O2 => \^in\(0),
      O3 => \n_42_GEN_INCLUDE_PCC.I_MSTR_PCC\,
      O4 => \n_45_GEN_INCLUDE_PCC.I_MSTR_PCC\,
      O5(14) => p_2_out,
      O5(13) => p_4_out,
      O5(12) => p_5_out,
      O5(11 downto 8) => p_7_out(3 downto 0),
      O5(7 downto 4) => p_8_out(3 downto 0),
      O5(3 downto 0) => p_11_out(3 downto 0),
      Q(60) => n_4_I_CMD_STATUS,
      Q(59) => n_5_I_CMD_STATUS,
      Q(58) => n_6_I_CMD_STATUS,
      Q(57) => n_7_I_CMD_STATUS,
      Q(56) => n_8_I_CMD_STATUS,
      Q(55) => n_9_I_CMD_STATUS,
      Q(54) => n_10_I_CMD_STATUS,
      Q(53) => n_11_I_CMD_STATUS,
      Q(52) => n_12_I_CMD_STATUS,
      Q(51) => n_13_I_CMD_STATUS,
      Q(50) => n_14_I_CMD_STATUS,
      Q(49) => n_15_I_CMD_STATUS,
      Q(48) => n_16_I_CMD_STATUS,
      Q(47) => n_17_I_CMD_STATUS,
      Q(46) => n_18_I_CMD_STATUS,
      Q(45) => n_19_I_CMD_STATUS,
      Q(44) => n_20_I_CMD_STATUS,
      Q(43) => n_21_I_CMD_STATUS,
      Q(42) => n_22_I_CMD_STATUS,
      Q(41) => n_23_I_CMD_STATUS,
      Q(40) => n_24_I_CMD_STATUS,
      Q(39) => n_25_I_CMD_STATUS,
      Q(38) => n_26_I_CMD_STATUS,
      Q(37) => n_27_I_CMD_STATUS,
      Q(36) => n_28_I_CMD_STATUS,
      Q(35) => n_29_I_CMD_STATUS,
      Q(34) => n_30_I_CMD_STATUS,
      Q(33) => n_31_I_CMD_STATUS,
      Q(32) => n_32_I_CMD_STATUS,
      Q(31) => n_33_I_CMD_STATUS,
      Q(30) => n_34_I_CMD_STATUS,
      Q(29) => n_35_I_CMD_STATUS,
      Q(28) => n_36_I_CMD_STATUS,
      Q(27) => n_37_I_CMD_STATUS,
      Q(26) => n_38_I_CMD_STATUS,
      Q(25) => n_39_I_CMD_STATUS,
      Q(24) => n_40_I_CMD_STATUS,
      Q(23) => n_41_I_CMD_STATUS,
      Q(22) => n_42_I_CMD_STATUS,
      Q(21) => n_43_I_CMD_STATUS,
      Q(20) => n_44_I_CMD_STATUS,
      Q(19) => n_45_I_CMD_STATUS,
      Q(18) => n_46_I_CMD_STATUS,
      Q(17) => n_47_I_CMD_STATUS,
      Q(16) => n_48_I_CMD_STATUS,
      Q(15) => n_49_I_CMD_STATUS,
      Q(14) => n_50_I_CMD_STATUS,
      Q(13) => n_51_I_CMD_STATUS,
      Q(12) => n_52_I_CMD_STATUS,
      Q(11) => n_53_I_CMD_STATUS,
      Q(10) => n_54_I_CMD_STATUS,
      Q(9) => n_55_I_CMD_STATUS,
      Q(8) => n_56_I_CMD_STATUS,
      Q(7) => n_57_I_CMD_STATUS,
      Q(6) => n_58_I_CMD_STATUS,
      Q(5) => n_59_I_CMD_STATUS,
      Q(4) => n_60_I_CMD_STATUS,
      Q(3) => n_61_I_CMD_STATUS,
      Q(2) => n_62_I_CMD_STATUS,
      Q(1) => n_63_I_CMD_STATUS,
      Q(0) => n_64_I_CMD_STATUS,
      SR(0) => sig_stream_rst,
      \in\(35 downto 32) => p_9_out(3 downto 0),
      \in\(31 downto 2) => p_20_out(31 downto 2),
      \in\(1 downto 0) => p_10_out(1 downto 0),
      m_axi_aclk => m_axi_aclk,
      p_12_out => p_12_out,
      p_17_out(0) => p_17_out(0),
      p_1_out => p_1_out,
      sig_calc_error_pushed => sig_calc_error_pushed,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_inhibit_rdy_n => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_0 => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_mmap_reset_reg => sig_mmap_reset_reg,
      sig_wr_fifo => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo\
    );
I_ADDR_CNTL: entity work.\axi_cdma_0_axi_datamover_addr_cntl__parameterized0\
    port map (
      I1 => \^sig_halt_reg\,
      I2 => \^o3\,
      I3 => n_0_I_RESET,
      O1 => n_1_I_ADDR_CNTL,
      O2 => n_5_I_ADDR_CNTL,
      SR(0) => sig_stream_rst,
      \in\(37) => \^in\(0),
      \in\(36) => p_17_out(0),
      \in\(35 downto 32) => p_9_out(3 downto 0),
      \in\(31 downto 2) => p_20_out(31 downto 2),
      \in\(1 downto 0) => p_10_out(1 downto 0),
      m_axi_aclk => m_axi_aclk,
      m_axi_awaddr(31 downto 0) => m_axi_awaddr(31 downto 0),
      m_axi_awburst(1 downto 0) => m_axi_awburst(1 downto 0),
      m_axi_awlen(7 downto 0) => m_axi_awlen(7 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awsize(2 downto 0) => m_axi_awsize(2 downto 0),
      m_axi_awvalid => m_axi_awvalid,
      p_12_out => p_12_out,
      sig_addr2data_addr_posted => sig_addr2data_addr_posted,
      sig_addr2wsc_calc_error => sig_addr2wsc_calc_error,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_inhibit_rdy_n => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\,
      sig_init_reg2 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      sig_mmap_reset_reg => sig_mmap_reset_reg
    );
I_CMD_STATUS: entity work.axi_cdma_0_axi_datamover_cmd_status
    port map (
      D(6 downto 4) => sig_wsc2stat_status_0(6 downto 4),
      D(3 downto 0) => sig_wsc2stat_status(3 downto 0),
      I1 => \n_42_GEN_INCLUDE_PCC.I_MSTR_PCC\,
      I2 => n_0_I_RESET,
      I3 => \n_45_GEN_INCLUDE_PCC.I_MSTR_PCC\,
      I4 => \n_2_GEN_INCLUDE_PCC.I_MSTR_PCC\,
      I6(0) => I6(0),
      I7 => I7,
      I8(60 downto 0) => I8(60 downto 0),
      O1 => n_3_I_CMD_STATUS,
      O10(6 downto 0) => O10(6 downto 0),
      O2 => O9,
      Q(60) => n_4_I_CMD_STATUS,
      Q(59) => n_5_I_CMD_STATUS,
      Q(58) => n_6_I_CMD_STATUS,
      Q(57) => n_7_I_CMD_STATUS,
      Q(56) => n_8_I_CMD_STATUS,
      Q(55) => n_9_I_CMD_STATUS,
      Q(54) => n_10_I_CMD_STATUS,
      Q(53) => n_11_I_CMD_STATUS,
      Q(52) => n_12_I_CMD_STATUS,
      Q(51) => n_13_I_CMD_STATUS,
      Q(50) => n_14_I_CMD_STATUS,
      Q(49) => n_15_I_CMD_STATUS,
      Q(48) => n_16_I_CMD_STATUS,
      Q(47) => n_17_I_CMD_STATUS,
      Q(46) => n_18_I_CMD_STATUS,
      Q(45) => n_19_I_CMD_STATUS,
      Q(44) => n_20_I_CMD_STATUS,
      Q(43) => n_21_I_CMD_STATUS,
      Q(42) => n_22_I_CMD_STATUS,
      Q(41) => n_23_I_CMD_STATUS,
      Q(40) => n_24_I_CMD_STATUS,
      Q(39) => n_25_I_CMD_STATUS,
      Q(38) => n_26_I_CMD_STATUS,
      Q(37) => n_27_I_CMD_STATUS,
      Q(36) => n_28_I_CMD_STATUS,
      Q(35) => n_29_I_CMD_STATUS,
      Q(34) => n_30_I_CMD_STATUS,
      Q(33) => n_31_I_CMD_STATUS,
      Q(32) => n_32_I_CMD_STATUS,
      Q(31) => n_33_I_CMD_STATUS,
      Q(30) => n_34_I_CMD_STATUS,
      Q(29) => n_35_I_CMD_STATUS,
      Q(28) => n_36_I_CMD_STATUS,
      Q(27) => n_37_I_CMD_STATUS,
      Q(26) => n_38_I_CMD_STATUS,
      Q(25) => n_39_I_CMD_STATUS,
      Q(24) => n_40_I_CMD_STATUS,
      Q(23) => n_41_I_CMD_STATUS,
      Q(22) => n_42_I_CMD_STATUS,
      Q(21) => n_43_I_CMD_STATUS,
      Q(20) => n_44_I_CMD_STATUS,
      Q(19) => n_45_I_CMD_STATUS,
      Q(18) => n_46_I_CMD_STATUS,
      Q(17) => n_47_I_CMD_STATUS,
      Q(16) => n_48_I_CMD_STATUS,
      Q(15) => n_49_I_CMD_STATUS,
      Q(14) => n_50_I_CMD_STATUS,
      Q(13) => n_51_I_CMD_STATUS,
      Q(12) => n_52_I_CMD_STATUS,
      Q(11) => n_53_I_CMD_STATUS,
      Q(10) => n_54_I_CMD_STATUS,
      Q(9) => n_55_I_CMD_STATUS,
      Q(8) => n_56_I_CMD_STATUS,
      Q(7) => n_57_I_CMD_STATUS,
      Q(6) => n_58_I_CMD_STATUS,
      Q(5) => n_59_I_CMD_STATUS,
      Q(4) => n_60_I_CMD_STATUS,
      Q(3) => n_61_I_CMD_STATUS,
      Q(2) => n_62_I_CMD_STATUS,
      Q(1) => n_63_I_CMD_STATUS,
      Q(0) => n_64_I_CMD_STATUS,
      SR(0) => sig_stream_rst,
      \in\(0) => \^in\(0),
      m_axi_aclk => m_axi_aclk,
      sig_calc_error_pushed => sig_calc_error_pushed,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cntl2s2mm_cmd_tvalid => sig_cntl2s2mm_cmd_tvalid,
      sig_cntl2s2mm_sts_tready => sig_cntl2s2mm_sts_tready,
      sig_dm_s2mm_cmd_tready => sig_dm_s2mm_cmd_tready,
      sig_init_reg2 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_mmap_reset_reg => sig_mmap_reset_reg,
      sig_reg2cntlr_sg_mode => sig_reg2cntlr_sg_mode,
      sig_s2mm2cntl_sts_tvalid => sig_s2mm2cntl_sts_tvalid,
      sig_sgcntl2s2mm_cmd_tvalid => sig_sgcntl2s2mm_cmd_tvalid,
      sig_sgcntl2s2mm_halt => sig_sgcntl2s2mm_halt,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
I_RESET: entity work.axi_cdma_0_axi_datamover_reset
    port map (
      I1 => n_13_I_WR_STATUS_CNTLR,
      I2 => I2,
      O1 => n_0_I_RESET,
      O2 => \^o1\,
      O3 => O2,
      SR(0) => sig_stream_rst,
      m_axi_aclk => m_axi_aclk,
      sig_cntlr2rst_halt_cmplt => sig_cntlr2rst_halt_cmplt,
      sig_dm_mm2s_halt_cmplt => sig_dm_mm2s_halt_cmplt,
      sig_dm_s2mm_halt_cmplt => sig_dm_s2mm_halt_cmplt,
      sig_halt_request0 => sig_halt_request0,
      sig_rst2dm_resetn => sig_rst2dm_resetn,
      sig_rst2s2mm_halt => sig_rst2s2mm_halt,
      sig_sgcntl2rst_halt_cmplt => sig_sgcntl2rst_halt_cmplt
    );
I_S2MM_MMAP_SKID_BUF: entity work.axi_cdma_0_axi_datamover_skid2mm_buf
    port map (
      D(3 downto 0) => sig_data2skid_wstrb(3 downto 0),
      I1 => n_0_I_RESET,
      I2 => n_16_I_WR_DATA_CNTL,
      I3(3 downto 0) => sig_strb_skid_mux_out(3 downto 0),
      Q(3 downto 0) => sig_strb_skid_reg(3 downto 0),
      SR(0) => sig_stream_rst,
      m_axi_aclk => m_axi_aclk,
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_wdata(31 downto 0) => m_axi_wdata(31 downto 0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(3 downto 0) => m_axi_wstrb(3 downto 0),
      m_axi_wvalid => m_axi_wvalid,
      p_0_in3_in => p_0_in3_in,
      sig_data2skid_wlast => sig_data2skid_wlast,
      sig_last_skid_mux_out => sig_last_skid_mux_out,
      sig_last_skid_reg => sig_last_skid_reg,
      sig_mmap_reset_reg => sig_mmap_reset_reg,
      sig_skid2data_wready => sig_skid2data_wready
    );
I_WR_DATA_CNTL: entity work.axi_cdma_0_axi_datamover_wrdata_cntl
    port map (
      D(3 downto 0) => sig_data2skid_wstrb(3 downto 0),
      I1 => n_8_I_WR_STATUS_CNTLR,
      I10(4) => \^in\(0),
      I10(3 downto 0) => p_9_out(3 downto 0),
      I11 => n_7_I_WR_STATUS_CNTLR,
      I12(3 downto 0) => sig_strb_skid_reg(3 downto 0),
      I13(14) => p_2_out,
      I13(13) => p_4_out,
      I13(12) => p_5_out,
      I13(11 downto 8) => p_7_out(3 downto 0),
      I13(7 downto 4) => p_8_out(3 downto 0),
      I13(3 downto 0) => p_11_out(3 downto 0),
      I2 => n_0_I_RESET,
      I3 => I1,
      I4 => I3,
      I5 => n_12_I_WR_STATUS_CNTLR,
      I6 => n_15_I_WR_STATUS_CNTLR,
      I7 => I4,
      I8 => I5,
      I9 => \^sig_halt_reg\,
      O1 => n_0_I_WR_DATA_CNTL,
      O10 => n_20_I_WR_DATA_CNTL,
      O11(3 downto 0) => sig_strb_skid_mux_out(3 downto 0),
      O2 => sig_next_eof_reg,
      O3 => O4,
      O4 => O5,
      O5 => \^o3\,
      O6 => n_16_I_WR_DATA_CNTL,
      O7 => O6,
      O8 => O7,
      O9 => O8,
      Q(3 downto 0) => Q(3 downto 0),
      SR(0) => sig_stream_rst,
      \in\(0) => sig_data2wsc_tag(3),
      \in\(1) => sig_data2wsc_tag(2),
      \in\(2) => sig_data2wsc_tag(1),
      \in\(3) => sig_data2wsc_tag(0),
      \in\(4) => sig_data2wsc_calc_err,
      \in\(5) => sig_data2wsc_last_err,
      \in\(6) => sig_data2wsc_cmd_cmplt,
      m_axi_aclk => m_axi_aclk,
      p_0_in3_in => p_0_in3_in,
      p_1_out => p_1_out,
      sig_addr2data_addr_posted => sig_addr2data_addr_posted,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_data2skid_wlast => sig_data2skid_wlast,
      sig_dm_mm2s_err => sig_dm_mm2s_err,
      sig_inhibit_rdy_n => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_1 => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\,
      sig_init_reg2 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      sig_last_mmap_dbeat_reg => sig_last_mmap_dbeat_reg,
      sig_last_skid_mux_out => sig_last_skid_mux_out,
      sig_last_skid_reg => sig_last_skid_reg,
      sig_mm2s_interr => sig_mm2s_interr,
      sig_mmap_reset_reg => sig_mmap_reset_reg,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_s2mm_interr => sig_s2mm_interr,
      sig_skid2data_wready => sig_skid2data_wready,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wr_fifo => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo\,
      sig_wr_fifo_0 => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_wr_fifo\,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
I_WR_STATUS_CNTLR: entity work.axi_cdma_0_axi_datamover_wr_status_cntl
    port map (
      D(6 downto 4) => sig_wsc2stat_status_0(6 downto 4),
      D(3 downto 0) => sig_wsc2stat_status(3 downto 0),
      I1 => n_0_I_RESET,
      I2 => n_20_I_WR_DATA_CNTL,
      I3 => \^o1\,
      O1 => n_7_I_WR_STATUS_CNTLR,
      O2 => n_8_I_WR_STATUS_CNTLR,
      O3 => \^sig_halt_reg\,
      O4 => n_12_I_WR_STATUS_CNTLR,
      O5 => n_13_I_WR_STATUS_CNTLR,
      O6 => n_15_I_WR_STATUS_CNTLR,
      SR(0) => sig_stream_rst,
      \in\(0) => sig_data2wsc_tag(3),
      \in\(1) => sig_data2wsc_tag(2),
      \in\(2) => sig_data2wsc_tag(1),
      \in\(3) => sig_data2wsc_tag(0),
      \in\(4) => sig_data2wsc_calc_err,
      \in\(5) => sig_data2wsc_last_err,
      \in\(6) => sig_data2wsc_cmd_cmplt,
      m_axi_aclk => m_axi_aclk,
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      sig_addr2data_addr_posted => sig_addr2data_addr_posted,
      sig_addr2wsc_calc_error => sig_addr2wsc_calc_error,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_inhibit_rdy_n => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\,
      sig_init_reg2 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      sig_last_mmap_dbeat_reg => sig_last_mmap_dbeat_reg,
      sig_mmap_reset_reg => sig_mmap_reset_reg,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_skid2data_wready => sig_skid2data_wready,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wr_fifo => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_wr_fifo\,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_cdma_0_axi_sg_s2mm_basic_wrap is
  port (
    sig_init_reg : out STD_LOGIC;
    sig_init_reg2 : out STD_LOGIC;
    m_axi_sg_awvalid : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    sig_halt_reg : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    m_axi_sg_wvalid : out STD_LOGIC;
    m_axi_sg_bready : out STD_LOGIC;
    m_axi_sg_wlast : out STD_LOGIC;
    updt_decerr_i : out STD_LOGIC;
    updt_interr_i : out STD_LOGIC;
    updt_slverr_i : out STD_LOGIC;
    m_axi_sg_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    p_18_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    p_16_out : in STD_LOGIC;
    sig_rst2sg_resetn : in STD_LOGIC;
    p_36_out : in STD_LOGIC;
    follower_full_mm2s : in STD_LOGIC;
    m_axi_sg_awready : in STD_LOGIC;
    I2 : in STD_LOGIC;
    m_axi_sg_wready : in STD_LOGIC;
    p_3_in : in STD_LOGIC;
    p_2_in : in STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0_axi_sg_s2mm_basic_wrap : entity is "axi_sg_s2mm_basic_wrap";
end axi_cdma_0_axi_sg_s2mm_basic_wrap;

architecture STRUCTURE of axi_cdma_0_axi_sg_s2mm_basic_wrap is
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_wr_fifo\ : STD_LOGIC;
  signal n_0_I_WR_STATUS_CNTLR : STD_LOGIC;
  signal n_10_I_MSTR_SCC : STD_LOGIC;
  signal n_11_I_CMD_STATUS : STD_LOGIC;
  signal n_11_I_MSTR_SCC : STD_LOGIC;
  signal n_12_I_CMD_STATUS : STD_LOGIC;
  signal n_12_I_MSTR_SCC : STD_LOGIC;
  signal n_13_I_CMD_STATUS : STD_LOGIC;
  signal n_13_I_MSTR_SCC : STD_LOGIC;
  signal n_14_I_CMD_STATUS : STD_LOGIC;
  signal n_14_I_MSTR_SCC : STD_LOGIC;
  signal n_15_I_CMD_STATUS : STD_LOGIC;
  signal n_15_I_MSTR_SCC : STD_LOGIC;
  signal n_16_I_CMD_STATUS : STD_LOGIC;
  signal n_16_I_MSTR_SCC : STD_LOGIC;
  signal n_17_I_CMD_STATUS : STD_LOGIC;
  signal n_17_I_MSTR_SCC : STD_LOGIC;
  signal n_18_I_CMD_STATUS : STD_LOGIC;
  signal n_18_I_MSTR_SCC : STD_LOGIC;
  signal n_19_I_CMD_STATUS : STD_LOGIC;
  signal n_19_I_MSTR_SCC : STD_LOGIC;
  signal n_1_I_MSTR_SCC : STD_LOGIC;
  signal n_20_I_CMD_STATUS : STD_LOGIC;
  signal n_20_I_MSTR_SCC : STD_LOGIC;
  signal n_21_I_CMD_STATUS : STD_LOGIC;
  signal n_21_I_MSTR_SCC : STD_LOGIC;
  signal n_22_I_CMD_STATUS : STD_LOGIC;
  signal n_22_I_MSTR_SCC : STD_LOGIC;
  signal n_23_I_CMD_STATUS : STD_LOGIC;
  signal n_23_I_MSTR_SCC : STD_LOGIC;
  signal n_24_I_CMD_STATUS : STD_LOGIC;
  signal n_24_I_MSTR_SCC : STD_LOGIC;
  signal n_25_I_CMD_STATUS : STD_LOGIC;
  signal n_25_I_MSTR_SCC : STD_LOGIC;
  signal n_26_I_CMD_STATUS : STD_LOGIC;
  signal n_26_I_MSTR_SCC : STD_LOGIC;
  signal n_27_I_CMD_STATUS : STD_LOGIC;
  signal n_27_I_MSTR_SCC : STD_LOGIC;
  signal n_28_I_CMD_STATUS : STD_LOGIC;
  signal n_28_I_MSTR_SCC : STD_LOGIC;
  signal n_29_I_CMD_STATUS : STD_LOGIC;
  signal n_29_I_MSTR_SCC : STD_LOGIC;
  signal n_2_I_MSTR_SCC : STD_LOGIC;
  signal n_30_I_CMD_STATUS : STD_LOGIC;
  signal n_30_I_MSTR_SCC : STD_LOGIC;
  signal n_31_I_CMD_STATUS : STD_LOGIC;
  signal n_31_I_MSTR_SCC : STD_LOGIC;
  signal n_32_I_CMD_STATUS : STD_LOGIC;
  signal n_32_I_MSTR_SCC : STD_LOGIC;
  signal n_33_I_CMD_STATUS : STD_LOGIC;
  signal n_33_I_MSTR_SCC : STD_LOGIC;
  signal n_34_I_CMD_STATUS : STD_LOGIC;
  signal n_34_I_MSTR_SCC : STD_LOGIC;
  signal n_35_I_CMD_STATUS : STD_LOGIC;
  signal n_35_I_MSTR_SCC : STD_LOGIC;
  signal n_36_I_CMD_STATUS : STD_LOGIC;
  signal n_36_I_MSTR_SCC : STD_LOGIC;
  signal n_37_I_CMD_STATUS : STD_LOGIC;
  signal n_37_I_MSTR_SCC : STD_LOGIC;
  signal n_38_I_CMD_STATUS : STD_LOGIC;
  signal n_38_I_MSTR_SCC : STD_LOGIC;
  signal n_39_I_CMD_STATUS : STD_LOGIC;
  signal n_39_I_MSTR_SCC : STD_LOGIC;
  signal n_3_I_ADDR_CNTL : STD_LOGIC;
  signal n_40_I_CMD_STATUS : STD_LOGIC;
  signal n_41_I_CMD_STATUS : STD_LOGIC;
  signal n_42_I_CMD_STATUS : STD_LOGIC;
  signal n_43_I_CMD_STATUS : STD_LOGIC;
  signal n_4_I_ADDR_CNTL : STD_LOGIC;
  signal n_4_I_CMD_STATUS : STD_LOGIC;
  signal n_4_I_WR_DATA_CNTL : STD_LOGIC;
  signal n_4_I_WR_STATUS_CNTLR : STD_LOGIC;
  signal n_6_I_MSTR_SCC : STD_LOGIC;
  signal n_7_I_CMD_STATUS : STD_LOGIC;
  signal n_7_I_MSTR_SCC : STD_LOGIC;
  signal n_8_I_MSTR_SCC : STD_LOGIC;
  signal n_8_I_WR_DATA_CNTL : STD_LOGIC;
  signal n_9_I_MSTR_SCC : STD_LOGIC;
  signal n_9_I_WR_STATUS_CNTLR : STD_LOGIC;
  signal sig_addr2data_addr_posted : STD_LOGIC;
  signal sig_addr2wsc_cmd_fifo_empty : STD_LOGIC;
  signal sig_calc2dm_calc_err : STD_LOGIC;
  signal sig_cmd2mstr_cmd_valid : STD_LOGIC;
  signal sig_cmd_reg_empty : STD_LOGIC;
  signal sig_data2all_tlast_error : STD_LOGIC;
  signal sig_data2wsc_calc_err : STD_LOGIC;
  signal sig_data2wsc_cmd_cmplt : STD_LOGIC;
  signal sig_data2wsc_last_err : STD_LOGIC;
  signal \^sig_halt_reg\ : STD_LOGIC;
  signal \^sig_init_reg\ : STD_LOGIC;
  signal \^sig_init_reg2\ : STD_LOGIC;
  signal sig_mstr2data_cmd_valid : STD_LOGIC;
  signal sig_push_addr_reg1_out : STD_LOGIC;
  signal sig_push_to_wsc : STD_LOGIC;
  signal sig_s_h_halt_reg : STD_LOGIC;
  signal sig_stat2wsc_status_ready : STD_LOGIC;
  signal sig_wdc_status_going_full : STD_LOGIC;
  signal sig_wsc2stat_status : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal sig_wsc2stat_status_valid : STD_LOGIC;
begin
  sig_halt_reg <= \^sig_halt_reg\;
  sig_init_reg <= \^sig_init_reg\;
  sig_init_reg2 <= \^sig_init_reg2\;
I_ADDR_CNTL: entity work.\axi_cdma_0_axi_sg_addr_cntl__parameterized0\
    port map (
      I1 => n_2_I_MSTR_SCC,
      I2 => n_4_I_WR_DATA_CNTL,
      I3 => \^sig_halt_reg\,
      I4 => I1,
      I5(1) => n_38_I_MSTR_SCC,
      I5(0) => n_39_I_MSTR_SCC,
      O1 => n_3_I_ADDR_CNTL,
      O2 => n_4_I_ADDR_CNTL,
      Q(31) => n_6_I_MSTR_SCC,
      Q(30) => n_7_I_MSTR_SCC,
      Q(29) => n_8_I_MSTR_SCC,
      Q(28) => n_9_I_MSTR_SCC,
      Q(27) => n_10_I_MSTR_SCC,
      Q(26) => n_11_I_MSTR_SCC,
      Q(25) => n_12_I_MSTR_SCC,
      Q(24) => n_13_I_MSTR_SCC,
      Q(23) => n_14_I_MSTR_SCC,
      Q(22) => n_15_I_MSTR_SCC,
      Q(21) => n_16_I_MSTR_SCC,
      Q(20) => n_17_I_MSTR_SCC,
      Q(19) => n_18_I_MSTR_SCC,
      Q(18) => n_19_I_MSTR_SCC,
      Q(17) => n_20_I_MSTR_SCC,
      Q(16) => n_21_I_MSTR_SCC,
      Q(15) => n_22_I_MSTR_SCC,
      Q(14) => n_23_I_MSTR_SCC,
      Q(13) => n_24_I_MSTR_SCC,
      Q(12) => n_25_I_MSTR_SCC,
      Q(11) => n_26_I_MSTR_SCC,
      Q(10) => n_27_I_MSTR_SCC,
      Q(9) => n_28_I_MSTR_SCC,
      Q(8) => n_29_I_MSTR_SCC,
      Q(7) => n_30_I_MSTR_SCC,
      Q(6) => n_31_I_MSTR_SCC,
      Q(5) => n_32_I_MSTR_SCC,
      Q(4) => n_33_I_MSTR_SCC,
      Q(3) => n_34_I_MSTR_SCC,
      Q(2) => n_35_I_MSTR_SCC,
      Q(1) => n_36_I_MSTR_SCC,
      Q(0) => n_37_I_MSTR_SCC,
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      m_axi_sg_awaddr(31 downto 0) => m_axi_sg_awaddr(31 downto 0),
      m_axi_sg_awburst(1 downto 0) => m_axi_sg_awburst(1 downto 0),
      m_axi_sg_awlen(7 downto 0) => m_axi_sg_awlen(7 downto 0),
      m_axi_sg_awready => m_axi_sg_awready,
      m_axi_sg_awsize(2 downto 0) => m_axi_sg_awsize(2 downto 0),
      m_axi_sg_awvalid => m_axi_sg_awvalid,
      sig_addr2data_addr_posted => sig_addr2data_addr_posted,
      sig_addr2wsc_cmd_fifo_empty => sig_addr2wsc_cmd_fifo_empty,
      sig_calc2dm_calc_err => sig_calc2dm_calc_err,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_reg_empty => sig_cmd_reg_empty,
      sig_data2all_tlast_error => sig_data2all_tlast_error,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out
    );
I_CMD_STATUS: entity work.axi_cdma_0_axi_sg_cmd_status
    port map (
      D(3) => n_0_I_WR_STATUS_CNTLR,
      D(2 downto 0) => sig_wsc2stat_status(6 downto 4),
      I1 => n_4_I_ADDR_CNTL,
      I2 => I1,
      I3 => n_3_I_ADDR_CNTL,
      I4 => n_1_I_MSTR_SCC,
      I5(27 downto 0) => I3(27 downto 0),
      O1 => \^sig_init_reg\,
      O2 => \^sig_init_reg2\,
      O3 => O1,
      O4 => n_4_I_CMD_STATUS,
      O5 => O2,
      O6 => n_7_I_CMD_STATUS,
      Q(32) => n_11_I_CMD_STATUS,
      Q(31) => n_12_I_CMD_STATUS,
      Q(30) => n_13_I_CMD_STATUS,
      Q(29) => n_14_I_CMD_STATUS,
      Q(28) => n_15_I_CMD_STATUS,
      Q(27) => n_16_I_CMD_STATUS,
      Q(26) => n_17_I_CMD_STATUS,
      Q(25) => n_18_I_CMD_STATUS,
      Q(24) => n_19_I_CMD_STATUS,
      Q(23) => n_20_I_CMD_STATUS,
      Q(22) => n_21_I_CMD_STATUS,
      Q(21) => n_22_I_CMD_STATUS,
      Q(20) => n_23_I_CMD_STATUS,
      Q(19) => n_24_I_CMD_STATUS,
      Q(18) => n_25_I_CMD_STATUS,
      Q(17) => n_26_I_CMD_STATUS,
      Q(16) => n_27_I_CMD_STATUS,
      Q(15) => n_28_I_CMD_STATUS,
      Q(14) => n_29_I_CMD_STATUS,
      Q(13) => n_30_I_CMD_STATUS,
      Q(12) => n_31_I_CMD_STATUS,
      Q(11) => n_32_I_CMD_STATUS,
      Q(10) => n_33_I_CMD_STATUS,
      Q(9) => n_34_I_CMD_STATUS,
      Q(8) => n_35_I_CMD_STATUS,
      Q(7) => n_36_I_CMD_STATUS,
      Q(6) => n_37_I_CMD_STATUS,
      Q(5) => n_38_I_CMD_STATUS,
      Q(4) => n_39_I_CMD_STATUS,
      Q(3) => n_40_I_CMD_STATUS,
      Q(2) => n_41_I_CMD_STATUS,
      Q(1) => n_42_I_CMD_STATUS,
      Q(0) => n_43_I_CMD_STATUS,
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      p_16_out => p_16_out,
      p_18_out => p_18_out,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_reg_empty => sig_cmd_reg_empty,
      sig_rst2sg_resetn => sig_rst2sg_resetn,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid,
      updt_decerr_i => updt_decerr_i,
      updt_interr_i => updt_interr_i,
      updt_slverr_i => updt_slverr_i
    );
I_MSTR_SCC: entity work.axi_cdma_0_axi_sg_scc_wr
    port map (
      I1 => n_7_I_CMD_STATUS,
      I2 => n_4_I_CMD_STATUS,
      I3 => \^sig_halt_reg\,
      I4(0) => SR(0),
      I5 => I1,
      I6(32) => n_11_I_CMD_STATUS,
      I6(31) => n_12_I_CMD_STATUS,
      I6(30) => n_13_I_CMD_STATUS,
      I6(29) => n_14_I_CMD_STATUS,
      I6(28) => n_15_I_CMD_STATUS,
      I6(27) => n_16_I_CMD_STATUS,
      I6(26) => n_17_I_CMD_STATUS,
      I6(25) => n_18_I_CMD_STATUS,
      I6(24) => n_19_I_CMD_STATUS,
      I6(23) => n_20_I_CMD_STATUS,
      I6(22) => n_21_I_CMD_STATUS,
      I6(21) => n_22_I_CMD_STATUS,
      I6(20) => n_23_I_CMD_STATUS,
      I6(19) => n_24_I_CMD_STATUS,
      I6(18) => n_25_I_CMD_STATUS,
      I6(17) => n_26_I_CMD_STATUS,
      I6(16) => n_27_I_CMD_STATUS,
      I6(15) => n_28_I_CMD_STATUS,
      I6(14) => n_29_I_CMD_STATUS,
      I6(13) => n_30_I_CMD_STATUS,
      I6(12) => n_31_I_CMD_STATUS,
      I6(11) => n_32_I_CMD_STATUS,
      I6(10) => n_33_I_CMD_STATUS,
      I6(9) => n_34_I_CMD_STATUS,
      I6(8) => n_35_I_CMD_STATUS,
      I6(7) => n_36_I_CMD_STATUS,
      I6(6) => n_37_I_CMD_STATUS,
      I6(5) => n_38_I_CMD_STATUS,
      I6(4) => n_39_I_CMD_STATUS,
      I6(3) => n_40_I_CMD_STATUS,
      I6(2) => n_41_I_CMD_STATUS,
      I6(1) => n_42_I_CMD_STATUS,
      I6(0) => n_43_I_CMD_STATUS,
      O1 => n_1_I_MSTR_SCC,
      O2 => n_2_I_MSTR_SCC,
      O3(1) => n_38_I_MSTR_SCC,
      O3(0) => n_39_I_MSTR_SCC,
      Q(31) => n_6_I_MSTR_SCC,
      Q(30) => n_7_I_MSTR_SCC,
      Q(29) => n_8_I_MSTR_SCC,
      Q(28) => n_9_I_MSTR_SCC,
      Q(27) => n_10_I_MSTR_SCC,
      Q(26) => n_11_I_MSTR_SCC,
      Q(25) => n_12_I_MSTR_SCC,
      Q(24) => n_13_I_MSTR_SCC,
      Q(23) => n_14_I_MSTR_SCC,
      Q(22) => n_15_I_MSTR_SCC,
      Q(21) => n_16_I_MSTR_SCC,
      Q(20) => n_17_I_MSTR_SCC,
      Q(19) => n_18_I_MSTR_SCC,
      Q(18) => n_19_I_MSTR_SCC,
      Q(17) => n_20_I_MSTR_SCC,
      Q(16) => n_21_I_MSTR_SCC,
      Q(15) => n_22_I_MSTR_SCC,
      Q(14) => n_23_I_MSTR_SCC,
      Q(13) => n_24_I_MSTR_SCC,
      Q(12) => n_25_I_MSTR_SCC,
      Q(11) => n_26_I_MSTR_SCC,
      Q(10) => n_27_I_MSTR_SCC,
      Q(9) => n_28_I_MSTR_SCC,
      Q(8) => n_29_I_MSTR_SCC,
      Q(7) => n_30_I_MSTR_SCC,
      Q(6) => n_31_I_MSTR_SCC,
      Q(5) => n_32_I_MSTR_SCC,
      Q(4) => n_33_I_MSTR_SCC,
      Q(3) => n_34_I_MSTR_SCC,
      Q(2) => n_35_I_MSTR_SCC,
      Q(1) => n_36_I_MSTR_SCC,
      Q(0) => n_37_I_MSTR_SCC,
      SR(0) => n_8_I_WR_DATA_CNTL,
      m_axi_aclk => m_axi_aclk,
      sig_addr2wsc_cmd_fifo_empty => sig_addr2wsc_cmd_fifo_empty,
      sig_calc2dm_calc_err => sig_calc2dm_calc_err,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_reg_empty => sig_cmd_reg_empty,
      sig_data2all_tlast_error => sig_data2all_tlast_error,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out
    );
I_RESET: entity work.axi_cdma_0_axi_sg_reset
    port map (
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      sig_s_h_halt_reg => sig_s_h_halt_reg
    );
I_WR_DATA_CNTL: entity work.axi_cdma_0_axi_sg_wrdata_cntl
    port map (
      I1 => I1,
      I2 => \^sig_halt_reg\,
      I3 => n_9_I_WR_STATUS_CNTLR,
      I4 => I2,
      I5 => n_4_I_WR_STATUS_CNTLR,
      O1 => n_4_I_WR_DATA_CNTL,
      O2(0) => n_8_I_WR_DATA_CNTL,
      O3 => O3,
      O4 => O4,
      SR(0) => SR(0),
      follower_full_mm2s => follower_full_mm2s,
      \in\(2) => sig_data2wsc_calc_err,
      \in\(1) => sig_data2wsc_last_err,
      \in\(0) => sig_data2wsc_cmd_cmplt,
      m_axi_aclk => m_axi_aclk,
      m_axi_sg_wlast => m_axi_sg_wlast,
      m_axi_sg_wready => m_axi_sg_wready,
      m_axi_sg_wvalid => m_axi_sg_wvalid,
      p_2_in => p_2_in,
      p_36_out => p_36_out,
      p_3_in => p_3_in,
      sig_addr2data_addr_posted => sig_addr2data_addr_posted,
      sig_addr2wsc_cmd_fifo_empty => sig_addr2wsc_cmd_fifo_empty,
      sig_calc2dm_calc_err => sig_calc2dm_calc_err,
      sig_data2all_tlast_error => sig_data2all_tlast_error,
      sig_inhibit_rdy_n => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_rst2sg_resetn => sig_rst2sg_resetn,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wr_fifo => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_wr_fifo\,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
I_WR_STATUS_CNTLR: entity work.axi_cdma_0_axi_sg_wr_status_cntl
    port map (
      D(3) => n_0_I_WR_STATUS_CNTLR,
      D(2 downto 0) => sig_wsc2stat_status(6 downto 4),
      I1 => I1,
      O1 => n_4_I_WR_STATUS_CNTLR,
      O2 => \^sig_halt_reg\,
      O3 => n_9_I_WR_STATUS_CNTLR,
      SR(0) => SR(0),
      \in\(2) => sig_data2wsc_calc_err,
      \in\(1) => sig_data2wsc_last_err,
      \in\(0) => sig_data2wsc_cmd_cmplt,
      m_axi_aclk => m_axi_aclk,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      sig_inhibit_rdy_n => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\,
      sig_init_reg => \^sig_init_reg\,
      sig_init_reg2 => \^sig_init_reg2\,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_s_h_halt_reg => sig_s_h_halt_reg,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wr_fifo => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_wr_fifo\,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_cdma_0_axi_datamover is
  port (
    m_axi_wvalid : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    m_axi_wlast : out STD_LOGIC;
    sig_dm_mm2s_err : out STD_LOGIC;
    p_0_out : out STD_LOGIC;
    sig_rst2all_stop_request : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    sig_dm_s2mm_halt_cmplt : out STD_LOGIC;
    sig_dm_mm2s_halt_cmplt : out STD_LOGIC;
    sig_data2all_tlast_error : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_mm2s2cntl_sts_tvalid : out STD_LOGIC;
    sig_sm_state_ns1 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    sig_dm_mm2s_sts_tvalid : out STD_LOGIC;
    O4 : out STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    sig_dm_s2mm_sts_tvalid : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    O5 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O6 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_rst2dm_resetn : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_sgcntl2rst_halt_cmplt : in STD_LOGIC;
    sig_cntlr2rst_halt_cmplt : in STD_LOGIC;
    sig_rst2s2mm_halt : in STD_LOGIC;
    sig_halt_request0 : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cdma_tvect_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_reg2cntlr_sg_mode : in STD_LOGIC;
    sig_fetch_update_empty : in STD_LOGIC;
    sig_sg2sgcntlr_ftch_desc_available : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sgcntl2s2mm_halt : in STD_LOGIC;
    sig_cntl2mm2s_sts_tready : in STD_LOGIC;
    sig_mm2s_interr : in STD_LOGIC;
    sig_s2mm_interr : in STD_LOGIC;
    sig_cntl2s2mm_cmd_tvalid : in STD_LOGIC;
    sig_sgcntl2mm2s_cmd_tvalid : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    sig_sgcntl2s2mm_cmd_tvalid : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cntl2s2mm_sts_tready : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 60 downto 0 );
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC_VECTOR ( 60 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0_axi_datamover : entity is "axi_datamover";
end axi_cdma_0_axi_datamover;

architecture STRUCTURE of axi_cdma_0_axi_datamover is
  signal \I_WR_DATA_CNTL/sig_halt_reg\ : STD_LOGIC;
  signal \I_WR_DATA_CNTL/sig_next_eof_reg\ : STD_LOGIC;
  signal \I_WR_DATA_CNTL/sig_next_last_strb_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \n_10_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\ : STD_LOGIC;
  signal \n_11_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\ : STD_LOGIC;
  signal \n_11_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\ : STD_LOGIC;
  signal \n_12_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\ : STD_LOGIC;
  signal \n_12_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\ : STD_LOGIC;
  signal \n_13_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\ : STD_LOGIC;
  signal \n_15_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\ : STD_LOGIC;
  signal \n_4_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\ : STD_LOGIC;
  signal sig_data2addr_stop_req : STD_LOGIC;
  signal \^sig_data2all_tlast_error\ : STD_LOGIC;
  signal \^sig_dm_mm2s_err\ : STD_LOGIC;
  signal \^sig_dm_mm2s_halt_cmplt\ : STD_LOGIC;
  signal sig_dm_s2mm_cmd_tready : STD_LOGIC;
  signal sig_s2mm2cntl_sts_tvalid : STD_LOGIC;
begin
  sig_data2all_tlast_error <= \^sig_data2all_tlast_error\;
  sig_dm_mm2s_err <= \^sig_dm_mm2s_err\;
  sig_dm_mm2s_halt_cmplt <= \^sig_dm_mm2s_halt_cmplt\;
\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\: entity work.axi_cdma_0_axi_datamover_mm2s_full_wrap
    port map (
      D(0) => D(0),
      E(0) => E(0),
      I1 => I1,
      I2 => \n_13_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      I3 => \n_12_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      I4 => \^sig_data2all_tlast_error\,
      I5 => \n_15_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      I6 => \n_11_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      I7(3 downto 0) => \I_WR_DATA_CNTL/sig_next_last_strb_reg\(3 downto 0),
      I8 => I4,
      I9(60 downto 0) => I5(60 downto 0),
      O1 => \n_4_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\,
      O2 => sig_dm_mm2s_sts_tvalid,
      O3 => O3,
      O4 => \n_10_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\,
      O5 => \n_11_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\,
      O6 => \n_12_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\,
      O7(6 downto 0) => O5(6 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      cdma_tvect_out(0) => cdma_tvect_out(0),
      \in\(0) => \^sig_dm_mm2s_err\,
      m_axi_aclk => m_axi_aclk,
      m_axi_araddr(31 downto 0) => m_axi_araddr(31 downto 0),
      m_axi_arburst(1 downto 0) => m_axi_arburst(1 downto 0),
      m_axi_arlen(7 downto 0) => m_axi_arlen(7 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arsize(2 downto 0) => m_axi_arsize(2 downto 0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      sig_cntl2mm2s_sts_tready => sig_cntl2mm2s_sts_tready,
      sig_cntl2s2mm_cmd_tvalid => sig_cntl2s2mm_cmd_tvalid,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_dm_mm2s_halt_cmplt => \^sig_dm_mm2s_halt_cmplt\,
      sig_dm_s2mm_cmd_tready => sig_dm_s2mm_cmd_tready,
      sig_fetch_update_empty => sig_fetch_update_empty,
      sig_halt_reg => \I_WR_DATA_CNTL/sig_halt_reg\,
      sig_mm2s2cntl_sts_tvalid => sig_mm2s2cntl_sts_tvalid,
      sig_next_eof_reg => \I_WR_DATA_CNTL/sig_next_eof_reg\,
      sig_reg2cntlr_sg_mode => sig_reg2cntlr_sg_mode,
      sig_rst2all_stop_request => sig_rst2all_stop_request,
      sig_rst2dm_resetn => sig_rst2dm_resetn,
      sig_s2mm2cntl_sts_tvalid => sig_s2mm2cntl_sts_tvalid,
      sig_sg2sgcntlr_ftch_desc_available => sig_sg2sgcntlr_ftch_desc_available,
      sig_sgcntl2mm2s_cmd_tvalid => sig_sgcntl2mm2s_cmd_tvalid,
      sig_sgcntl2s2mm_halt => sig_sgcntl2s2mm_halt,
      sig_sm_state_ns1 => sig_sm_state_ns1
    );
\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\: entity work.axi_cdma_0_axi_datamover_s2mm_full_wrap
    port map (
      I1 => \n_4_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\,
      I2 => I2,
      I3 => \n_12_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\,
      I4 => \n_10_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\,
      I5 => \n_11_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\,
      I6(0) => I3(0),
      I7 => I6,
      I8(60 downto 0) => I7(60 downto 0),
      O1 => O1,
      O10(6 downto 0) => O6(6 downto 0),
      O2 => O2,
      O3 => \^sig_data2all_tlast_error\,
      O4 => \n_11_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      O5 => \n_12_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      O6 => \n_13_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      O7 => O4,
      O8 => \n_15_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      O9 => sig_dm_s2mm_sts_tvalid,
      Q(3 downto 0) => \I_WR_DATA_CNTL/sig_next_last_strb_reg\(3 downto 0),
      \in\(0) => p_0_out,
      m_axi_aclk => m_axi_aclk,
      m_axi_awaddr(31 downto 0) => m_axi_awaddr(31 downto 0),
      m_axi_awburst(1 downto 0) => m_axi_awburst(1 downto 0),
      m_axi_awlen(7 downto 0) => m_axi_awlen(7 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awsize(2 downto 0) => m_axi_awsize(2 downto 0),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_wdata(31 downto 0) => m_axi_wdata(31 downto 0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(3 downto 0) => m_axi_wstrb(3 downto 0),
      m_axi_wvalid => m_axi_wvalid,
      sig_cntl2s2mm_cmd_tvalid => sig_cntl2s2mm_cmd_tvalid,
      sig_cntl2s2mm_sts_tready => sig_cntl2s2mm_sts_tready,
      sig_cntlr2rst_halt_cmplt => sig_cntlr2rst_halt_cmplt,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_dm_mm2s_err => \^sig_dm_mm2s_err\,
      sig_dm_mm2s_halt_cmplt => \^sig_dm_mm2s_halt_cmplt\,
      sig_dm_s2mm_cmd_tready => sig_dm_s2mm_cmd_tready,
      sig_dm_s2mm_halt_cmplt => sig_dm_s2mm_halt_cmplt,
      sig_halt_reg => \I_WR_DATA_CNTL/sig_halt_reg\,
      sig_halt_request0 => sig_halt_request0,
      sig_mm2s_interr => sig_mm2s_interr,
      sig_next_eof_reg => \I_WR_DATA_CNTL/sig_next_eof_reg\,
      sig_reg2cntlr_sg_mode => sig_reg2cntlr_sg_mode,
      sig_rst2dm_resetn => sig_rst2dm_resetn,
      sig_rst2s2mm_halt => sig_rst2s2mm_halt,
      sig_s2mm2cntl_sts_tvalid => sig_s2mm2cntl_sts_tvalid,
      sig_s2mm_interr => sig_s2mm_interr,
      sig_sgcntl2rst_halt_cmplt => sig_sgcntl2rst_halt_cmplt,
      sig_sgcntl2s2mm_cmd_tvalid => sig_sgcntl2s2mm_cmd_tvalid,
      sig_sgcntl2s2mm_halt => sig_sgcntl2s2mm_halt
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_cdma_0_axi_sg_datamover is
  port (
    O1 : out STD_LOGIC;
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_rready : out STD_LOGIC;
    m_axi_sg_awvalid : out STD_LOGIC;
    s_axis_ftch_cmd_tready : out STD_LOGIC;
    s_axis_updt_cmd_tready : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    m_axi_sg_wvalid : out STD_LOGIC;
    O5 : out STD_LOGIC;
    ftch_decerr_i : out STD_LOGIC;
    ftch_interr_i : out STD_LOGIC;
    ftch_slverr_i : out STD_LOGIC;
    m_axi_sg_bready : out STD_LOGIC;
    m_axi_sg_wlast : out STD_LOGIC;
    updt_decerr_i : out STD_LOGIC;
    updt_interr_i : out STD_LOGIC;
    updt_slverr_i : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_rst2dm_resetn : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    s_axis_ftch_cmd_tvalid : in STD_LOGIC;
    p_16_out : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    p_18_out : in STD_LOGIC;
    sig_rst2sg_resetn : in STD_LOGIC;
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_36_out : in STD_LOGIC;
    follower_full_mm2s : in STD_LOGIC;
    m_axi_sg_arready : in STD_LOGIC;
    m_axi_sg_awready : in STD_LOGIC;
    m_axi_sg_rlast : in STD_LOGIC;
    I1 : in STD_LOGIC;
    m_axi_sg_wready : in STD_LOGIC;
    p_3_in : in STD_LOGIC;
    p_2_in : in STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    ch1_ftch_active : in STD_LOGIC;
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 25 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0_axi_sg_datamover : entity is "axi_sg_datamover";
end axi_cdma_0_axi_sg_datamover;

architecture STRUCTURE of axi_cdma_0_axi_sg_datamover is
  signal \I_WR_DATA_CNTL/sig_halt_reg\ : STD_LOGIC;
  signal \I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg\ : STD_LOGIC;
  signal \I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal sig_stream_rst : STD_LOGIC;
begin
  O1 <= \^o1\;
\GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER\: entity work.axi_cdma_0_axi_sg_mm2s_basic_wrap
    port map (
      D(0) => D(0),
      I1(26 downto 1) => I2(25 downto 0),
      I1(0) => ch1_ftch_active,
      O1 => \^o1\,
      O5 => O5,
      ftch_decerr_i => ftch_decerr_i,
      ftch_interr_i => ftch_interr_i,
      ftch_slverr_i => ftch_slverr_i,
      m_axi_aclk => m_axi_aclk,
      m_axi_sg_araddr(31 downto 0) => m_axi_sg_araddr(31 downto 0),
      m_axi_sg_arburst(1 downto 0) => m_axi_sg_arburst(1 downto 0),
      m_axi_sg_arlen(7 downto 0) => m_axi_sg_arlen(7 downto 0),
      m_axi_sg_arready => m_axi_sg_arready,
      m_axi_sg_arsize(2 downto 0) => m_axi_sg_arsize(2 downto 0),
      m_axi_sg_arvalid => m_axi_sg_arvalid,
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rready => m_axi_sg_rready,
      m_axi_sg_rresp(1 downto 0) => m_axi_sg_rresp(1 downto 0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      p_16_out => p_16_out,
      s_axis_ftch_cmd_tready => s_axis_ftch_cmd_tready,
      s_axis_ftch_cmd_tvalid => s_axis_ftch_cmd_tvalid,
      sig_halt_reg => \I_WR_DATA_CNTL/sig_halt_reg\,
      sig_init_reg => \I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg\,
      sig_init_reg2 => \I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2\,
      sig_rst2dm_resetn => sig_rst2dm_resetn,
      sig_stream_rst => sig_stream_rst
    );
\GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER\: entity work.axi_cdma_0_axi_sg_s2mm_basic_wrap
    port map (
      I1 => \^o1\,
      I2 => I1,
      I3(27 downto 0) => I3(27 downto 0),
      O1 => s_axis_updt_cmd_tready,
      O2 => O2,
      O3 => O3,
      O4 => O4,
      SR(0) => sig_stream_rst,
      follower_full_mm2s => follower_full_mm2s,
      m_axi_aclk => m_axi_aclk,
      m_axi_sg_awaddr(31 downto 0) => m_axi_sg_awaddr(31 downto 0),
      m_axi_sg_awburst(1 downto 0) => m_axi_sg_awburst(1 downto 0),
      m_axi_sg_awlen(7 downto 0) => m_axi_sg_awlen(7 downto 0),
      m_axi_sg_awready => m_axi_sg_awready,
      m_axi_sg_awsize(2 downto 0) => m_axi_sg_awsize(2 downto 0),
      m_axi_sg_awvalid => m_axi_sg_awvalid,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      m_axi_sg_wlast => m_axi_sg_wlast,
      m_axi_sg_wready => m_axi_sg_wready,
      m_axi_sg_wvalid => m_axi_sg_wvalid,
      p_16_out => p_16_out,
      p_18_out => p_18_out,
      p_2_in => p_2_in,
      p_36_out => p_36_out,
      p_3_in => p_3_in,
      sig_halt_reg => \I_WR_DATA_CNTL/sig_halt_reg\,
      sig_init_reg => \I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg\,
      sig_init_reg2 => \I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2\,
      sig_rst2sg_resetn => sig_rst2sg_resetn,
      updt_decerr_i => updt_decerr_i,
      updt_interr_i => updt_interr_i,
      updt_slverr_i => updt_slverr_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_cdma_0_axi_sg is
  port (
    O1 : out STD_LOGIC;
    ch1_active_i : out STD_LOGIC;
    ch2_stale_descriptor : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 22 downto 0 );
    O2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_ftch1_tdata_new : out STD_LOGIC_VECTOR ( 118 downto 0 );
    sig_sg2sgcntlr_ftch_desc_available : out STD_LOGIC;
    in0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC;
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_rready : out STD_LOGIC;
    m_axi_sg_awvalid : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC;
    cdma_tvect_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    sig_sg2sgcntlr_ftch_idle : out STD_LOGIC;
    sig_sg2sgcntlr_updt_idle : out STD_LOGIC;
    ch1_delay_cnt_en : out STD_LOGIC;
    ptr_queue_full : out STD_LOGIC;
    sts_queue_full : out STD_LOGIC;
    O5 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_wvalid : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 25 downto 0 );
    sig_do_shutdown : out STD_LOGIC;
    m_axi_sg_bready : out STD_LOGIC;
    m_axi_sg_wlast : out STD_LOGIC;
    O6 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sg_ftch_error0 : out STD_LOGIC;
    sig_pulse_trigger : out STD_LOGIC;
    m_axi_sg_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_rst2sg_resetn : in STD_LOGIC;
    sig_sgcntlr2sg_desc_flush : in STD_LOGIC;
    ch1_ftch_active : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_rlast : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    data_concat : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sgcntl2sg_ftch_tready : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    sig_rst2dm_resetn : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_11_out : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    O23 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_reg2sg_tailpntr_updated : in STD_LOGIC;
    I7 : in STD_LOGIC;
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_sgcntl2sg_updptr_tlast : in STD_LOGIC;
    cyclic_enable : in STD_LOGIC;
    sig_sgcntl2sg_updsts_tvalid : in STD_LOGIC;
    I8 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arready : in STD_LOGIC;
    m_axi_sg_awready : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    sg_updt_error : in STD_LOGIC;
    sg_ftch_error : in STD_LOGIC;
    sig_sgcntlr2reg_new_curdesc_wren : in STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 25 downto 0 );
    sig_rst2s2mm_halt : in STD_LOGIC;
    m_axi_sg_wready : in STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    I9 : in STD_LOGIC;
    sig_reg2sg_irqthresh_wren : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    O18 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sig_to_edge_detect_reg : in STD_LOGIC;
    O17 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I21 : in STD_LOGIC_VECTOR ( 27 downto 0 );
    I22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I23 : in STD_LOGIC_VECTOR ( 32 downto 0 );
    I24 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0_axi_sg : entity is "axi_sg";
end axi_cdma_0_axi_sg;

architecture STRUCTURE of axi_cdma_0_axi_sg is
  signal \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_empty_mm2s\ : STD_LOGIC;
  signal \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_mm2s\ : STD_LOGIC;
  signal \GEN_QUEUE.I_UPDT_DESC_QUEUE/in00\ : STD_LOGIC;
  signal \GEN_QUEUE.I_UPDT_DESC_QUEUE/in005_out\ : STD_LOGIC;
  signal \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_0_in4_in\ : STD_LOGIC;
  signal \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_2_in\ : STD_LOGIC;
  signal \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_3_in\ : STD_LOGIC;
  signal \GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr_queue_empty\ : STD_LOGIC;
  signal \I_FTCH_CMDSTS_IF/ftch_decerr_i\ : STD_LOGIC;
  signal \I_FTCH_CMDSTS_IF/ftch_interr_i\ : STD_LOGIC;
  signal \I_FTCH_CMDSTS_IF/ftch_slverr_i\ : STD_LOGIC;
  signal \I_UPDT_CMDSTS_IF/updt_decerr_i\ : STD_LOGIC;
  signal \I_UPDT_CMDSTS_IF/updt_interr_i\ : STD_LOGIC;
  signal \I_UPDT_CMDSTS_IF/updt_slverr_i\ : STD_LOGIC;
  signal L : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \^o1\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^cdma_tvect_out\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ch1_ftch_queue_empty : STD_LOGIC;
  signal ch1_nxtdesc_wren : STD_LOGIC;
  signal ch1_sg_idle : STD_LOGIC;
  signal ch2_ftch_active : STD_LOGIC;
  signal ftch_cmnd_data : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal ftch_cmnd_wr : STD_LOGIC;
  signal ftch_error_addr_reg : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal ftch_stale_desc : STD_LOGIC;
  signal \n_0_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal n_10_I_SG_AXI_DATAMOVER : STD_LOGIC;
  signal \n_11_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_12_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_13_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_14_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal n_156_I_SG_FETCH_QUEUE : STD_LOGIC;
  signal \n_15_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_16_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_17_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal n_183_I_SG_FETCH_QUEUE : STD_LOGIC;
  signal \n_18_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_18_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_19_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_19_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_20_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_20_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_21_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_21_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_22_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_22_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_23_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_23_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_24_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_24_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_25_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_25_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_26_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_26_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_27_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_27_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_28_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_28_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_29_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_29_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_30_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_30_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_31_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_31_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_32_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_32_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_33_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_33_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_34_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_34_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_35_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_35_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_36_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_36_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_37_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_37_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_38_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_38_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_39_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_39_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_40_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_40_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_41_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_41_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_42_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\ : STD_LOGIC;
  signal \n_42_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal \n_43_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\ : STD_LOGIC;
  signal n_66_I_SG_FETCH_MNGR : STD_LOGIC;
  signal n_6_I_SG_AXI_DATAMOVER : STD_LOGIC;
  signal n_7_I_SG_AXI_DATAMOVER : STD_LOGIC;
  signal n_8_I_SG_AXI_DATAMOVER : STD_LOGIC;
  signal n_94_I_SG_FETCH_MNGR : STD_LOGIC;
  signal nxtdesc : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_10_out : STD_LOGIC;
  signal p_11_out_0 : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal p_16_out : STD_LOGIC;
  signal p_18_out : STD_LOGIC;
  signal p_36_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal p_9_out : STD_LOGIC;
  signal s_axis_ftch_cmd_tready : STD_LOGIC;
  signal s_axis_ftch_cmd_tvalid : STD_LOGIC;
  signal s_axis_updt_cmd_tdata : STD_LOGIC_VECTOR ( 63 downto 36 );
  signal s_axis_updt_cmd_tready : STD_LOGIC;
  signal sig_sg2reg_ftch_error_addr : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal sig_sg2sgcntlr_updt_ioc_irq_set : STD_LOGIC;
begin
  O1 <= \^o1\;
  O4 <= \^o4\;
  cdma_tvect_out(11 downto 0) <= \^cdma_tvect_out\(11 downto 0);
\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\: entity work.axi_cdma_0_axi_sg_updt_mngr
    port map (
      E(0) => p_14_out,
      I1 => n_6_I_SG_AXI_DATAMOVER,
      I10 => n_94_I_SG_FETCH_MNGR,
      I11(3) => \n_18_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I11(2) => \n_19_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I11(1) => \n_20_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I11(0) => \n_21_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I12(3) => \n_22_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I12(2) => \n_23_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I12(1) => \n_24_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I12(0) => \n_25_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I13(3) => \n_26_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I13(2) => \n_27_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I13(1) => \n_28_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I13(0) => \n_29_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I14(3) => \n_30_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I14(2) => \n_31_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I14(1) => \n_32_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I14(0) => \n_33_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I15(3) => \n_34_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I15(2) => \n_35_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I15(1) => \n_36_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I15(0) => \n_37_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I16(3) => \n_38_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I16(2) => \n_39_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I16(1) => \n_40_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I16(0) => \n_41_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I17 => I17,
      I18 => I18,
      I19 => I19,
      I2 => \n_43_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I3 => \n_11_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I4 => \^cdma_tvect_out\(1),
      I5 => \^o1\,
      I6 => \^o4\,
      I7 => \^cdma_tvect_out\(2),
      I8 => \^cdma_tvect_out\(3),
      I9 => \^cdma_tvect_out\(4),
      L(0) => L(4),
      O1 => \n_0_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O10 => \n_17_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O11 => \n_18_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O12 => \n_19_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O13 => \n_20_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O14 => \n_21_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O15 => \n_22_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O16 => \n_23_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O17 => \n_24_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O18 => \n_25_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O19 => \n_26_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O2 => \^cdma_tvect_out\(5),
      O20 => \n_27_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O21 => \n_28_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O22 => \n_29_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O23 => \n_30_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O24 => \n_31_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O25 => \n_32_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O26 => \n_33_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O27 => \n_34_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O28 => \n_35_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O29 => \n_36_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O3 => \^cdma_tvect_out\(9),
      O30 => \n_37_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O31 => \n_38_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O32 => \n_39_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O33 => \n_40_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O34 => \n_41_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O35 => \n_42_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O36 => O7,
      O37 => O8,
      O38 => O9,
      O39(27 downto 0) => s_axis_updt_cmd_tdata(63 downto 36),
      O4 => \^cdma_tvect_out\(10),
      O5 => \^cdma_tvect_out\(11),
      O6(0) => \n_12_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      O7 => \^cdma_tvect_out\(6),
      O8 => \^cdma_tvect_out\(7),
      O9 => \^cdma_tvect_out\(8),
      Q(25 downto 0) => ftch_error_addr_reg(31 downto 6),
      S(3) => \n_13_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      S(2) => \n_14_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      S(1) => \n_15_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      S(0) => \n_16_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      SR(0) => SR(0),
      follower_empty_mm2s => \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_empty_mm2s\,
      follower_full_mm2s => \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_mm2s\,
      in00 => \GEN_QUEUE.I_UPDT_DESC_QUEUE/in00\,
      in005_out => \GEN_QUEUE.I_UPDT_DESC_QUEUE/in005_out\,
      m_axi_aclk => m_axi_aclk,
      \out\(0) => \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_0_in4_in\,
      p_10_out => p_10_out,
      p_11_out_0 => p_11_out_0,
      p_18_out => p_18_out,
      p_36_out => p_36_out,
      p_8_out => p_8_out,
      p_9_out => p_9_out,
      ptr_queue_empty => \GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr_queue_empty\,
      s_axis_updt_cmd_tready => s_axis_updt_cmd_tready,
      sig_do_shutdown => sig_do_shutdown,
      sig_pulse_trigger => sig_pulse_trigger,
      sig_reg2sg_irqthresh_wren => sig_reg2sg_irqthresh_wren,
      sig_rst2s2mm_halt => sig_rst2s2mm_halt,
      sig_rst2sg_resetn => sig_rst2sg_resetn,
      sig_sg2reg_ftch_error_addr(25 downto 0) => sig_sg2reg_ftch_error_addr(31 downto 6),
      sig_sg2sgcntlr_updt_idle => sig_sg2sgcntlr_updt_idle,
      sig_sg2sgcntlr_updt_ioc_irq_set => sig_sg2sgcntlr_updt_ioc_irq_set,
      sig_to_edge_detect_reg => sig_to_edge_detect_reg,
      updt_decerr_i => \I_UPDT_CMDSTS_IF/updt_decerr_i\,
      updt_interr_i => \I_UPDT_CMDSTS_IF/updt_interr_i\,
      updt_slverr_i => \I_UPDT_CMDSTS_IF/updt_slverr_i\
    );
\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\: entity work.axi_cdma_0_axi_sg_updt_q_mngr
    port map (
      E(0) => p_14_out,
      I1 => n_7_I_SG_AXI_DATAMOVER,
      I11(3) => \n_18_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I11(2) => \n_19_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I11(1) => \n_20_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I11(0) => \n_21_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I12(3) => \n_22_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I12(2) => \n_23_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I12(1) => \n_24_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I12(0) => \n_25_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I13(3) => \n_26_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I13(2) => \n_27_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I13(1) => \n_28_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I13(0) => \n_29_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I14(3) => \n_30_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I14(2) => \n_31_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I14(1) => \n_32_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I14(0) => \n_33_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I15(3) => \n_34_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I15(2) => \n_35_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I15(1) => \n_36_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I15(0) => \n_37_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I16(3) => \n_38_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I16(2) => \n_39_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I16(1) => \n_40_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I16(0) => \n_41_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I2 => \n_0_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      I20(0) => I20(0),
      I21(27 downto 0) => I21(27 downto 0),
      I22(0) => I22(0),
      I23(32 downto 0) => I23(32 downto 0),
      I3 => n_8_I_SG_AXI_DATAMOVER,
      O1 => \n_11_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      O2(0) => L(4),
      O3 => \n_42_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      O4 => \n_43_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      S(3) => \n_13_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      S(2) => \n_14_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      S(1) => \n_15_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      S(0) => \n_16_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      SR(0) => SR(0),
      cdma_tvect_out(3 downto 1) => \^cdma_tvect_out\(11 downto 9),
      cdma_tvect_out(0) => \^cdma_tvect_out\(1),
      follower_empty_mm2s => \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_empty_mm2s\,
      follower_full_mm2s => \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_mm2s\,
      in00 => \GEN_QUEUE.I_UPDT_DESC_QUEUE/in00\,
      in005_out => \GEN_QUEUE.I_UPDT_DESC_QUEUE/in005_out\,
      m_axi_aclk => m_axi_aclk,
      m_axi_sg_wdata(31 downto 0) => m_axi_sg_wdata(31 downto 0),
      \out\(0) => \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_0_in4_in\,
      p_10_out => p_10_out,
      p_11_out_0 => p_11_out_0,
      p_2_in => \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_2_in\,
      p_36_out => p_36_out,
      p_3_in => \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_3_in\,
      p_8_out => p_8_out,
      p_9_out => p_9_out,
      ptr_queue_empty => \GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr_queue_empty\,
      ptr_queue_full => ptr_queue_full,
      sig_rst2sg_resetn => sig_rst2sg_resetn,
      sig_sg2sgcntlr_updt_ioc_irq_set => sig_sg2sgcntlr_updt_ioc_irq_set,
      sig_sgcntl2sg_updptr_tlast => sig_sgcntl2sg_updptr_tlast,
      sig_sgcntl2sg_updsts_tvalid => sig_sgcntl2sg_updsts_tvalid,
      sts_queue_full => sts_queue_full
    );
\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT\: entity work.axi_cdma_0_axi_sg_intrpt
    port map (
      E(0) => E(0),
      I1(0) => \n_12_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      I10 => I10,
      I11 => I11,
      I12 => I12,
      I13 => I13,
      I14 => I14,
      I15 => I15,
      I16 => I16,
      I2(0) => I2(0),
      I24(0) => I24(0),
      I6 => I6,
      I8(2 downto 0) => I8(2 downto 0),
      I9 => I9,
      O1 => \^o4\,
      O2(7 downto 0) => O6(7 downto 0),
      O5 => O5,
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => SR(0),
      cdma_tvect_out(0) => \^cdma_tvect_out\(0),
      ch1_delay_cnt_en => ch1_delay_cnt_en,
      m_axi_aclk => m_axi_aclk,
      p_11_out => p_11_out,
      sig_reg2sg_irqthresh_wren => sig_reg2sg_irqthresh_wren,
      sig_rst2sg_resetn => sig_rst2sg_resetn,
      sig_sg2sgcntlr_updt_ioc_irq_set => sig_sg2sgcntlr_updt_ioc_irq_set
    );
I_SG_AXI_DATAMOVER: entity work.axi_cdma_0_axi_sg_datamover
    port map (
      D(0) => ftch_cmnd_data(4),
      I1 => \n_42_GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\,
      I2(25 downto 0) => ftch_cmnd_data(63 downto 38),
      I3(27 downto 0) => s_axis_updt_cmd_tdata(63 downto 36),
      O1 => O3,
      O2 => n_6_I_SG_AXI_DATAMOVER,
      O3 => n_7_I_SG_AXI_DATAMOVER,
      O4 => n_8_I_SG_AXI_DATAMOVER,
      O5 => n_10_I_SG_AXI_DATAMOVER,
      ch1_ftch_active => ch1_ftch_active,
      follower_full_mm2s => \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_mm2s\,
      ftch_decerr_i => \I_FTCH_CMDSTS_IF/ftch_decerr_i\,
      ftch_interr_i => \I_FTCH_CMDSTS_IF/ftch_interr_i\,
      ftch_slverr_i => \I_FTCH_CMDSTS_IF/ftch_slverr_i\,
      m_axi_aclk => m_axi_aclk,
      m_axi_sg_araddr(31 downto 0) => m_axi_sg_araddr(31 downto 0),
      m_axi_sg_arburst(1 downto 0) => m_axi_sg_arburst(1 downto 0),
      m_axi_sg_arlen(7 downto 0) => m_axi_sg_arlen(7 downto 0),
      m_axi_sg_arready => m_axi_sg_arready,
      m_axi_sg_arsize(2 downto 0) => m_axi_sg_arsize(2 downto 0),
      m_axi_sg_arvalid => m_axi_sg_arvalid,
      m_axi_sg_awaddr(31 downto 0) => m_axi_sg_awaddr(31 downto 0),
      m_axi_sg_awburst(1 downto 0) => m_axi_sg_awburst(1 downto 0),
      m_axi_sg_awlen(7 downto 0) => m_axi_sg_awlen(7 downto 0),
      m_axi_sg_awready => m_axi_sg_awready,
      m_axi_sg_awsize(2 downto 0) => m_axi_sg_awsize(2 downto 0),
      m_axi_sg_awvalid => m_axi_sg_awvalid,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rready => m_axi_sg_rready,
      m_axi_sg_rresp(1 downto 0) => m_axi_sg_rresp(1 downto 0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      m_axi_sg_wlast => m_axi_sg_wlast,
      m_axi_sg_wready => m_axi_sg_wready,
      m_axi_sg_wvalid => m_axi_sg_wvalid,
      p_16_out => p_16_out,
      p_18_out => p_18_out,
      p_2_in => \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_2_in\,
      p_36_out => p_36_out,
      p_3_in => \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_3_in\,
      s_axis_ftch_cmd_tready => s_axis_ftch_cmd_tready,
      s_axis_ftch_cmd_tvalid => s_axis_ftch_cmd_tvalid,
      s_axis_updt_cmd_tready => s_axis_updt_cmd_tready,
      sig_rst2dm_resetn => sig_rst2dm_resetn,
      sig_rst2sg_resetn => sig_rst2sg_resetn,
      updt_decerr_i => \I_UPDT_CMDSTS_IF/updt_decerr_i\,
      updt_interr_i => \I_UPDT_CMDSTS_IF/updt_interr_i\,
      updt_slverr_i => \I_UPDT_CMDSTS_IF/updt_slverr_i\
    );
I_SG_FETCH_MNGR: entity work.axi_cdma_0_axi_sg_ftch_mngr
    port map (
      CO(0) => CO(0),
      D(25 downto 0) => ftch_cmnd_data(63 downto 38),
      E(0) => ftch_cmnd_wr,
      I1 => I1,
      I2 => n_10_I_SG_AXI_DATAMOVER,
      I3 => n_156_I_SG_FETCH_QUEUE,
      I4 => n_183_I_SG_FETCH_QUEUE,
      I5(0) => \^cdma_tvect_out\(5),
      I6(31 downto 0) => nxtdesc(31 downto 0),
      O1 => \^o1\,
      O17(31 downto 0) => O17(31 downto 0),
      O18(8 downto 0) => O18(8 downto 0),
      O2(31 downto 0) => O2(31 downto 0),
      O3 => \^cdma_tvect_out\(2),
      O4 => n_66_I_SG_FETCH_MNGR,
      O5 => n_94_I_SG_FETCH_MNGR,
      O6 => \^cdma_tvect_out\(4),
      O7 => \^cdma_tvect_out\(3),
      Q(25 downto 0) => ftch_error_addr_reg(31 downto 6),
      S(0) => S(0),
      SR(0) => SR(0),
      cdma_tvect_out(0) => \^cdma_tvect_out\(1),
      ch1_active_i => ch1_active_i,
      ch1_ftch_active => ch1_ftch_active,
      ch1_ftch_queue_empty => ch1_ftch_queue_empty,
      ch1_nxtdesc_wren => ch1_nxtdesc_wren,
      ch1_sg_idle => ch1_sg_idle,
      ch2_ftch_active => ch2_ftch_active,
      ch2_stale_descriptor => ch2_stale_descriptor,
      ftch_decerr_i => \I_FTCH_CMDSTS_IF/ftch_decerr_i\,
      ftch_interr_i => \I_FTCH_CMDSTS_IF/ftch_interr_i\,
      ftch_slverr_i => \I_FTCH_CMDSTS_IF/ftch_slverr_i\,
      ftch_stale_desc => ftch_stale_desc,
      m_axi_aclk => m_axi_aclk,
      \out\(22 downto 0) => \out\(22 downto 0),
      p_16_out => p_16_out,
      s_axis_ftch_cmd_tready => s_axis_ftch_cmd_tready,
      s_axis_ftch_cmd_tvalid => s_axis_ftch_cmd_tvalid,
      sg_ftch_error0 => sg_ftch_error0,
      sig_rst2sg_resetn => sig_rst2sg_resetn,
      sig_sg2sgcntlr_ftch_idle => sig_sg2sgcntlr_ftch_idle
    );
I_SG_FETCH_QUEUE: entity work.axi_cdma_0_axi_sg_ftch_q_mngr
    port map (
      D(25 downto 0) => D(25 downto 0),
      E(0) => ftch_cmnd_wr,
      I1 => I1,
      I2 => n_66_I_SG_FETCH_MNGR,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I7 => I7,
      O1 => n_156_I_SG_FETCH_QUEUE,
      O2 => n_183_I_SG_FETCH_QUEUE,
      O23(0) => O23(0),
      SR(0) => SR(0),
      ch1_ftch_active => ch1_ftch_active,
      ch1_ftch_queue_empty => ch1_ftch_queue_empty,
      ch1_nxtdesc_wren => ch1_nxtdesc_wren,
      ch1_sg_idle => ch1_sg_idle,
      ch2_ftch_active => ch2_ftch_active,
      cyclic_enable => cyclic_enable,
      data_concat(0) => data_concat(0),
      ftch_cmnd_data(26 downto 1) => ftch_cmnd_data(63 downto 38),
      ftch_cmnd_data(0) => ftch_cmnd_data(4),
      ftch_stale_desc => ftch_stale_desc,
      in0(0) => in0(0),
      m_axi_aclk => m_axi_aclk,
      m_axi_sg_rdata(31 downto 0) => m_axi_sg_rdata(31 downto 0),
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      m_axis_ftch1_tdata_new(118 downto 0) => m_axis_ftch1_tdata_new(118 downto 0),
      \out\(31 downto 0) => nxtdesc(31 downto 0),
      s_axi_lite_wdata(25 downto 0) => s_axi_lite_wdata(25 downto 0),
      sg_ftch_error => sg_ftch_error,
      sg_updt_error => sg_updt_error,
      sig_reg2sg_tailpntr_updated => sig_reg2sg_tailpntr_updated,
      sig_rst2sg_resetn => sig_rst2sg_resetn,
      sig_sg2reg_ftch_error_addr(25 downto 0) => sig_sg2reg_ftch_error_addr(31 downto 6),
      sig_sg2sgcntlr_ftch_desc_available => sig_sg2sgcntlr_ftch_desc_available,
      sig_sgcntl2sg_ftch_tready => sig_sgcntl2sg_ftch_tready,
      sig_sgcntlr2reg_new_curdesc_wren => sig_sgcntlr2reg_new_curdesc_wren,
      sig_sgcntlr2sg_desc_flush => sig_sgcntlr2sg_desc_flush
    );
\ftch_error_addr_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_38_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => sig_sg2reg_ftch_error_addr(10),
      R => SR(0)
    );
\ftch_error_addr_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_37_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => sig_sg2reg_ftch_error_addr(11),
      R => SR(0)
    );
\ftch_error_addr_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_36_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => sig_sg2reg_ftch_error_addr(12),
      R => SR(0)
    );
\ftch_error_addr_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_35_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => sig_sg2reg_ftch_error_addr(13),
      R => SR(0)
    );
\ftch_error_addr_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_34_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => sig_sg2reg_ftch_error_addr(14),
      R => SR(0)
    );
\ftch_error_addr_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_33_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => sig_sg2reg_ftch_error_addr(15),
      R => SR(0)
    );
\ftch_error_addr_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_32_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => sig_sg2reg_ftch_error_addr(16),
      R => SR(0)
    );
\ftch_error_addr_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_31_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => sig_sg2reg_ftch_error_addr(17),
      R => SR(0)
    );
\ftch_error_addr_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_30_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => sig_sg2reg_ftch_error_addr(18),
      R => SR(0)
    );
\ftch_error_addr_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_29_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => sig_sg2reg_ftch_error_addr(19),
      R => SR(0)
    );
\ftch_error_addr_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_28_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => sig_sg2reg_ftch_error_addr(20),
      R => SR(0)
    );
\ftch_error_addr_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_27_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => sig_sg2reg_ftch_error_addr(21),
      R => SR(0)
    );
\ftch_error_addr_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_26_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => sig_sg2reg_ftch_error_addr(22),
      R => SR(0)
    );
\ftch_error_addr_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_25_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => sig_sg2reg_ftch_error_addr(23),
      R => SR(0)
    );
\ftch_error_addr_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_24_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => sig_sg2reg_ftch_error_addr(24),
      R => SR(0)
    );
\ftch_error_addr_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_23_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => sig_sg2reg_ftch_error_addr(25),
      R => SR(0)
    );
\ftch_error_addr_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_22_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => sig_sg2reg_ftch_error_addr(26),
      R => SR(0)
    );
\ftch_error_addr_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_21_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => sig_sg2reg_ftch_error_addr(27),
      R => SR(0)
    );
\ftch_error_addr_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_20_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => sig_sg2reg_ftch_error_addr(28),
      R => SR(0)
    );
\ftch_error_addr_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_19_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => sig_sg2reg_ftch_error_addr(29),
      R => SR(0)
    );
\ftch_error_addr_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_18_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => sig_sg2reg_ftch_error_addr(30),
      R => SR(0)
    );
\ftch_error_addr_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_17_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => sig_sg2reg_ftch_error_addr(31),
      R => SR(0)
    );
\ftch_error_addr_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_42_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => sig_sg2reg_ftch_error_addr(6),
      R => SR(0)
    );
\ftch_error_addr_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_41_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => sig_sg2reg_ftch_error_addr(7),
      R => SR(0)
    );
\ftch_error_addr_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_40_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => sig_sg2reg_ftch_error_addr(8),
      R => SR(0)
    );
\ftch_error_addr_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => '1',
      D => \n_39_GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\,
      Q => sig_sg2reg_ftch_error_addr(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_cdma_0_axi_cdma_sg_wrap is
  port (
    s_axi_lite_wready : out STD_LOGIC;
    O1 : out STD_LOGIC;
    cdma_introut : out STD_LOGIC;
    O2 : out STD_LOGIC;
    cdma_tvect_out : out STD_LOGIC_VECTOR ( 22 downto 0 );
    ch1_active_i : out STD_LOGIC;
    ch2_stale_descriptor : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O3 : out STD_LOGIC;
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_rready : out STD_LOGIC;
    m_axi_sg_awvalid : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    m_axi_wlast : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    m_axi_sg_wvalid : out STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_bready : out STD_LOGIC;
    m_axi_sg_wlast : out STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_sg_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    ch1_ftch_active : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_rlast : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    s_axi_lite_aresetn : in STD_LOGIC;
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_sg_arready : in STD_LOGIC;
    m_axi_sg_awready : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_wready : in STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0_axi_cdma_sg_wrap : entity is "axi_cdma_sg_wrap";
end axi_cdma_0_axi_cdma_sg_wrap;

architecture STRUCTURE of axi_cdma_0_axi_cdma_sg_wrap is
  signal \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr_queue_wren\ : STD_LOGIC;
  signal \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit\ : STD_LOGIC;
  signal \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_queue_wren\ : STD_LOGIC;
  signal \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en\ : STD_LOGIC;
  signal \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_11_out\ : STD_LOGIC;
  signal \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_4_out\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/p_0_out\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_data2all_tlast_error\ : STD_LOGIC;
  signal \I_GEN_IDLE_CLR/sig_pulse_trigger\ : STD_LOGIC;
  signal \I_GEN_IDLE_CLR/sig_to_edge_detect_reg\ : STD_LOGIC;
  signal \I_GEN_SG_IDLE_RISE/sig_pulse_trigger\ : STD_LOGIC;
  signal \I_GEN_SG_IDLE_RISE/sig_to_edge_detect_reg\ : STD_LOGIC;
  signal \I_REGISTER_BLOCK/dly_irq0\ : STD_LOGIC;
  signal \I_REGISTER_BLOCK/sg_ftch_error\ : STD_LOGIC;
  signal \I_REGISTER_BLOCK/sg_ftch_error0\ : STD_LOGIC;
  signal \I_REGISTER_BLOCK/sg_updt_error\ : STD_LOGIC;
  signal \I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/p_0_in\ : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal \I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/p_2_in\ : STD_LOGIC;
  signal \I_SG_FETCH_MNGR/ch1_fetch_address\ : STD_LOGIC_VECTOR ( 31 downto 12 );
  signal \I_SG_FETCH_QUEUE/cyclic_enable\ : STD_LOGIC;
  signal \I_SG_FETCH_QUEUE/p_3_out\ : STD_LOGIC_VECTOR ( 95 to 95 );
  signal \I_SOFT_RST_POS_EDGE_DTCT/sig_pulse_trigger\ : STD_LOGIC;
  signal \I_SOFT_RST_POS_EDGE_DTCT/sig_to_edge_detect_reg\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^cdma_tvect_out\ : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal n_0_I_SG_CNTLR : STD_LOGIC;
  signal n_10_I_HYBRID_REG_MODULE : STD_LOGIC;
  signal n_10_I_RST_MODULE : STD_LOGIC;
  signal n_11_I_HYBRID_REG_MODULE : STD_LOGIC;
  signal n_11_I_RST_MODULE : STD_LOGIC;
  signal n_12_I_HYBRID_REG_MODULE : STD_LOGIC;
  signal n_12_I_RST_MODULE : STD_LOGIC;
  signal n_130_I_HYBRID_REG_MODULE : STD_LOGIC;
  signal n_131_I_HYBRID_REG_MODULE : STD_LOGIC;
  signal n_132_I_HYBRID_REG_MODULE : STD_LOGIC;
  signal n_133_I_HYBRID_REG_MODULE : STD_LOGIC;
  signal n_136_I_SG_CNTLR : STD_LOGIC;
  signal n_138_I_SG_CNTLR : STD_LOGIC;
  signal n_13_I_HYBRID_REG_MODULE : STD_LOGIC;
  signal n_13_I_RST_MODULE : STD_LOGIC;
  signal n_142_I_SG_CNTLR : STD_LOGIC;
  signal n_145_I_SG_CNTLR : STD_LOGIC;
  signal n_148_I_SG_CNTLR : STD_LOGIC;
  signal n_149_I_SG_CNTLR : STD_LOGIC;
  signal n_150_I_SG_CNTLR : STD_LOGIC;
  signal n_15_I_DATAMOVER : STD_LOGIC;
  signal n_15_I_SIMPLE_DMA_CNTLR : STD_LOGIC;
  signal n_16_I_HYBRID_REG_MODULE : STD_LOGIC;
  signal n_16_I_SIMPLE_DMA_CNTLR : STD_LOGIC;
  signal n_178_I_SG_ENGINE : STD_LOGIC;
  signal n_17_I_DATAMOVER : STD_LOGIC;
  signal n_17_I_HYBRID_REG_MODULE : STD_LOGIC;
  signal n_183_I_SG_ENGINE : STD_LOGIC;
  signal n_18_I_HYBRID_REG_MODULE : STD_LOGIC;
  signal n_190_I_HYBRID_REG_MODULE : STD_LOGIC;
  signal n_192_I_HYBRID_REG_MODULE : STD_LOGIC;
  signal n_194_I_HYBRID_REG_MODULE : STD_LOGIC;
  signal n_195_I_HYBRID_REG_MODULE : STD_LOGIC;
  signal n_196_I_HYBRID_REG_MODULE : STD_LOGIC;
  signal n_197_I_HYBRID_REG_MODULE : STD_LOGIC;
  signal n_199_I_HYBRID_REG_MODULE : STD_LOGIC;
  signal n_19_I_HYBRID_REG_MODULE : STD_LOGIC;
  signal n_202_I_SG_ENGINE : STD_LOGIC;
  signal n_20_I_HYBRID_REG_MODULE : STD_LOGIC;
  signal n_212_I_SG_ENGINE : STD_LOGIC;
  signal n_213_I_SG_ENGINE : STD_LOGIC;
  signal n_214_I_SG_ENGINE : STD_LOGIC;
  signal n_215_I_SG_ENGINE : STD_LOGIC;
  signal n_216_I_SG_ENGINE : STD_LOGIC;
  signal n_217_I_SG_ENGINE : STD_LOGIC;
  signal n_218_I_SG_ENGINE : STD_LOGIC;
  signal n_219_I_SG_ENGINE : STD_LOGIC;
  signal n_21_I_HYBRID_REG_MODULE : STD_LOGIC;
  signal n_220_I_SG_ENGINE : STD_LOGIC;
  signal n_221_I_SG_ENGINE : STD_LOGIC;
  signal n_222_I_SG_ENGINE : STD_LOGIC;
  signal n_223_I_SG_ENGINE : STD_LOGIC;
  signal n_224_I_SG_ENGINE : STD_LOGIC;
  signal n_225_I_SG_ENGINE : STD_LOGIC;
  signal n_226_I_SG_ENGINE : STD_LOGIC;
  signal n_227_I_SG_ENGINE : STD_LOGIC;
  signal n_228_I_SG_ENGINE : STD_LOGIC;
  signal n_229_I_SG_ENGINE : STD_LOGIC;
  signal n_22_I_HYBRID_REG_MODULE : STD_LOGIC;
  signal n_22_I_RST_MODULE : STD_LOGIC;
  signal n_230_I_SG_ENGINE : STD_LOGIC;
  signal n_231_I_SG_ENGINE : STD_LOGIC;
  signal n_232_I_SG_ENGINE : STD_LOGIC;
  signal n_233_I_SG_ENGINE : STD_LOGIC;
  signal n_234_I_SG_ENGINE : STD_LOGIC;
  signal n_235_I_SG_ENGINE : STD_LOGIC;
  signal n_236_I_SG_ENGINE : STD_LOGIC;
  signal n_237_I_SG_ENGINE : STD_LOGIC;
  signal n_238_I_SG_ENGINE : STD_LOGIC;
  signal n_23_I_HYBRID_REG_MODULE : STD_LOGIC;
  signal n_23_I_RST_MODULE : STD_LOGIC;
  signal n_24_I_HYBRID_REG_MODULE : STD_LOGIC;
  signal n_24_I_RST_MODULE : STD_LOGIC;
  signal n_25_I_HYBRID_REG_MODULE : STD_LOGIC;
  signal n_26_I_HYBRID_REG_MODULE : STD_LOGIC;
  signal n_284_I_SG_ENGINE : STD_LOGIC;
  signal n_285_I_SG_ENGINE : STD_LOGIC;
  signal n_286_I_SG_ENGINE : STD_LOGIC;
  signal n_6_I_RST_MODULE : STD_LOGIC;
  signal n_70_I_HYBRID_REG_MODULE : STD_LOGIC;
  signal n_71_I_HYBRID_REG_MODULE : STD_LOGIC;
  signal n_72_I_HYBRID_REG_MODULE : STD_LOGIC;
  signal n_73_I_HYBRID_REG_MODULE : STD_LOGIC;
  signal n_7_I_DATAMOVER : STD_LOGIC;
  signal n_7_I_RST_MODULE : STD_LOGIC;
  signal n_8_I_DATAMOVER : STD_LOGIC;
  signal n_8_I_RST_MODULE : STD_LOGIC;
  signal n_9_I_HYBRID_REG_MODULE : STD_LOGIC;
  signal n_9_I_RST_MODULE : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal ptr_queue_full : STD_LOGIC;
  signal sig_cntl2mm2s_sts_tready : STD_LOGIC;
  signal sig_cntl2s2mm_cmd_tvalid : STD_LOGIC;
  signal sig_cntl2s2mm_sts_tready : STD_LOGIC;
  signal sig_cntlr2rst_halt_cmplt : STD_LOGIC;
  signal sig_dm_mm2s_cmd_tdata : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal sig_dm_mm2s_err : STD_LOGIC;
  signal sig_dm_mm2s_halt_cmplt : STD_LOGIC;
  signal sig_dm_mm2s_sts_tdata : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal sig_dm_mm2s_sts_tvalid : STD_LOGIC;
  signal sig_dm_s2mm_cmd_tdata : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal sig_dm_s2mm_halt_cmplt : STD_LOGIC;
  signal sig_dm_s2mm_sts_tdata : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal sig_dm_s2mm_sts_tvalid : STD_LOGIC;
  signal sig_do_shutdown : STD_LOGIC;
  signal sig_fetch_update_empty : STD_LOGIC;
  signal sig_halt_request0 : STD_LOGIC;
  signal sig_mm2s2cntl_sts_tvalid : STD_LOGIC;
  signal sig_mm2s_interr : STD_LOGIC;
  signal sig_mm2s_status_reg0 : STD_LOGIC;
  signal sig_reg2cntlr_sg_mode : STD_LOGIC;
  signal sig_reg2rst_soft_reset : STD_LOGIC;
  signal sig_reg2sg_curdesc : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_reg2sg_irqthresh_wren : STD_LOGIC;
  signal sig_reg2sg_taildesc : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal sig_reg2sg_tailpntr_updated : STD_LOGIC;
  signal sig_rst2cntlr_reset : STD_LOGIC;
  signal sig_rst2dm_resetn : STD_LOGIC;
  signal sig_rst2lite_bside_reset : STD_LOGIC;
  signal sig_rst2reg_reset : STD_LOGIC;
  signal sig_rst2reg_soft_reset_clr : STD_LOGIC;
  signal sig_rst2s2mm_halt : STD_LOGIC;
  signal sig_rst2sg_resetn : STD_LOGIC;
  signal sig_rst2sgcntlr_reset : STD_LOGIC;
  signal sig_s2mm_interr : STD_LOGIC;
  signal sig_sg2reg_irqdelay_status : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_sg2reg_irqthresh_status : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_sg2sgcntlr_ftch_desc_available : STD_LOGIC;
  signal sig_sg2sgcntlr_ftch_idle : STD_LOGIC;
  signal sig_sg2sgcntlr_ftch_tdata_new : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal sig_sg2sgcntlr_updt_idle : STD_LOGIC;
  signal sig_sgcntl2mm2s_cmd_tdata : STD_LOGIC_VECTOR ( 67 downto 0 );
  signal sig_sgcntl2mm2s_cmd_tvalid : STD_LOGIC;
  signal sig_sgcntl2reg_idle_clr : STD_LOGIC;
  signal sig_sgcntl2rst_halt_cmplt : STD_LOGIC;
  signal sig_sgcntl2s2mm_cmd_tdata : STD_LOGIC_VECTOR ( 67 downto 0 );
  signal sig_sgcntl2s2mm_cmd_tvalid : STD_LOGIC;
  signal sig_sgcntl2s2mm_halt : STD_LOGIC;
  signal sig_sgcntl2sg_ftch_tready : STD_LOGIC;
  signal sig_sgcntl2sg_updptr_tdata : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal sig_sgcntl2sg_updptr_tlast : STD_LOGIC;
  signal sig_sgcntl2sg_updsts_tdata : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal sig_sgcntl2sg_updsts_tvalid : STD_LOGIC;
  signal sig_sgcntlr2reg_new_curdesc_wren : STD_LOGIC;
  signal sig_sgcntlr2sg_desc_flush : STD_LOGIC;
  signal sig_shtdwn_sm_set_cmplt : STD_LOGIC;
  signal sig_sm_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_sm_state0 : STD_LOGIC;
  signal sig_sm_state_ns : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_sm_state_ns1 : STD_LOGIC;
  signal sig_sts_sm_pop_mm2s_sts : STD_LOGIC;
  signal sig_sts_sm_pop_s2mm_sts : STD_LOGIC;
  signal sts_queue_full : STD_LOGIC;
begin
  O2 <= \^o2\;
  O4 <= \^o4\;
  cdma_tvect_out(22 downto 0) <= \^cdma_tvect_out\(22 downto 0);
I_DATAMOVER: entity work.axi_cdma_0_axi_datamover
    port map (
      D(0) => sig_sm_state_ns(0),
      E(0) => sig_sts_sm_pop_mm2s_sts,
      I1 => n_149_I_SG_CNTLR,
      I2 => n_150_I_SG_CNTLR,
      I3(0) => sig_sts_sm_pop_s2mm_sts,
      I4 => n_138_I_SG_CNTLR,
      I5(60) => n_70_I_HYBRID_REG_MODULE,
      I5(59) => n_71_I_HYBRID_REG_MODULE,
      I5(58) => n_72_I_HYBRID_REG_MODULE,
      I5(57) => n_73_I_HYBRID_REG_MODULE,
      I5(56 downto 25) => sig_dm_mm2s_cmd_tdata(63 downto 32),
      I5(24) => sig_dm_mm2s_cmd_tdata(30),
      I5(23 downto 0) => sig_dm_mm2s_cmd_tdata(23 downto 0),
      I6 => n_145_I_SG_CNTLR,
      I7(60) => n_130_I_HYBRID_REG_MODULE,
      I7(59) => n_131_I_HYBRID_REG_MODULE,
      I7(58) => n_132_I_HYBRID_REG_MODULE,
      I7(57) => n_133_I_HYBRID_REG_MODULE,
      I7(56 downto 25) => sig_dm_s2mm_cmd_tdata(63 downto 32),
      I7(24) => sig_dm_s2mm_cmd_tdata(30),
      I7(23 downto 0) => sig_dm_s2mm_cmd_tdata(23 downto 0),
      O1 => n_7_I_DATAMOVER,
      O2 => n_8_I_DATAMOVER,
      O3 => n_15_I_DATAMOVER,
      O4 => n_17_I_DATAMOVER,
      O5(6 downto 0) => sig_dm_mm2s_sts_tdata(6 downto 0),
      O6(6 downto 0) => sig_dm_s2mm_sts_tdata(6 downto 0),
      Q(2 downto 0) => sig_sm_state(2 downto 0),
      cdma_tvect_out(0) => \^cdma_tvect_out\(0),
      m_axi_aclk => m_axi_aclk,
      m_axi_araddr(31 downto 0) => m_axi_araddr(31 downto 0),
      m_axi_arburst(1 downto 0) => m_axi_arburst(1 downto 0),
      m_axi_arlen(7 downto 0) => m_axi_arlen(7 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arsize(2 downto 0) => m_axi_arsize(2 downto 0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awaddr(31 downto 0) => m_axi_awaddr(31 downto 0),
      m_axi_awburst(1 downto 0) => m_axi_awburst(1 downto 0),
      m_axi_awlen(7 downto 0) => m_axi_awlen(7 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awsize(2 downto 0) => m_axi_awsize(2 downto 0),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(31 downto 0) => m_axi_wdata(31 downto 0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(3 downto 0) => m_axi_wstrb(3 downto 0),
      m_axi_wvalid => m_axi_wvalid,
      p_0_out => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/p_0_out\,
      sig_cntl2mm2s_sts_tready => sig_cntl2mm2s_sts_tready,
      sig_cntl2s2mm_cmd_tvalid => sig_cntl2s2mm_cmd_tvalid,
      sig_cntl2s2mm_sts_tready => sig_cntl2s2mm_sts_tready,
      sig_cntlr2rst_halt_cmplt => sig_cntlr2rst_halt_cmplt,
      sig_data2all_tlast_error => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_data2all_tlast_error\,
      sig_dm_mm2s_err => sig_dm_mm2s_err,
      sig_dm_mm2s_halt_cmplt => sig_dm_mm2s_halt_cmplt,
      sig_dm_mm2s_sts_tvalid => sig_dm_mm2s_sts_tvalid,
      sig_dm_s2mm_halt_cmplt => sig_dm_s2mm_halt_cmplt,
      sig_dm_s2mm_sts_tvalid => sig_dm_s2mm_sts_tvalid,
      sig_fetch_update_empty => sig_fetch_update_empty,
      sig_halt_request0 => sig_halt_request0,
      sig_mm2s2cntl_sts_tvalid => sig_mm2s2cntl_sts_tvalid,
      sig_mm2s_interr => sig_mm2s_interr,
      sig_reg2cntlr_sg_mode => sig_reg2cntlr_sg_mode,
      sig_rst2all_stop_request => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request\,
      sig_rst2dm_resetn => sig_rst2dm_resetn,
      sig_rst2s2mm_halt => sig_rst2s2mm_halt,
      sig_s2mm_interr => sig_s2mm_interr,
      sig_sg2sgcntlr_ftch_desc_available => sig_sg2sgcntlr_ftch_desc_available,
      sig_sgcntl2mm2s_cmd_tvalid => sig_sgcntl2mm2s_cmd_tvalid,
      sig_sgcntl2rst_halt_cmplt => sig_sgcntl2rst_halt_cmplt,
      sig_sgcntl2s2mm_cmd_tvalid => sig_sgcntl2s2mm_cmd_tvalid,
      sig_sgcntl2s2mm_halt => sig_sgcntl2s2mm_halt,
      sig_sm_state_ns1 => sig_sm_state_ns1
    );
I_HYBRID_REG_MODULE: entity work.axi_cdma_0_axi_cdma_reg_module
    port map (
      CO(0) => n_212_I_SG_ENGINE,
      D(25) => n_213_I_SG_ENGINE,
      D(24) => n_214_I_SG_ENGINE,
      D(23) => n_215_I_SG_ENGINE,
      D(22) => n_216_I_SG_ENGINE,
      D(21) => n_217_I_SG_ENGINE,
      D(20) => n_218_I_SG_ENGINE,
      D(19) => n_219_I_SG_ENGINE,
      D(18) => n_220_I_SG_ENGINE,
      D(17) => n_221_I_SG_ENGINE,
      D(16) => n_222_I_SG_ENGINE,
      D(15) => n_223_I_SG_ENGINE,
      D(14) => n_224_I_SG_ENGINE,
      D(13) => n_225_I_SG_ENGINE,
      D(12) => n_226_I_SG_ENGINE,
      D(11) => n_227_I_SG_ENGINE,
      D(10) => n_228_I_SG_ENGINE,
      D(9) => n_229_I_SG_ENGINE,
      D(8) => n_230_I_SG_ENGINE,
      D(7) => n_231_I_SG_ENGINE,
      D(6) => n_232_I_SG_ENGINE,
      D(5) => n_233_I_SG_ENGINE,
      D(4) => n_234_I_SG_ENGINE,
      D(3) => n_235_I_SG_ENGINE,
      D(2) => n_236_I_SG_ENGINE,
      D(1) => n_237_I_SG_ENGINE,
      D(0) => n_238_I_SG_ENGINE,
      E(0) => n_183_I_SG_ENGINE,
      I1 => n_15_I_SIMPLE_DMA_CNTLR,
      I10 => \^cdma_tvect_out\(17),
      I11 => \^cdma_tvect_out\(18),
      I12 => \^cdma_tvect_out\(19),
      I13(7 downto 0) => sig_sg2reg_irqthresh_status(7 downto 0),
      I14 => \^cdma_tvect_out\(10),
      I15(22 downto 3) => \I_SG_FETCH_MNGR/ch1_fetch_address\(31 downto 12),
      I15(2 downto 0) => \I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/p_0_in\(5 downto 3),
      I16(0) => sig_rst2reg_soft_reset_clr,
      I17 => n_7_I_RST_MODULE,
      I18 => n_6_I_RST_MODULE,
      I19 => n_11_I_RST_MODULE,
      I2 => n_16_I_SIMPLE_DMA_CNTLR,
      I20 => n_9_I_RST_MODULE,
      I21 => n_10_I_RST_MODULE,
      I22 => n_12_I_RST_MODULE,
      I23 => n_8_I_RST_MODULE,
      I24 => \^o2\,
      I25 => n_136_I_SG_CNTLR,
      I26(0) => n_13_I_RST_MODULE,
      I3 => n_284_I_SG_ENGINE,
      I4 => n_285_I_SG_ENGINE,
      I5 => n_286_I_SG_ENGINE,
      I6 => n_202_I_SG_ENGINE,
      I7(7 downto 0) => sig_sg2reg_irqdelay_status(7 downto 0),
      I8(59 downto 24) => sig_sgcntl2s2mm_cmd_tdata(67 downto 32),
      I8(23 downto 0) => sig_sgcntl2s2mm_cmd_tdata(23 downto 0),
      I9 => n_0_I_SG_CNTLR,
      O1 => O1,
      O10 => n_17_I_HYBRID_REG_MODULE,
      O11 => n_18_I_HYBRID_REG_MODULE,
      O12 => n_19_I_HYBRID_REG_MODULE,
      O13 => n_20_I_HYBRID_REG_MODULE,
      O14 => n_21_I_HYBRID_REG_MODULE,
      O15 => n_22_I_HYBRID_REG_MODULE,
      O16 => n_23_I_HYBRID_REG_MODULE,
      O17(31 downto 0) => sig_reg2sg_curdesc(31 downto 0),
      O18(8 downto 3) => sig_reg2sg_taildesc(11 downto 6),
      O18(2 downto 0) => sig_reg2sg_taildesc(2 downto 0),
      O19(59) => n_70_I_HYBRID_REG_MODULE,
      O19(58) => n_71_I_HYBRID_REG_MODULE,
      O19(57) => n_72_I_HYBRID_REG_MODULE,
      O19(56) => n_73_I_HYBRID_REG_MODULE,
      O19(55 downto 24) => sig_dm_mm2s_cmd_tdata(63 downto 32),
      O19(23 downto 0) => sig_dm_mm2s_cmd_tdata(23 downto 0),
      O2 => n_9_I_HYBRID_REG_MODULE,
      O20(59) => n_130_I_HYBRID_REG_MODULE,
      O20(58) => n_131_I_HYBRID_REG_MODULE,
      O20(57) => n_132_I_HYBRID_REG_MODULE,
      O20(56) => n_133_I_HYBRID_REG_MODULE,
      O20(55 downto 24) => sig_dm_s2mm_cmd_tdata(63 downto 32),
      O20(23 downto 0) => sig_dm_s2mm_cmd_tdata(23 downto 0),
      O21(0) => n_190_I_HYBRID_REG_MODULE,
      O22 => n_192_I_HYBRID_REG_MODULE,
      O23(0) => \I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/p_2_in\,
      O24 => n_194_I_HYBRID_REG_MODULE,
      O25(0) => n_196_I_HYBRID_REG_MODULE,
      O26 => n_197_I_HYBRID_REG_MODULE,
      O27(0) => \^cdma_tvect_out\(0),
      O3 => n_10_I_HYBRID_REG_MODULE,
      O4 => n_11_I_HYBRID_REG_MODULE,
      O5 => n_12_I_HYBRID_REG_MODULE,
      O6 => n_13_I_HYBRID_REG_MODULE,
      O7 => \^o4\,
      O8 => O5,
      O9 => n_16_I_HYBRID_REG_MODULE,
      Q(2) => n_24_I_HYBRID_REG_MODULE,
      Q(1) => n_25_I_HYBRID_REG_MODULE,
      Q(0) => n_26_I_HYBRID_REG_MODULE,
      S(0) => n_199_I_HYBRID_REG_MODULE,
      SR(0) => \I_REGISTER_BLOCK/dly_irq0\,
      cdma_introut => cdma_introut,
      cdma_tvect_out(4) => \^cdma_tvect_out\(20),
      cdma_tvect_out(3 downto 2) => \^cdma_tvect_out\(9 downto 8),
      cdma_tvect_out(1) => \^cdma_tvect_out\(5),
      cdma_tvect_out(0) => \^cdma_tvect_out\(2),
      ch1_delay_cnt_en => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en\,
      ch1_ftch_active => ch1_ftch_active,
      cyclic_enable => \I_SG_FETCH_QUEUE/cyclic_enable\,
      data_concat(0) => \I_SG_FETCH_QUEUE/p_3_out\(95),
      in0(0) => n_195_I_HYBRID_REG_MODULE,
      m_axi_aclk => m_axi_aclk,
      m_axi_sg_rdata(0) => m_axi_sg_rdata(31),
      m_axis_ftch1_tdata_new(5 downto 0) => sig_sg2sgcntlr_ftch_tdata_new(101 downto 96),
      \out\(59 downto 24) => sig_sgcntl2mm2s_cmd_tdata(67 downto 32),
      \out\(23 downto 0) => sig_sgcntl2mm2s_cmd_tdata(23 downto 0),
      p_11_out => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_11_out\,
      p_4_out => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_4_out\,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(3 downto 0) => s_axi_lite_araddr(3 downto 0),
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wready => s_axi_lite_wready,
      s_axi_lite_wvalid => s_axi_lite_wvalid,
      sg_ftch_error => \I_REGISTER_BLOCK/sg_ftch_error\,
      sg_ftch_error0 => \I_REGISTER_BLOCK/sg_ftch_error0\,
      sg_updt_error => \I_REGISTER_BLOCK/sg_updt_error\,
      sig_pulse_trigger => \I_SOFT_RST_POS_EDGE_DTCT/sig_pulse_trigger\,
      sig_pulse_trigger_0 => \I_GEN_IDLE_CLR/sig_pulse_trigger\,
      sig_reg2cntlr_sg_mode => sig_reg2cntlr_sg_mode,
      sig_reg2rst_soft_reset => sig_reg2rst_soft_reset,
      sig_reg2sg_irqthresh_wren => sig_reg2sg_irqthresh_wren,
      sig_reg2sg_tailpntr_updated => sig_reg2sg_tailpntr_updated,
      sig_rst2lite_bside_reset => sig_rst2lite_bside_reset,
      sig_rst2reg_reset => sig_rst2reg_reset,
      sig_rst2sg_resetn => sig_rst2sg_resetn,
      sig_rst2sgcntlr_reset => sig_rst2sgcntlr_reset,
      sig_sgcntl2reg_idle_clr => sig_sgcntl2reg_idle_clr,
      sig_sgcntlr2reg_new_curdesc_wren => sig_sgcntlr2reg_new_curdesc_wren,
      sig_shtdwn_sm_set_cmplt => sig_shtdwn_sm_set_cmplt,
      sig_to_edge_detect_reg => \I_SOFT_RST_POS_EDGE_DTCT/sig_to_edge_detect_reg\,
      sig_to_edge_detect_reg_1 => \I_GEN_IDLE_CLR/sig_to_edge_detect_reg\
    );
I_RST_MODULE: entity work.axi_cdma_0_axi_cdma_reset
    port map (
      I1 => n_8_I_DATAMOVER,
      I2 => \^o4\,
      I26(0) => n_13_I_RST_MODULE,
      I3 => \^o2\,
      O1 => n_6_I_RST_MODULE,
      O10 => n_22_I_RST_MODULE,
      O11 => n_23_I_RST_MODULE,
      O12 => n_24_I_RST_MODULE,
      O2 => n_7_I_RST_MODULE,
      O3 => n_8_I_RST_MODULE,
      O4 => n_9_I_RST_MODULE,
      O5 => n_10_I_RST_MODULE,
      O6 => n_11_I_RST_MODULE,
      O7 => n_12_I_RST_MODULE,
      O8(0) => p_0_in1_in,
      O9(0) => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit\,
      Q(0) => sig_rst2reg_soft_reset_clr,
      SR(0) => \I_REGISTER_BLOCK/dly_irq0\,
      in0(0) => n_178_I_SG_ENGINE,
      m_axi_aclk => m_axi_aclk,
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      ptr_queue_full => ptr_queue_full,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_aresetn => s_axi_lite_aresetn,
      s_axi_lite_awaddr(3 downto 0) => s_axi_lite_awaddr(3 downto 0),
      s_axi_lite_rready => s_axi_lite_rready,
      sig_halt_request0 => sig_halt_request0,
      sig_mm2s_status_reg0 => sig_mm2s_status_reg0,
      sig_pulse_trigger => \I_SOFT_RST_POS_EDGE_DTCT/sig_pulse_trigger\,
      sig_reg2cntlr_sg_mode => sig_reg2cntlr_sg_mode,
      sig_reg2rst_soft_reset => sig_reg2rst_soft_reset,
      sig_rst2cntlr_reset => sig_rst2cntlr_reset,
      sig_rst2dm_resetn => sig_rst2dm_resetn,
      sig_rst2lite_bside_reset => sig_rst2lite_bside_reset,
      sig_rst2reg_reset => sig_rst2reg_reset,
      sig_rst2s2mm_halt => sig_rst2s2mm_halt,
      sig_rst2sg_resetn => sig_rst2sg_resetn,
      sig_rst2sgcntlr_reset => sig_rst2sgcntlr_reset,
      sig_sgcntl2sg_updptr_tlast => sig_sgcntl2sg_updptr_tlast,
      sig_sm_state0 => sig_sm_state0,
      sig_to_edge_detect_reg => \I_SOFT_RST_POS_EDGE_DTCT/sig_to_edge_detect_reg\
    );
I_SG_CNTLR: entity work.axi_cdma_0_axi_cdma_sg_cntlr
    port map (
      D(6 downto 0) => sig_dm_mm2s_sts_tdata(6 downto 0),
      E(0) => sig_sts_sm_pop_mm2s_sts,
      I1 => n_192_I_HYBRID_REG_MODULE,
      I2 => n_15_I_DATAMOVER,
      I3(0) => \^cdma_tvect_out\(1),
      I4 => n_197_I_HYBRID_REG_MODULE,
      I5(0) => sig_dm_mm2s_cmd_tdata(30),
      I6 => n_194_I_HYBRID_REG_MODULE,
      I7(0) => sig_dm_s2mm_cmd_tdata(30),
      I8 => n_7_I_DATAMOVER,
      I9(6 downto 0) => sig_dm_s2mm_sts_tdata(6 downto 0),
      O1 => n_0_I_SG_CNTLR,
      O10 => n_145_I_SG_CNTLR,
      O11 => n_148_I_SG_CNTLR,
      O12 => n_149_I_SG_CNTLR,
      O13 => n_150_I_SG_CNTLR,
      O14(32 downto 0) => sig_sgcntl2sg_updsts_tdata(32 downto 0),
      O2 => \^cdma_tvect_out\(6),
      O25(0) => n_196_I_HYBRID_REG_MODULE,
      O3(59 downto 24) => sig_sgcntl2s2mm_cmd_tdata(67 downto 32),
      O3(23 downto 0) => sig_sgcntl2s2mm_cmd_tdata(23 downto 0),
      O4(0) => sig_sts_sm_pop_s2mm_sts,
      O5 => n_136_I_SG_CNTLR,
      O6 => n_138_I_SG_CNTLR,
      O7(0) => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr_queue_wren\,
      O8 => n_142_I_SG_CNTLR,
      O9(0) => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_queue_wren\,
      Q(27 downto 0) => sig_sgcntl2sg_updptr_tdata(31 downto 4),
      SR(0) => p_0_in1_in,
      cdma_tvect_out(1 downto 0) => \^cdma_tvect_out\(8 downto 7),
      ch1_delay_cnt_en => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en\,
      in0(0) => n_195_I_HYBRID_REG_MODULE,
      m_axi_aclk => m_axi_aclk,
      m_axis_ftch1_tdata_new(114 downto 87) => sig_sg2sgcntlr_ftch_tdata_new(127 downto 100),
      m_axis_ftch1_tdata_new(86 downto 0) => sig_sg2sgcntlr_ftch_tdata_new(86 downto 0),
      \out\(59 downto 24) => sig_sgcntl2mm2s_cmd_tdata(67 downto 32),
      \out\(23 downto 0) => sig_sgcntl2mm2s_cmd_tdata(23 downto 0),
      ptr_queue_full => ptr_queue_full,
      sig_cntl2mm2s_sts_tready => sig_cntl2mm2s_sts_tready,
      sig_cntl2s2mm_sts_tready => sig_cntl2s2mm_sts_tready,
      sig_dm_mm2s_halt_cmplt => sig_dm_mm2s_halt_cmplt,
      sig_dm_mm2s_sts_tvalid => sig_dm_mm2s_sts_tvalid,
      sig_dm_s2mm_halt_cmplt => sig_dm_s2mm_halt_cmplt,
      sig_dm_s2mm_sts_tvalid => sig_dm_s2mm_sts_tvalid,
      sig_do_shutdown => sig_do_shutdown,
      sig_fetch_update_empty => sig_fetch_update_empty,
      sig_pulse_trigger => \I_GEN_SG_IDLE_RISE/sig_pulse_trigger\,
      sig_pulse_trigger_1 => \I_GEN_IDLE_CLR/sig_pulse_trigger\,
      sig_reg2cntlr_sg_mode => sig_reg2cntlr_sg_mode,
      sig_reg2sg_tailpntr_updated => sig_reg2sg_tailpntr_updated,
      sig_rst2all_stop_request => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request\,
      sig_rst2s2mm_halt => sig_rst2s2mm_halt,
      sig_rst2sg_resetn => sig_rst2sg_resetn,
      sig_rst2sgcntlr_reset => sig_rst2sgcntlr_reset,
      sig_sg2sgcntlr_ftch_idle => sig_sg2sgcntlr_ftch_idle,
      sig_sg2sgcntlr_updt_idle => sig_sg2sgcntlr_updt_idle,
      sig_sgcntl2mm2s_cmd_tvalid => sig_sgcntl2mm2s_cmd_tvalid,
      sig_sgcntl2reg_idle_clr => sig_sgcntl2reg_idle_clr,
      sig_sgcntl2rst_halt_cmplt => sig_sgcntl2rst_halt_cmplt,
      sig_sgcntl2s2mm_cmd_tvalid => sig_sgcntl2s2mm_cmd_tvalid,
      sig_sgcntl2s2mm_halt => sig_sgcntl2s2mm_halt,
      sig_sgcntl2sg_ftch_tready => sig_sgcntl2sg_ftch_tready,
      sig_sgcntl2sg_updptr_tlast => sig_sgcntl2sg_updptr_tlast,
      sig_sgcntl2sg_updsts_tvalid => sig_sgcntl2sg_updsts_tvalid,
      sig_sgcntlr2reg_new_curdesc_wren => sig_sgcntlr2reg_new_curdesc_wren,
      sig_sgcntlr2sg_desc_flush => sig_sgcntlr2sg_desc_flush,
      sig_shtdwn_sm_set_cmplt => sig_shtdwn_sm_set_cmplt,
      sig_to_edge_detect_reg => \I_GEN_SG_IDLE_RISE/sig_to_edge_detect_reg\,
      sig_to_edge_detect_reg_0 => \I_GEN_IDLE_CLR/sig_to_edge_detect_reg\,
      sts_queue_full => sts_queue_full
    );
I_SG_ENGINE: entity work.axi_cdma_0_axi_sg
    port map (
      CO(0) => n_212_I_SG_ENGINE,
      D(25) => n_213_I_SG_ENGINE,
      D(24) => n_214_I_SG_ENGINE,
      D(23) => n_215_I_SG_ENGINE,
      D(22) => n_216_I_SG_ENGINE,
      D(21) => n_217_I_SG_ENGINE,
      D(20) => n_218_I_SG_ENGINE,
      D(19) => n_219_I_SG_ENGINE,
      D(18) => n_220_I_SG_ENGINE,
      D(17) => n_221_I_SG_ENGINE,
      D(16) => n_222_I_SG_ENGINE,
      D(15) => n_223_I_SG_ENGINE,
      D(14) => n_224_I_SG_ENGINE,
      D(13) => n_225_I_SG_ENGINE,
      D(12) => n_226_I_SG_ENGINE,
      D(11) => n_227_I_SG_ENGINE,
      D(10) => n_228_I_SG_ENGINE,
      D(9) => n_229_I_SG_ENGINE,
      D(8) => n_230_I_SG_ENGINE,
      D(7) => n_231_I_SG_ENGINE,
      D(6) => n_232_I_SG_ENGINE,
      D(5) => n_233_I_SG_ENGINE,
      D(4) => n_234_I_SG_ENGINE,
      D(3) => n_235_I_SG_ENGINE,
      D(2) => n_236_I_SG_ENGINE,
      D(1) => n_237_I_SG_ENGINE,
      D(0) => n_238_I_SG_ENGINE,
      E(0) => n_183_I_SG_ENGINE,
      I1 => \^cdma_tvect_out\(6),
      I10 => n_22_I_HYBRID_REG_MODULE,
      I11 => n_17_I_HYBRID_REG_MODULE,
      I12 => n_16_I_HYBRID_REG_MODULE,
      I13 => n_19_I_HYBRID_REG_MODULE,
      I14 => n_20_I_HYBRID_REG_MODULE,
      I15 => n_21_I_HYBRID_REG_MODULE,
      I16 => n_23_I_HYBRID_REG_MODULE,
      I17 => n_11_I_HYBRID_REG_MODULE,
      I18 => n_12_I_HYBRID_REG_MODULE,
      I19 => n_13_I_HYBRID_REG_MODULE,
      I2(0) => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_4_out\,
      I20(0) => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr_queue_wren\,
      I21(27 downto 0) => sig_sgcntl2sg_updptr_tdata(31 downto 4),
      I22(0) => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_queue_wren\,
      I23(32 downto 0) => sig_sgcntl2sg_updsts_tdata(32 downto 0),
      I24(0) => n_190_I_HYBRID_REG_MODULE,
      I3 => n_23_I_RST_MODULE,
      I4 => n_22_I_RST_MODULE,
      I5 => n_24_I_RST_MODULE,
      I6 => n_148_I_SG_CNTLR,
      I7 => n_142_I_SG_CNTLR,
      I8(2) => n_24_I_HYBRID_REG_MODULE,
      I8(1) => n_25_I_HYBRID_REG_MODULE,
      I8(0) => n_26_I_HYBRID_REG_MODULE,
      I9 => n_18_I_HYBRID_REG_MODULE,
      O1 => \^cdma_tvect_out\(12),
      O17(31 downto 0) => sig_reg2sg_curdesc(31 downto 0),
      O18(8 downto 3) => sig_reg2sg_taildesc(11 downto 6),
      O18(2 downto 0) => sig_reg2sg_taildesc(2 downto 0),
      O2(31 downto 0) => \out\(31 downto 0),
      O23(0) => \I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/p_2_in\,
      O3 => O3,
      O4 => \^cdma_tvect_out\(10),
      O5 => n_202_I_SG_ENGINE,
      O6(7 downto 0) => sig_sg2reg_irqthresh_status(7 downto 0),
      O7 => n_284_I_SG_ENGINE,
      O8 => n_285_I_SG_ENGINE,
      O9 => n_286_I_SG_ENGINE,
      Q(7 downto 0) => sig_sg2reg_irqdelay_status(7 downto 0),
      S(0) => n_199_I_HYBRID_REG_MODULE,
      SR(0) => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit\,
      cdma_tvect_out(11 downto 2) => \^cdma_tvect_out\(22 downto 13),
      cdma_tvect_out(1) => \^cdma_tvect_out\(11),
      cdma_tvect_out(0) => \^cdma_tvect_out\(9),
      ch1_active_i => ch1_active_i,
      ch1_delay_cnt_en => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en\,
      ch1_ftch_active => ch1_ftch_active,
      ch2_stale_descriptor => ch2_stale_descriptor,
      cyclic_enable => \I_SG_FETCH_QUEUE/cyclic_enable\,
      data_concat(0) => \I_SG_FETCH_QUEUE/p_3_out\(95),
      in0(0) => n_178_I_SG_ENGINE,
      m_axi_aclk => m_axi_aclk,
      m_axi_sg_araddr(31 downto 0) => m_axi_sg_araddr(31 downto 0),
      m_axi_sg_arburst(1 downto 0) => m_axi_sg_arburst(1 downto 0),
      m_axi_sg_arlen(7 downto 0) => m_axi_sg_arlen(7 downto 0),
      m_axi_sg_arready => m_axi_sg_arready,
      m_axi_sg_arsize(2 downto 0) => m_axi_sg_arsize(2 downto 0),
      m_axi_sg_arvalid => m_axi_sg_arvalid,
      m_axi_sg_awaddr(31 downto 0) => m_axi_sg_awaddr(31 downto 0),
      m_axi_sg_awburst(1 downto 0) => m_axi_sg_awburst(1 downto 0),
      m_axi_sg_awlen(7 downto 0) => m_axi_sg_awlen(7 downto 0),
      m_axi_sg_awready => m_axi_sg_awready,
      m_axi_sg_awsize(2 downto 0) => m_axi_sg_awsize(2 downto 0),
      m_axi_sg_awvalid => m_axi_sg_awvalid,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      m_axi_sg_rdata(31 downto 0) => m_axi_sg_rdata(31 downto 0),
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rready => m_axi_sg_rready,
      m_axi_sg_rresp(1 downto 0) => m_axi_sg_rresp(1 downto 0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      m_axi_sg_wdata(31 downto 0) => m_axi_sg_wdata(31 downto 0),
      m_axi_sg_wlast => m_axi_sg_wlast,
      m_axi_sg_wready => m_axi_sg_wready,
      m_axi_sg_wvalid => m_axi_sg_wvalid,
      m_axis_ftch1_tdata_new(118 downto 87) => sig_sg2sgcntlr_ftch_tdata_new(127 downto 96),
      m_axis_ftch1_tdata_new(86 downto 0) => sig_sg2sgcntlr_ftch_tdata_new(86 downto 0),
      \out\(22 downto 3) => \I_SG_FETCH_MNGR/ch1_fetch_address\(31 downto 12),
      \out\(2 downto 0) => \I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/p_0_in\(5 downto 3),
      p_11_out => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_11_out\,
      ptr_queue_full => ptr_queue_full,
      s_axi_lite_wdata(25 downto 0) => s_axi_lite_wdata(31 downto 6),
      sg_ftch_error => \I_REGISTER_BLOCK/sg_ftch_error\,
      sg_ftch_error0 => \I_REGISTER_BLOCK/sg_ftch_error0\,
      sg_updt_error => \I_REGISTER_BLOCK/sg_updt_error\,
      sig_do_shutdown => sig_do_shutdown,
      sig_pulse_trigger => \I_GEN_SG_IDLE_RISE/sig_pulse_trigger\,
      sig_reg2sg_irqthresh_wren => sig_reg2sg_irqthresh_wren,
      sig_reg2sg_tailpntr_updated => sig_reg2sg_tailpntr_updated,
      sig_rst2dm_resetn => sig_rst2dm_resetn,
      sig_rst2s2mm_halt => sig_rst2s2mm_halt,
      sig_rst2sg_resetn => sig_rst2sg_resetn,
      sig_sg2sgcntlr_ftch_desc_available => sig_sg2sgcntlr_ftch_desc_available,
      sig_sg2sgcntlr_ftch_idle => sig_sg2sgcntlr_ftch_idle,
      sig_sg2sgcntlr_updt_idle => sig_sg2sgcntlr_updt_idle,
      sig_sgcntl2sg_ftch_tready => sig_sgcntl2sg_ftch_tready,
      sig_sgcntl2sg_updptr_tlast => sig_sgcntl2sg_updptr_tlast,
      sig_sgcntl2sg_updsts_tvalid => sig_sgcntl2sg_updsts_tvalid,
      sig_sgcntlr2reg_new_curdesc_wren => sig_sgcntlr2reg_new_curdesc_wren,
      sig_sgcntlr2sg_desc_flush => sig_sgcntlr2sg_desc_flush,
      sig_to_edge_detect_reg => \I_GEN_SG_IDLE_RISE/sig_to_edge_detect_reg\,
      sts_queue_full => sts_queue_full
    );
I_SIMPLE_DMA_CNTLR: entity work.axi_cdma_0_axi_cdma_simple_cntlr
    port map (
      D(0) => sig_sm_state_ns(0),
      I1 => n_17_I_DATAMOVER,
      I2(1 downto 0) => \^cdma_tvect_out\(22 downto 21),
      I3 => n_9_I_HYBRID_REG_MODULE,
      I4 => n_10_I_HYBRID_REG_MODULE,
      O1 => \^o2\,
      O2 => n_15_I_SIMPLE_DMA_CNTLR,
      O3 => n_16_I_SIMPLE_DMA_CNTLR,
      O5(2 downto 0) => sig_dm_mm2s_sts_tdata(6 downto 4),
      O6(2 downto 0) => sig_dm_s2mm_sts_tdata(6 downto 4),
      Q(2 downto 0) => sig_sm_state(2 downto 0),
      cdma_tvect_out(4 downto 0) => \^cdma_tvect_out\(5 downto 1),
      m_axi_aclk => m_axi_aclk,
      p_0_out => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/p_0_out\,
      sig_cntl2mm2s_sts_tready => sig_cntl2mm2s_sts_tready,
      sig_cntl2s2mm_cmd_tvalid => sig_cntl2s2mm_cmd_tvalid,
      sig_cntl2s2mm_sts_tready => sig_cntl2s2mm_sts_tready,
      sig_cntlr2rst_halt_cmplt => sig_cntlr2rst_halt_cmplt,
      sig_data2all_tlast_error => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_data2all_tlast_error\,
      sig_dm_mm2s_err => sig_dm_mm2s_err,
      sig_dm_mm2s_sts_tvalid => sig_dm_mm2s_sts_tvalid,
      sig_dm_s2mm_sts_tvalid => sig_dm_s2mm_sts_tvalid,
      sig_mm2s2cntl_sts_tvalid => sig_mm2s2cntl_sts_tvalid,
      sig_mm2s_interr => sig_mm2s_interr,
      sig_mm2s_status_reg0 => sig_mm2s_status_reg0,
      sig_reg2cntlr_sg_mode => sig_reg2cntlr_sg_mode,
      sig_rst2cntlr_reset => sig_rst2cntlr_reset,
      sig_rst2s2mm_halt => sig_rst2s2mm_halt,
      sig_s2mm_interr => sig_s2mm_interr,
      sig_sm_state0 => sig_sm_state0,
      sig_sm_state_ns1 => sig_sm_state_ns1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axi_cdma_0_axi_cdma__parameterized0\ is
  port (
    m_axi_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    s_axi_lite_aresetn : in STD_LOGIC;
    cdma_introut : out STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arready : in STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rready : out STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wready : in STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_awready : in STD_LOGIC;
    m_axi_sg_awvalid : out STD_LOGIC;
    m_axi_sg_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_wready : in STD_LOGIC;
    m_axi_sg_wvalid : out STD_LOGIC;
    m_axi_sg_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_wlast : out STD_LOGIC;
    m_axi_sg_bready : out STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_arready : in STD_LOGIC;
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_rready : out STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_rlast : in STD_LOGIC;
    cdma_tvect_out : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0_axi_cdma__parameterized0\ : entity is "axi_cdma";
  attribute C_S_AXI_LITE_ADDR_WIDTH : integer;
  attribute C_S_AXI_LITE_ADDR_WIDTH of \axi_cdma_0_axi_cdma__parameterized0\ : entity is 6;
  attribute C_S_AXI_LITE_DATA_WIDTH : integer;
  attribute C_S_AXI_LITE_DATA_WIDTH of \axi_cdma_0_axi_cdma__parameterized0\ : entity is 32;
  attribute C_AXI_LITE_IS_ASYNC : integer;
  attribute C_AXI_LITE_IS_ASYNC of \axi_cdma_0_axi_cdma__parameterized0\ : entity is 0;
  attribute C_M_AXI_ADDR_WIDTH : integer;
  attribute C_M_AXI_ADDR_WIDTH of \axi_cdma_0_axi_cdma__parameterized0\ : entity is 32;
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of \axi_cdma_0_axi_cdma__parameterized0\ : entity is 32;
  attribute C_M_AXI_MAX_BURST_LEN : integer;
  attribute C_M_AXI_MAX_BURST_LEN of \axi_cdma_0_axi_cdma__parameterized0\ : entity is 16;
  attribute C_INCLUDE_DRE : integer;
  attribute C_INCLUDE_DRE of \axi_cdma_0_axi_cdma__parameterized0\ : entity is 0;
  attribute C_USE_DATAMOVER_LITE : integer;
  attribute C_USE_DATAMOVER_LITE of \axi_cdma_0_axi_cdma__parameterized0\ : entity is 0;
  attribute C_READ_ADDR_PIPE_DEPTH : integer;
  attribute C_READ_ADDR_PIPE_DEPTH of \axi_cdma_0_axi_cdma__parameterized0\ : entity is 4;
  attribute C_WRITE_ADDR_PIPE_DEPTH : integer;
  attribute C_WRITE_ADDR_PIPE_DEPTH of \axi_cdma_0_axi_cdma__parameterized0\ : entity is 4;
  attribute C_INCLUDE_SF : integer;
  attribute C_INCLUDE_SF of \axi_cdma_0_axi_cdma__parameterized0\ : entity is 0;
  attribute C_INCLUDE_SG : integer;
  attribute C_INCLUDE_SG of \axi_cdma_0_axi_cdma__parameterized0\ : entity is 1;
  attribute C_M_AXI_SG_ADDR_WIDTH : integer;
  attribute C_M_AXI_SG_ADDR_WIDTH of \axi_cdma_0_axi_cdma__parameterized0\ : entity is 32;
  attribute C_M_AXI_SG_DATA_WIDTH : integer;
  attribute C_M_AXI_SG_DATA_WIDTH of \axi_cdma_0_axi_cdma__parameterized0\ : entity is 32;
  attribute C_DLYTMR_RESOLUTION : integer;
  attribute C_DLYTMR_RESOLUTION of \axi_cdma_0_axi_cdma__parameterized0\ : entity is 256;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \axi_cdma_0_axi_cdma__parameterized0\ : entity is "zynq";
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of \axi_cdma_0_axi_cdma__parameterized0\ : entity is "axi_cdma";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \axi_cdma_0_axi_cdma__parameterized0\ : entity is "yes";
end \axi_cdma_0_axi_cdma__parameterized0\;

architecture STRUCTURE of \axi_cdma_0_axi_cdma__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/ch2_fetch_address_i\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ch1_active_i\ : STD_LOGIC;
  attribute MARK_DEBUG : boolean;
  attribute MARK_DEBUG of \I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ch1_active_i\ : signal is std.standard.true;
  signal \I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ch2_stale_descriptor\ : STD_LOGIC;
  attribute MARK_DEBUG of \I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ch2_stale_descriptor\ : signal is std.standard.true;
  signal \^cdma_tvect_out\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \^m_axi_sg_wstrb\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^s_axi_lite_wready\ : STD_LOGIC;
begin
  cdma_tvect_out(31) <= \<const0>\;
  cdma_tvect_out(30) <= \<const0>\;
  cdma_tvect_out(29) <= \<const0>\;
  cdma_tvect_out(28) <= \<const0>\;
  cdma_tvect_out(27) <= \<const0>\;
  cdma_tvect_out(26) <= \<const0>\;
  cdma_tvect_out(25) <= \<const0>\;
  cdma_tvect_out(24 downto 8) <= \^cdma_tvect_out\(24 downto 8);
  cdma_tvect_out(7) <= \<const0>\;
  cdma_tvect_out(6 downto 0) <= \^cdma_tvect_out\(6 downto 0);
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const1>\;
  m_axi_arcache(0) <= \<const1>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const1>\;
  m_axi_awcache(0) <= \<const1>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_sg_arcache(3) <= \<const0>\;
  m_axi_sg_arcache(2) <= \<const0>\;
  m_axi_sg_arcache(1) <= \<const1>\;
  m_axi_sg_arcache(0) <= \<const1>\;
  m_axi_sg_arprot(2) <= \<const0>\;
  m_axi_sg_arprot(1) <= \<const0>\;
  m_axi_sg_arprot(0) <= \<const0>\;
  m_axi_sg_awcache(3) <= \<const0>\;
  m_axi_sg_awcache(2) <= \<const0>\;
  m_axi_sg_awcache(1) <= \<const1>\;
  m_axi_sg_awcache(0) <= \<const1>\;
  m_axi_sg_awprot(2) <= \<const0>\;
  m_axi_sg_awprot(1) <= \<const0>\;
  m_axi_sg_awprot(0) <= \<const0>\;
  m_axi_sg_wstrb(3) <= \^m_axi_sg_wstrb\(0);
  m_axi_sg_wstrb(2) <= \^m_axi_sg_wstrb\(0);
  m_axi_sg_wstrb(1) <= \^m_axi_sg_wstrb\(0);
  m_axi_sg_wstrb(0) <= \^m_axi_sg_wstrb\(0);
  s_axi_lite_awready <= \^s_axi_lite_wready\;
  s_axi_lite_bresp(1) <= \<const0>\;
  s_axi_lite_bresp(0) <= \<const0>\;
  s_axi_lite_rresp(1) <= \<const0>\;
  s_axi_lite_rresp(0) <= \<const0>\;
  s_axi_lite_wready <= \^s_axi_lite_wready\;
\GEN_SG_MODE.I_SG_MODE_WRAP\: entity work.axi_cdma_0_axi_cdma_sg_wrap
    port map (
      O1 => s_axi_lite_arready,
      O2 => \^cdma_tvect_out\(1),
      O3 => \^m_axi_sg_wstrb\(0),
      O4 => s_axi_lite_rvalid,
      O5 => s_axi_lite_bvalid,
      cdma_introut => cdma_introut,
      cdma_tvect_out(22 downto 6) => \^cdma_tvect_out\(24 downto 8),
      cdma_tvect_out(5 downto 1) => \^cdma_tvect_out\(6 downto 2),
      cdma_tvect_out(0) => \^cdma_tvect_out\(0),
      ch1_active_i => \I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ch1_active_i\,
      ch1_ftch_active => \I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ch1_active_i\,
      ch2_stale_descriptor => \I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ch2_stale_descriptor\,
      m_axi_aclk => m_axi_aclk,
      m_axi_araddr(31 downto 0) => m_axi_araddr(31 downto 0),
      m_axi_arburst(1 downto 0) => m_axi_arburst(1 downto 0),
      m_axi_arlen(7 downto 0) => m_axi_arlen(7 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arsize(2 downto 0) => m_axi_arsize(2 downto 0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awaddr(31 downto 0) => m_axi_awaddr(31 downto 0),
      m_axi_awburst(1 downto 0) => m_axi_awburst(1 downto 0),
      m_axi_awlen(7 downto 0) => m_axi_awlen(7 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awsize(2 downto 0) => m_axi_awsize(2 downto 0),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      m_axi_sg_araddr(31 downto 0) => m_axi_sg_araddr(31 downto 0),
      m_axi_sg_arburst(1 downto 0) => m_axi_sg_arburst(1 downto 0),
      m_axi_sg_arlen(7 downto 0) => m_axi_sg_arlen(7 downto 0),
      m_axi_sg_arready => m_axi_sg_arready,
      m_axi_sg_arsize(2 downto 0) => m_axi_sg_arsize(2 downto 0),
      m_axi_sg_arvalid => m_axi_sg_arvalid,
      m_axi_sg_awaddr(31 downto 0) => m_axi_sg_awaddr(31 downto 0),
      m_axi_sg_awburst(1 downto 0) => m_axi_sg_awburst(1 downto 0),
      m_axi_sg_awlen(7 downto 0) => m_axi_sg_awlen(7 downto 0),
      m_axi_sg_awready => m_axi_sg_awready,
      m_axi_sg_awsize(2 downto 0) => m_axi_sg_awsize(2 downto 0),
      m_axi_sg_awvalid => m_axi_sg_awvalid,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      m_axi_sg_rdata(31 downto 0) => m_axi_sg_rdata(31 downto 0),
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rready => m_axi_sg_rready,
      m_axi_sg_rresp(1 downto 0) => m_axi_sg_rresp(1 downto 0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      m_axi_sg_wdata(31 downto 0) => m_axi_sg_wdata(31 downto 0),
      m_axi_sg_wlast => m_axi_sg_wlast,
      m_axi_sg_wready => m_axi_sg_wready,
      m_axi_sg_wvalid => m_axi_sg_wvalid,
      m_axi_wdata(31 downto 0) => m_axi_wdata(31 downto 0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(3 downto 0) => m_axi_wstrb(3 downto 0),
      m_axi_wvalid => m_axi_wvalid,
      \out\(31 downto 0) => \I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/ch2_fetch_address_i\(31 downto 0),
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(3 downto 0) => s_axi_lite_araddr(5 downto 2),
      s_axi_lite_aresetn => s_axi_lite_aresetn,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(3 downto 0) => s_axi_lite_awaddr(5 downto 2),
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wready => \^s_axi_lite_wready\,
      s_axi_lite_wvalid => s_axi_lite_wvalid
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axi_cdma_0 is
  port (
    m_axi_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    s_axi_lite_aresetn : in STD_LOGIC;
    cdma_introut : out STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arready : in STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rready : out STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wready : in STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_awready : in STD_LOGIC;
    m_axi_sg_awvalid : out STD_LOGIC;
    m_axi_sg_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_wready : in STD_LOGIC;
    m_axi_sg_wvalid : out STD_LOGIC;
    m_axi_sg_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_wlast : out STD_LOGIC;
    m_axi_sg_bready : out STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_arready : in STD_LOGIC;
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_rready : out STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_rlast : in STD_LOGIC;
    cdma_tvect_out : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of axi_cdma_0 : entity is true;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of axi_cdma_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of axi_cdma_0 : entity is "axi_cdma,Vivado 2014.4";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of axi_cdma_0 : entity is "axi_cdma_0,axi_cdma,{}";
  attribute core_generation_info : string;
  attribute core_generation_info of axi_cdma_0 : entity is "axi_cdma_0,axi_cdma,{x_ipProduct=Vivado 2014.4,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=axi_cdma,x_ipVersion=4.1,x_ipCoreRevision=4,x_ipLanguage=VERILOG,x_ipSimLanguage=MIXED,C_S_AXI_LITE_ADDR_WIDTH=6,C_S_AXI_LITE_DATA_WIDTH=32,C_AXI_LITE_IS_ASYNC=0,C_M_AXI_ADDR_WIDTH=32,C_M_AXI_DATA_WIDTH=32,C_M_AXI_MAX_BURST_LEN=16,C_INCLUDE_DRE=0,C_USE_DATAMOVER_LITE=0,C_READ_ADDR_PIPE_DEPTH=4,C_WRITE_ADDR_PIPE_DEPTH=4,C_INCLUDE_SF=0,C_INCLUDE_SG=1,C_M_AXI_SG_ADDR_WIDTH=32,C_M_AXI_SG_DATA_WIDTH=32,C_DLYTMR_RESOLUTION=256,C_FAMILY=zynq}";
end axi_cdma_0;

architecture STRUCTURE of axi_cdma_0 is
  attribute C_AXI_LITE_IS_ASYNC : integer;
  attribute C_AXI_LITE_IS_ASYNC of U0 : label is 0;
  attribute C_DLYTMR_RESOLUTION : integer;
  attribute C_DLYTMR_RESOLUTION of U0 : label is 256;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_INCLUDE_DRE : integer;
  attribute C_INCLUDE_DRE of U0 : label is 0;
  attribute C_INCLUDE_SF : integer;
  attribute C_INCLUDE_SF of U0 : label is 0;
  attribute C_INCLUDE_SG : integer;
  attribute C_INCLUDE_SG of U0 : label is 1;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of U0 : label is "axi_cdma";
  attribute C_M_AXI_ADDR_WIDTH : integer;
  attribute C_M_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of U0 : label is 32;
  attribute C_M_AXI_MAX_BURST_LEN : integer;
  attribute C_M_AXI_MAX_BURST_LEN of U0 : label is 16;
  attribute C_M_AXI_SG_ADDR_WIDTH : integer;
  attribute C_M_AXI_SG_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_SG_DATA_WIDTH : integer;
  attribute C_M_AXI_SG_DATA_WIDTH of U0 : label is 32;
  attribute C_READ_ADDR_PIPE_DEPTH : integer;
  attribute C_READ_ADDR_PIPE_DEPTH of U0 : label is 4;
  attribute C_S_AXI_LITE_ADDR_WIDTH : integer;
  attribute C_S_AXI_LITE_ADDR_WIDTH of U0 : label is 6;
  attribute C_S_AXI_LITE_DATA_WIDTH : integer;
  attribute C_S_AXI_LITE_DATA_WIDTH of U0 : label is 32;
  attribute C_USE_DATAMOVER_LITE : integer;
  attribute C_USE_DATAMOVER_LITE of U0 : label is 0;
  attribute C_WRITE_ADDR_PIPE_DEPTH : integer;
  attribute C_WRITE_ADDR_PIPE_DEPTH of U0 : label is 4;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
U0: entity work.\axi_cdma_0_axi_cdma__parameterized0\
    port map (
      cdma_introut => cdma_introut,
      cdma_tvect_out(31 downto 0) => cdma_tvect_out(31 downto 0),
      m_axi_aclk => m_axi_aclk,
      m_axi_araddr(31 downto 0) => m_axi_araddr(31 downto 0),
      m_axi_arburst(1 downto 0) => m_axi_arburst(1 downto 0),
      m_axi_arcache(3 downto 0) => m_axi_arcache(3 downto 0),
      m_axi_arlen(7 downto 0) => m_axi_arlen(7 downto 0),
      m_axi_arprot(2 downto 0) => m_axi_arprot(2 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arsize(2 downto 0) => m_axi_arsize(2 downto 0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awaddr(31 downto 0) => m_axi_awaddr(31 downto 0),
      m_axi_awburst(1 downto 0) => m_axi_awburst(1 downto 0),
      m_axi_awcache(3 downto 0) => m_axi_awcache(3 downto 0),
      m_axi_awlen(7 downto 0) => m_axi_awlen(7 downto 0),
      m_axi_awprot(2 downto 0) => m_axi_awprot(2 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awsize(2 downto 0) => m_axi_awsize(2 downto 0),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      m_axi_sg_araddr(31 downto 0) => m_axi_sg_araddr(31 downto 0),
      m_axi_sg_arburst(1 downto 0) => m_axi_sg_arburst(1 downto 0),
      m_axi_sg_arcache(3 downto 0) => m_axi_sg_arcache(3 downto 0),
      m_axi_sg_arlen(7 downto 0) => m_axi_sg_arlen(7 downto 0),
      m_axi_sg_arprot(2 downto 0) => m_axi_sg_arprot(2 downto 0),
      m_axi_sg_arready => m_axi_sg_arready,
      m_axi_sg_arsize(2 downto 0) => m_axi_sg_arsize(2 downto 0),
      m_axi_sg_arvalid => m_axi_sg_arvalid,
      m_axi_sg_awaddr(31 downto 0) => m_axi_sg_awaddr(31 downto 0),
      m_axi_sg_awburst(1 downto 0) => m_axi_sg_awburst(1 downto 0),
      m_axi_sg_awcache(3 downto 0) => m_axi_sg_awcache(3 downto 0),
      m_axi_sg_awlen(7 downto 0) => m_axi_sg_awlen(7 downto 0),
      m_axi_sg_awprot(2 downto 0) => m_axi_sg_awprot(2 downto 0),
      m_axi_sg_awready => m_axi_sg_awready,
      m_axi_sg_awsize(2 downto 0) => m_axi_sg_awsize(2 downto 0),
      m_axi_sg_awvalid => m_axi_sg_awvalid,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      m_axi_sg_rdata(31 downto 0) => m_axi_sg_rdata(31 downto 0),
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rready => m_axi_sg_rready,
      m_axi_sg_rresp(1 downto 0) => m_axi_sg_rresp(1 downto 0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      m_axi_sg_wdata(31 downto 0) => m_axi_sg_wdata(31 downto 0),
      m_axi_sg_wlast => m_axi_sg_wlast,
      m_axi_sg_wready => m_axi_sg_wready,
      m_axi_sg_wstrb(3 downto 0) => m_axi_sg_wstrb(3 downto 0),
      m_axi_sg_wvalid => m_axi_sg_wvalid,
      m_axi_wdata(31 downto 0) => m_axi_wdata(31 downto 0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(3 downto 0) => m_axi_wstrb(3 downto 0),
      m_axi_wvalid => m_axi_wvalid,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(5 downto 0) => s_axi_lite_araddr(5 downto 0),
      s_axi_lite_aresetn => s_axi_lite_aresetn,
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(5 downto 0) => s_axi_lite_awaddr(5 downto 0),
      s_axi_lite_awready => s_axi_lite_awready,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bresp(1 downto 0) => s_axi_lite_bresp(1 downto 0),
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_rresp(1 downto 0) => s_axi_lite_rresp(1 downto 0),
      s_axi_lite_rvalid => s_axi_lite_rvalid,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wready => s_axi_lite_wready,
      s_axi_lite_wvalid => s_axi_lite_wvalid
    );
end STRUCTURE;
