

================================================================
== Vivado HLS Report for 'hs2axis'
================================================================
* Date:           Tue Aug 13 16:19:25 2019

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        pool_stream
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  50.00|     19.57|        6.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  203|  203|  203|  203|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  201|  201|         3|          1|          1|   200|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      6|      0|    195|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    123|
|Register         |        -|      -|    307|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      6|    307|    318|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      7|   ~0  |      1|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |tmp1_fu_114_p2                    |     *    |      3|  0|  20|          32|          32|
    |tmp_s_fu_120_p2                   |     *    |      3|  0|  20|          32|          32|
    |i_2_fu_141_p2                     |     +    |      0|  0|  38|          31|           1|
    |tmp_16_fu_126_p2                  |     +    |      0|  0|  39|          32|           2|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_io                |    and   |      0|  0|   2|           1|           1|
    |out_V_data_V_1_load_A             |    and   |      0|  0|   2|           1|           1|
    |out_V_data_V_1_load_B             |    and   |      0|  0|   2|           1|           1|
    |out_V_last_1_load_A               |    and   |      0|  0|   2|           1|           1|
    |out_V_last_1_load_B               |    and   |      0|  0|   2|           1|           1|
    |out_V_data_V_1_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |out_V_last_1_state_cmp_full       |   icmp   |      0|  0|   8|           2|           1|
    |tmp_17_fu_136_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |tmp_last_fu_147_p2                |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5                   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      6|  0| 195|         209|         147|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_reg_103                |   9|          2|   31|         62|
    |in_V_V_blk_n             |   9|          2|    1|          2|
    |out_V_data_V_1_data_out  |   9|          2|  128|        256|
    |out_V_data_V_1_state     |  15|          3|    2|          6|
    |out_V_last_1_data_out    |   9|          2|    1|          2|
    |out_V_last_1_state       |  15|          3|    2|          6|
    |out_r_TDATA_blk_n        |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 123|         26|  170|        346|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+-----+----+-----+-----------+
    |             Name             |  FF | LUT| Bits| Const Bits|
    +------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                     |    3|   0|    3|          0|
    |ap_done_reg                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |    1|   0|    1|          0|
    |i_reg_103                     |   31|   0|   31|          0|
    |out_V_data_V_1_payload_A      |  128|   0|  128|          0|
    |out_V_data_V_1_payload_B      |  128|   0|  128|          0|
    |out_V_data_V_1_sel_rd         |    1|   0|    1|          0|
    |out_V_data_V_1_sel_wr         |    1|   0|    1|          0|
    |out_V_data_V_1_state          |    2|   0|    2|          0|
    |out_V_last_1_payload_A        |    1|   0|    1|          0|
    |out_V_last_1_payload_B        |    1|   0|    1|          0|
    |out_V_last_1_sel_rd           |    1|   0|    1|          0|
    |out_V_last_1_sel_wr           |    1|   0|    1|          0|
    |out_V_last_1_state            |    2|   0|    2|          0|
    |tmp_17_reg_162                |    1|   0|    1|          0|
    |tmp_17_reg_162_pp0_iter1_reg  |    1|   0|    1|          0|
    |tmp_last_reg_171              |    1|   0|    1|          0|
    +------------------------------+-----+----+-----+-----------+
    |Total                         |  307|   0|  307|          0|
    +------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |    hs2axis   | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |    hs2axis   | return value |
|ap_start        |  in |    1| ap_ctrl_hs |    hs2axis   | return value |
|ap_done         | out |    1| ap_ctrl_hs |    hs2axis   | return value |
|ap_continue     |  in |    1| ap_ctrl_hs |    hs2axis   | return value |
|ap_idle         | out |    1| ap_ctrl_hs |    hs2axis   | return value |
|ap_ready        | out |    1| ap_ctrl_hs |    hs2axis   | return value |
|in_V_V_dout     |  in |  128|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |    in_V_V    |    pointer   |
|out_r_TDATA     | out |  128|    axis    | out_V_data_V |    pointer   |
|out_r_TVALID    | out |    1|    axis    |  out_V_last  |    pointer   |
|out_r_TREADY    |  in |    1|    axis    |  out_V_last  |    pointer   |
|out_r_TLAST     | out |    1|    axis    |  out_V_last  |    pointer   |
|ch_div_K        |  in |   32|  ap_stable |   ch_div_K   |    scalar    |
|height_out      |  in |   32|  ap_stable |  height_out  |    scalar    |
|width_out       |  in |   32|  ap_stable |   width_out  |    scalar    |
+----------------+-----+-----+------------+--------------+--------------+

