
*** Running vivado
    with args -log LutDelayLine.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source LutDelayLine.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source LutDelayLine.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1184.117 ; gain = 73.000 ; free physical = 3128 ; free virtual = 10739
INFO: [Synth 8-638] synthesizing module 'LutDelayLine' [/home/arkady/Documents/Vivado Projects/TDCTwoStage/TDCTwoStage.srcs/sources_1/ip/LutDelayLine/synth/LutDelayLine.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'LutDelayLine' (4#1) [/home/arkady/Documents/Vivado Projects/TDCTwoStage/TDCTwoStage.srcs/sources_1/ip/LutDelayLine/synth/LutDelayLine.vhd:67]
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1228.617 ; gain = 117.500 ; free physical = 3137 ; free virtual = 10747
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1228.617 ; gain = 117.500 ; free physical = 3137 ; free virtual = 10747
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1622.578 ; gain = 1.000 ; free physical = 2763 ; free virtual = 10374
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1622.578 ; gain = 511.461 ; free physical = 2847 ; free virtual = 10458
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1622.578 ; gain = 511.461 ; free physical = 2847 ; free virtual = 10458
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1622.578 ; gain = 511.461 ; free physical = 2849 ; free virtual = 10460
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1622.578 ; gain = 511.461 ; free physical = 2848 ; free virtual = 10459
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1622.578 ; gain = 511.461 ; free physical = 2848 ; free virtual = 10459
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1623.578 ; gain = 512.461 ; free physical = 2723 ; free virtual = 10334
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1623.578 ; gain = 512.461 ; free physical = 2723 ; free virtual = 10334
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1642.609 ; gain = 531.492 ; free physical = 2722 ; free virtual = 10332
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1642.609 ; gain = 531.492 ; free physical = 2722 ; free virtual = 10333
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1642.609 ; gain = 531.492 ; free physical = 2722 ; free virtual = 10333
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1642.609 ; gain = 531.492 ; free physical = 2722 ; free virtual = 10333
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1642.609 ; gain = 531.492 ; free physical = 2722 ; free virtual = 10333
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1642.609 ; gain = 531.492 ; free physical = 2722 ; free virtual = 10333
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1642.609 ; gain = 531.492 ; free physical = 2722 ; free virtual = 10333

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |SRL16E |     1|
|2     |FDRE   |     2|
+------+-------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1642.609 ; gain = 531.492 ; free physical = 2722 ; free virtual = 10333
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1647.609 ; gain = 557.078 ; free physical = 2731 ; free virtual = 10342
