Microsemi Libero Software
Version: 11.9.6.7
Release: v11.9 SP6

Info: The design
      C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\designe\
      r\impl1\top.adb was last modified by software version 11.9.6.7.
Opened an existing Libero design
C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\designer\impl\
1\top.adb.
'BA_NAME' set to 'top_ba'
'KEEP_EXISTING_PHYSICAL_CONSTRAINTS' set to '1'
'SDC_IMPORT_MERGE' set to '1'
'IDE_DESIGNERVIEW_NAME' set to 'Impl1'
'IDE_DESIGNERVIEW_COUNT' set to '1'
'IDE_DESIGNERVIEW_REV0' set to 'Impl1'
'IDE_DESIGNERVIEW_REVNUM0' set to '1'
'IDE_DESIGNERVIEW_ROOTDIR' set to
'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\designer'
'IDE_DESIGNERVIEW_LASTREV' set to '1'

The Execute Script command succeeded ( 00:00:00 )
Warning: The following files already exist:
         
         C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\desi\
         gner\impl1\top.pdb
         
         Do you want to replace the files? [YES]
***** Layout Variables *********************************************

Mode: TIMING_DRIVEN
Power-driven Layout: OFF
Incremental Placement: OFF
Incremental Route: OFF


Info: I/O Bank Assigner detected (2) out of (4) I/O Bank(s) with locked I/O technologies.

Running I/O Bank Assigner.

I/O Bank Assigner completed successfully.
 

Planning global net placement...


Global net placement completed successfully.

                        o - o - o - o - o - o

Timing-driven Placer Started: Sat Apr 22 14:58:45 2023

Placer Finished: Sat Apr 22 14:58:51 2023
Total Placer CPU Time:     00:00:06

                        o - o - o - o - o - o


Timing-driven Router 
Design: top                             Started: Sat Apr 22 14:58:52 2023

 
Iterative improvement...

Timing-driven Router completed successfully.

Design: top                             
Finished: Sat Apr 22 14:58:57 2023
Total CPU Time:     00:00:03            Total Elapsed Time: 00:00:05
Total Memory Usage: 172.0 Mbytes
                        o - o - o - o - o - o

Loading the Timing data for the design.
Finished loading the Timing data.

The Layout command succeeded ( 00:00:14 )

The Export-map command succeeded ( 00:00:05 )
Warning: Overwriting the existing file:
         C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\desi\
         gner\impl1\top.pdb.
Wrote to the file:
C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\designer\impl\
1\top.pdb
CHECKSUM: 8ACA

The Generate programming file command succeeded ( 00:00:19 )
Design saved to file
C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\designer\impl\
1\top.adb.
Wrote pin report to file:
C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\designer\impl\
1\top_report_pin_byname.txt

The Report command succeeded ( 00:00:00 )
Wrote pin report to file:
C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\designer\impl\
1\top_report_pin_bynumber.txt

The Report command succeeded ( 00:00:01 )

The Execute Script command succeeded ( 00:00:01 )
Design closed.

