<!DOCTYPE html>
<html>
 <head>
  <meta charset="utf-8" />
  <title>ARM tricks - Forums - ASM Community</title>
  <link rel="stylesheet" type="text/css" href="../../../style.css" />
  <link rel="canonical" href="../?id=25603" />
     </head>
 <body>
  <div id="header">
   <h1><a href="../../../">ASM Community</a></h1>
  </div>
  <div id="content">
   <p class="breadcrumbs"><a href="../../../">Home</a> &raquo; <a href="../../">Forums</a> &raquo; <a href="../../board/?id=3">MAIN</a> &raquo; <a href="../?id=25603">ARM tricks</a></p>
   <div class="post" id="post-186919">
    <div class="subject"><a href="#post-186919">ARM tricks</a></div>
    <div class="body">Hello all,<br /><br />I&#39;ve programmed Intel asm for a while, but I&#39;m new to ARM stuff. I found lots of nice tutes on the net, but I just can&#39;t figure out the idea behind the code I found in a program called vgagapi. It&#39;s for PocketPC, and the code is in a pixel copy loop.<br /><br /><pre><code>...<br />	ldr&nbsp; r0,<br />	ldr&nbsp; r1,<br />	ldr&nbsp; r2,<br />	ldr&nbsp; r3,<br />	ldr&nbsp; r0,<br />	ldr&nbsp; r1,<br />	ldr&nbsp; r2,<br />	ldr&nbsp; r3,<br />	ldr&nbsp; r0,<br />	ldr&nbsp; r1,<br />	ldr&nbsp; r2,<br />	ldr&nbsp; r3,<br />...</code></pre><br /><br />I&#39;m sure it has something to do with caching, but what is it?<br /></div>
    <div class="meta">Posted on 2006-12-11 06:59:33 by dzolee</div>
   </div>
   <div class="post" id="post-186921">
    <div class="subject"><a href="#post-186921">Re: ARM tricks</a></div>
    <div class="body">Just a guess: it is touching every 16th byte of memory to prefetch a cache line.</div>
    <div class="meta">Posted on 2006-12-11 12:28:14 by Dr. Manhattan</div>
   </div>
   <div class="post" id="post-186923">
    <div class="subject"><a href="#post-186923">Re: ARM tricks</a></div>
    <div class="body">True, and the speedup against the simple<br /><pre><code><br />; note: custom macro-preprocessor here<br />testloop:<br />	push r14<br />	push r0-r12<br />	mov r14,4608<br />	add r14,r14,46<br />	@@:<br />	subs r14,r14,1<br />	ldmia r1!,{r2-r12} ; 44 bytes<br />	stmia r0!,{r2-r12}<br />	bne @B<br />	pop r0-r12<br />	pop r15<br /></code></pre><br />is 445ms against 560ms<br />(100 times copying a 320x320 16bpp screen from backbuffer to frontbuffer)<br />That makes 44MB/s BW against 35MB/s<br /><br />P.S: fused it in my memcpy() proc, at 320bytes/iteration, and achieved 420ms. Without caching, the proc was taking 720ms &gt;_&lt; . Hmm, now there&#39;s much more to do in my games&#39; game-loop with those extra 160ms/s :D . </div>
    <div class="meta">Posted on 2006-12-11 15:29:20 by Ultrano</div>
   </div>
   <div class="post" id="post-186925">
    <div class="subject"><a href="#post-186925">Re: ARM tricks</a></div>
    <div class="body">thanks a lot.<br /></div>
    <div class="meta">Posted on 2006-12-12 03:54:00 by dzolee</div>
   </div>
   <div class="post" id="post-186961">
    <div class="subject"><a href="#post-186961">Re: ARM tricks</a></div>
    <div class="body">Hi guys<br /><br />I am interested in this topic, but i think i didnt quite get it. Where do you put the sequence that touches the memory, before the copy loop? And if its a &#39;move&#39; memory routine, should i touch the source buffer, destination buffer or both?<br />Like in the Ultrano&#39;s example loop, where do you put the 16 &#39;ldr r0,&#39; instructions?<br /><br /><br />Eugen<br /></div>
    <div class="meta">Posted on 2006-12-15 03:23:34 by Eugen</div>
   </div>
   <div class="post" id="post-186962">
    <div class="subject"><a href="#post-186962">Re: ARM tricks</a></div>
    <div class="body">The sequence touches 256 bytes. So, put it inside the loop, right before the series of ldmia/stmia pairs. So, in each loop you: first touch the source&#39;s 256 bytes, then copy 256 bytes. <br /><br />And it seems with more than 256 bytes at a time, you can get better results. <br /><br />You won&#39;t need to touch the destination if the destination is 4-byte aligned, you&#39;ll just waste cycles (the &quot;write-through&quot; RAM access schematic won&#39;t need the previous data of the destination). I guess you&#39;ll improve performance if you touch the destination in the case it is not 4-byte aligned. But I haven&#39;t tested it yet. </div>
    <div class="meta">Posted on 2006-12-15 03:39:52 by Ultrano</div>
   </div>
   <div class="post" id="post-186963">
    <div class="subject"><a href="#post-186963">Re: ARM tricks</a></div>
    <div class="body"><br />Ultrano, thanks for your explanations. However, i&#39;ve done what you suggested, but i dont get any speed improvements with the sequence outlined with &#39;*&#39;, but instead i get a slowdown of about 10%. Do you have any idea what i do wrong?<br /><br /><pre><code><br /><br />SpeedUp_Test1<br />	stmfd	SP!,{r0-r12,lr}<br />	<br />	ldr		r0,=buff1<br />	ldr		r1,=buff2<br />	mov		r14,#4096<br />	<br />loop_copy<br />	<br />	sub		r14,r14,#256<br />	<br />;************************<br />	ldr&nbsp; r4,<br />	ldr&nbsp; r5,<br />	ldr&nbsp; r2,<br />	ldr&nbsp; r3,<br />	ldr&nbsp; r4,<br />	ldr&nbsp; r5,<br />	ldr&nbsp; r2,<br />	ldr&nbsp; r3,<br />	ldr&nbsp; r4,<br />	ldr&nbsp; r5,<br />	ldr&nbsp; r2,<br />	ldr&nbsp; r3,<br />;************************<br />	<br />	ldmia	r0!,{r2-r12}	;52<br />	stmia	r1!,{r2-r12}<br />	<br />	ldmia	r0!,{r2-r12}	;52*2=104<br />	stmia	r1!,{r2-r12}<br />	<br />	ldmia	r0!,{r2-r12}	;52*3=156<br />	stmia	r1!,{r2-r12}<br />	<br />	ldmia	r0!,{r2-r12}	;52*4=208<br />	stmia	r1!,{r2-r12}<br />	<br />	ldmia	r0!,{r2-r11}	;52*4+48=256<br />	stmia	r1!,{r2-r11}<br />	<br />	cmp		r14,#256<br />	bgt		loop_copy<br />	<br />	<br />	ldmfd	SP!,{r0-r12,pc}<br />	<br /></code></pre><br /><br />Eugen<br /></div>
    <div class="meta">Posted on 2006-12-15 04:16:26 by Eugen</div>
   </div>
   <div class="post" id="post-186964">
    <div class="subject"><a href="#post-186964">Re: ARM tricks</a></div>
    <div class="body">Hmm... what is the cpu and chipset you&#39;re testing on?<br />I&#39;m on ARM9 inside a PXA255 400MHz, 100MHz SDRAM. <br />Btw, note you&#39;ve skipped<br />ldr&nbsp; r2,<br />and your cmp should be placed several lines above. </div>
    <div class="meta">Posted on 2006-12-15 04:30:24 by Ultrano</div>
   </div>
   <div class="post" id="post-186966">
    <div class="subject"><a href="#post-186966">Re: ARM tricks</a></div>
    <div class="body"><div class="quote"><br />Btw, note you&#39;ve skipped<br />ldr&nbsp; r2,<br />and your cmp should be placed several lines above.<br /></div><br /><br />Yep, fixed those, no change.&nbsp; :)<br /><br />The CPU is an ARM 946-E. The CPU is inside a custom chip, developed by my company. I noted in the booting area of the code (which i didnt write) that only the Instruction cache is enabled, but the buffers in my test are placed in the code area, right after the code i pasted here.<br /><br /></div>
    <div class="meta">Posted on 2006-12-15 04:44:10 by Eugen</div>
   </div>
   <div class="post" id="post-186968">
    <div class="subject"><a href="#post-186968">Re: ARM tricks</a></div>
    <div class="body">The cpu won&#39;t cache that data no matter where it is, then. The two caches are independent, and at one time you can have both caches have the same contents! <br />For this reason putting data inlined in your code is not good... which GCC does heavily ...</div>
    <div class="meta">Posted on 2006-12-15 04:58:05 by Ultrano</div>
   </div>
  </div>
 </body>
</html>