$date
	Sat Feb 22 18:38:21 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module async_sync_reset_tb $end
$var wire 1 ! out_sync $end
$var wire 1 " out_async $end
$var reg 1 # clk $end
$var reg 1 $ in $end
$var reg 1 % rst $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 1 $ in $end
$var wire 1 % rst $end
$var reg 1 " out_async $end
$var reg 1 ! out_sync $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%
0$
0#
0"
0!
$end
#5
1#
#10
0#
1$
#15
1"
1!
1#
#20
0#
#25
1#
#30
0"
0#
0%
#35
0!
1#
#40
0#
#45
1"
1!
1#
1%
#50
0#
#55
1#
#60
0#
#65
1#
#70
0#
#75
1#
#80
0#
#85
1#
#90
0#
#95
1#
#100
0#
#105
1#
#110
0#
#115
1#
#120
0#
#125
1#
#130
0#
#135
1#
#140
0#
#145
1#
#150
0#
#155
1#
#160
0#
#165
1#
#170
0#
#175
1#
#180
0#
#185
1#
#190
0#
#195
1#
#200
0#
