#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002203f5135b0 .scope module, "non_restoring_division_topmodule" "non_restoring_division_topmodule" 2 4;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "dividend";
    .port_info 2 /INPUT 16 "divisor";
    .port_info 3 /INPUT 1 "start";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 16 "quotient";
    .port_info 6 /OUTPUT 17 "remainder";
    .port_info 7 /OUTPUT 1 "done";
o000002203f562638 .functor BUFZ 1, C4<z>; HiZ drive
v000002203f5bf1e0_0 .net "clk", 0 0, o000002203f562638;  0 drivers
v000002203f5bef60_0 .net "count_enable", 0 0, v000002203f5569d0_0;  1 drivers
o000002203f562c08 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v000002203f5bf3c0_0 .net "dividend", 15 0, o000002203f562c08;  0 drivers
o000002203f563958 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v000002203f5bdca0_0 .net "divisor", 15 0, o000002203f563958;  0 drivers
v000002203f5bf460_0 .net "done", 0 0, v000002203f5bf320_0;  1 drivers
v000002203f5bf5a0_0 .net "ld_A", 0 0, v000002203f557330_0;  1 drivers
v000002203f5bf640_0 .net "ld_Q", 0 0, v000002203f556bb0_0;  1 drivers
v000002203f5bd840_0 .net "quotient", 15 0, v000002203f5b2cc0_0;  1 drivers
v000002203f5bd8e0_0 .net "remainder", 16 0, v000002203f5b18c0_0;  1 drivers
o000002203f562788 .functor BUFZ 1, C4<z>; HiZ drive
v000002203f5bda20_0 .net "rst", 0 0, o000002203f562788;  0 drivers
v000002203f5bdac0_0 .net "select_A", 0 0, v000002203f556d90_0;  1 drivers
v000002203f5bdf20_0 .net "select_Q", 0 0, v000002203f556570_0;  1 drivers
v000002203f5bdfc0_0 .net "shift_left_enable_a", 0 0, v000002203f5b1a00_0;  1 drivers
v000002203f5c29e0_0 .net "shift_left_enable_q", 0 0, v000002203f5b1fa0_0;  1 drivers
o000002203f562878 .functor BUFZ 1, C4<z>; HiZ drive
v000002203f5c1e00_0 .net "start", 0 0, o000002203f562878;  0 drivers
S_000002203f513740 .scope module, "controlpath" "non_restoring_division_control_path" 2 42, 3 2 0, S_000002203f5135b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "done";
    .port_info 4 /OUTPUT 1 "count_enable";
    .port_info 5 /OUTPUT 1 "select_A";
    .port_info 6 /OUTPUT 1 "select_Q";
    .port_info 7 /OUTPUT 1 "ld_A";
    .port_info 8 /OUTPUT 1 "ld_Q";
    .port_info 9 /OUTPUT 1 "shift_left_enable_a";
    .port_info 10 /OUTPUT 1 "shift_left_enable_q";
P_000002203f539cf0 .param/l "correctnes_check" 0 3 25, C4<111>;
P_000002203f539d28 .param/l "idle" 0 3 18, C4<000>;
P_000002203f539d60 .param/l "load" 0 3 19, C4<001>;
P_000002203f539d98 .param/l "load_wait" 0 3 20, C4<010>;
P_000002203f539dd0 .param/l "shift_a" 0 3 21, C4<011>;
P_000002203f539e08 .param/l "shift_q" 0 3 23, C4<101>;
P_000002203f539e40 .param/l "wait_a" 0 3 22, C4<100>;
P_000002203f539e78 .param/l "wait_q" 0 3 24, C4<110>;
v000002203f556890_0 .net "clk", 0 0, o000002203f562638;  alias, 0 drivers
v000002203f5569d0_0 .var "count_enable", 0 0;
v000002203f5571f0_0 .net "done", 0 0, v000002203f5bf320_0;  alias, 1 drivers
v000002203f557330_0 .var "ld_A", 0 0;
v000002203f556bb0_0 .var "ld_Q", 0 0;
v000002203f556b10_0 .var "next_state", 2 0;
v000002203f556750_0 .var "present_state", 2 0;
v000002203f556cf0_0 .net "rst", 0 0, o000002203f562788;  alias, 0 drivers
v000002203f556d90_0 .var "select_A", 0 0;
v000002203f556570_0 .var "select_Q", 0 0;
v000002203f5b1a00_0 .var "shift_left_enable_a", 0 0;
v000002203f5b1fa0_0 .var "shift_left_enable_q", 0 0;
v000002203f5b2180_0 .net "start", 0 0, o000002203f562878;  alias, 0 drivers
E_000002203f50fce0 .event anyedge, v000002203f556750_0;
E_000002203f50fd20 .event anyedge, v000002203f5b2180_0, v000002203f556750_0;
E_000002203f50f3e0 .event posedge, v000002203f556cf0_0, v000002203f556890_0;
S_000002203f539f80 .scope module, "datapath" "non_restoring_division_datapath" 2 25, 4 14 0, S_000002203f5135b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "dividend";
    .port_info 3 /INPUT 16 "divisor";
    .port_info 4 /INPUT 1 "select_A";
    .port_info 5 /INPUT 1 "select_Q";
    .port_info 6 /INPUT 1 "ld_A";
    .port_info 7 /INPUT 1 "ld_Q";
    .port_info 8 /INPUT 1 "shift_left_enable_a";
    .port_info 9 /INPUT 1 "shift_left_enable_q";
    .port_info 10 /INPUT 1 "count_enable";
    .port_info 11 /OUTPUT 16 "quotient";
    .port_info 12 /OUTPUT 17 "remainder";
    .port_info 13 /OUTPUT 1 "done";
v000002203f5bdde0_0 .net "A", 16 0, v000002203f5b2220_0;  1 drivers
v000002203f5bdd40_0 .net "Q", 15 0, v000002203f5b1320_0;  1 drivers
L_000002203f5d00d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002203f5be060_0 .net/2u *"_ivl_2", 0 0, L_000002203f5d00d0;  1 drivers
L_000002203f5d0118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002203f5be380_0 .net/2u *"_ivl_6", 0 0, L_000002203f5d0118;  1 drivers
v000002203f5bf0a0_0 .net "adder_out", 16 0, v000002203f5b2540_0;  1 drivers
v000002203f5bed80_0 .net "clk", 0 0, o000002203f562638;  alias, 0 drivers
v000002203f5bd7a0_0 .net "complete", 0 0, v000002203f5b15a0_0;  1 drivers
v000002203f5be1a0_0 .net "count", 3 0, v000002203f5b1b40_0;  1 drivers
v000002203f5be9c0_0 .net "count_enable", 0 0, v000002203f5569d0_0;  alias, 1 drivers
v000002203f5beb00_0 .net "dividend", 15 0, o000002203f562c08;  alias, 0 drivers
v000002203f5be420_0 .net "divisor", 15 0, o000002203f563958;  alias, 0 drivers
v000002203f5bf320_0 .var "done", 0 0;
v000002203f5be920_0 .net "ld_A", 0 0, v000002203f557330_0;  alias, 1 drivers
v000002203f5be4c0_0 .net "ld_Q", 0 0, v000002203f556bb0_0;  alias, 1 drivers
v000002203f5be560_0 .net "mux_out_1", 16 0, v000002203f5b2d60_0;  1 drivers
v000002203f5bea60_0 .net "mux_out_2", 16 0, v000002203f5b24a0_0;  1 drivers
v000002203f5bd980_0 .net "mux_out_3", 15 0, v000002203f5b2b80_0;  1 drivers
v000002203f5beba0_0 .net "quotient", 15 0, v000002203f5b2cc0_0;  alias, 1 drivers
v000002203f5bf140_0 .net "remainder", 16 0, v000002203f5b18c0_0;  alias, 1 drivers
v000002203f5bf280_0 .net "rst", 0 0, o000002203f562788;  alias, 0 drivers
v000002203f5be600_0 .net "select_A", 0 0, v000002203f556d90_0;  alias, 1 drivers
v000002203f5be100_0 .net "select_Q", 0 0, v000002203f556570_0;  alias, 1 drivers
v000002203f5bec40_0 .net "shift_left_enable_a", 0 0, v000002203f5b1a00_0;  alias, 1 drivers
v000002203f5bee20_0 .net "shift_left_enable_q", 0 0, v000002203f5b1fa0_0;  alias, 1 drivers
v000002203f5bdb60_0 .net "shift_register_out_a", 16 0, v000002203f5be7e0_0;  1 drivers
v000002203f5beec0_0 .net "shift_register_out_q", 15 0, v000002203f5be6a0_0;  1 drivers
v000002203f5bde80_0 .net "subtractor_out", 16 0, v000002203f5bf500_0;  1 drivers
L_000002203f5c2f80 .concat [ 16 1 0 0], o000002203f563958, L_000002203f5d00d0;
L_000002203f5c1b80 .concat [ 16 1 0 0], o000002203f563958, L_000002203f5d0118;
L_000002203f5c33e0 .part v000002203f5be7e0_0, 16, 1;
S_000002203f532a70 .scope module, "A_reg" "register_a" 4 55, 5 2 0, S_000002203f539f80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "ld_register";
    .port_info 3 /INPUT 17 "input_data";
    .port_info 4 /OUTPUT 17 "output_data";
v000002203f5b1820_0 .net "clk", 0 0, o000002203f562638;  alias, 0 drivers
v000002203f5b20e0_0 .net "input_data", 16 0, v000002203f5b2d60_0;  alias, 1 drivers
v000002203f5b2860_0 .net "ld_register", 0 0, v000002203f557330_0;  alias, 1 drivers
v000002203f5b2220_0 .var "output_data", 16 0;
v000002203f5b0f60_0 .net "rst", 0 0, o000002203f562788;  alias, 0 drivers
S_000002203f532c00 .scope module, "Q_reg" "register_q" 4 64, 6 3 0, S_000002203f539f80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "ld_register";
    .port_info 3 /INPUT 16 "input_data";
    .port_info 4 /OUTPUT 16 "output_data";
v000002203f5b2ae0_0 .net "clk", 0 0, o000002203f562638;  alias, 0 drivers
v000002203f5b1be0_0 .net "input_data", 15 0, o000002203f562c08;  alias, 0 drivers
v000002203f5b1460_0 .net "ld_register", 0 0, v000002203f556bb0_0;  alias, 1 drivers
v000002203f5b1320_0 .var "output_data", 15 0;
v000002203f5b1500_0 .net "rst", 0 0, o000002203f562788;  alias, 0 drivers
S_000002203f52e840 .scope module, "adder1" "adder" 4 84, 7 2 0, S_000002203f539f80;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "A";
    .port_info 1 /INPUT 17 "B";
    .port_info 2 /OUTPUT 17 "sum";
v000002203f5b22c0_0 .net "A", 16 0, v000002203f5be7e0_0;  alias, 1 drivers
v000002203f5b2900_0 .net "B", 16 0, L_000002203f5c2f80;  1 drivers
v000002203f5b2540_0 .var "sum", 16 0;
E_000002203f50efe0 .event anyedge, v000002203f5b2900_0, v000002203f5b22c0_0;
S_000002203f52e9d0 .scope module, "cmp" "comparator" 4 133, 8 2 0, S_000002203f539f80;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 1 "equal";
v000002203f5b1dc0_0 .net "A", 3 0, v000002203f5b1b40_0;  alias, 1 drivers
L_000002203f5d0160 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v000002203f5b1c80_0 .net "B", 3 0, L_000002203f5d0160;  1 drivers
v000002203f5b15a0_0 .var "equal", 0 0;
E_000002203f510be0 .event anyedge, v000002203f5b1c80_0, v000002203f5b1dc0_0;
S_000002203f52e340 .scope module, "incrementer" "counter" 4 125, 9 2 0, S_000002203f539f80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "count_enable";
    .port_info 3 /OUTPUT 4 "count";
v000002203f5b2a40_0 .net "clk", 0 0, o000002203f562638;  alias, 0 drivers
v000002203f5b1b40_0 .var "count", 3 0;
v000002203f5b2040_0 .net "count_enable", 0 0, v000002203f5569d0_0;  alias, 1 drivers
v000002203f5b1e60_0 .net "rst", 0 0, o000002203f562788;  alias, 0 drivers
E_000002203f510de0 .event posedge, v000002203f556890_0;
S_000002203f52e4d0 .scope module, "mux1" "mux_2x1" 4 47, 10 2 0, S_000002203f539f80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "select";
    .port_info 1 /INPUT 17 "A";
    .port_info 2 /INPUT 17 "B";
    .port_info 3 /OUTPUT 17 "out";
L_000002203f5d0088 .functor BUFT 1, C4<00000000000000000>, C4<0>, C4<0>, C4<0>;
v000002203f5b1780_0 .net "A", 16 0, L_000002203f5d0088;  1 drivers
v000002203f5b2360_0 .net "B", 16 0, v000002203f5b24a0_0;  alias, 1 drivers
v000002203f5b2d60_0 .var "out", 16 0;
v000002203f5b1000_0 .net "select", 0 0, v000002203f556d90_0;  alias, 1 drivers
E_000002203f510e20 .event anyedge, v000002203f5b2360_0, v000002203f5b1780_0, v000002203f556d90_0;
S_000002203f54bf90 .scope module, "mux2" "mux_2x1" 4 98, 10 2 0, S_000002203f539f80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "select";
    .port_info 1 /INPUT 17 "A";
    .port_info 2 /INPUT 17 "B";
    .port_info 3 /OUTPUT 17 "out";
v000002203f5b1d20_0 .net "A", 16 0, v000002203f5b2540_0;  alias, 1 drivers
v000002203f5b2400_0 .net "B", 16 0, v000002203f5bf500_0;  alias, 1 drivers
v000002203f5b24a0_0 .var "out", 16 0;
v000002203f5b2e00_0 .net "select", 0 0, L_000002203f5c33e0;  1 drivers
E_000002203f50ff60 .event anyedge, v000002203f5b2400_0, v000002203f5b2540_0, v000002203f5b2e00_0;
S_000002203f54c120 .scope module, "mux3" "mux_2x1_16bit" 4 106, 11 2 0, S_000002203f539f80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "select";
    .port_info 1 /INPUT 16 "A";
    .port_info 2 /INPUT 16 "B";
    .port_info 3 /OUTPUT 16 "out";
v000002203f5b25e0_0 .net "A", 15 0, o000002203f562c08;  alias, 0 drivers
v000002203f5b2680_0 .net "B", 15 0, v000002203f5be6a0_0;  alias, 1 drivers
v000002203f5b2b80_0 .var "out", 15 0;
v000002203f5b1140_0 .net "select", 0 0, v000002203f556570_0;  alias, 1 drivers
E_000002203f53c050 .event anyedge, v000002203f5b2680_0, v000002203f5b1be0_0, v000002203f556570_0;
S_000002203f541420 .scope module, "quotient_reg" "register_q" 4 149, 6 3 0, S_000002203f539f80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "ld_register";
    .port_info 3 /INPUT 16 "input_data";
    .port_info 4 /OUTPUT 16 "output_data";
v000002203f5b1f00_0 .net "clk", 0 0, o000002203f562638;  alias, 0 drivers
v000002203f5b2c20_0 .net "input_data", 15 0, v000002203f5b1320_0;  alias, 1 drivers
v000002203f5b11e0_0 .net "ld_register", 0 0, v000002203f5b15a0_0;  alias, 1 drivers
v000002203f5b2cc0_0 .var "output_data", 15 0;
v000002203f5b10a0_0 .net "rst", 0 0, o000002203f562788;  alias, 0 drivers
S_000002203f5415b0 .scope module, "remainder_reg" "register_a" 4 140, 5 2 0, S_000002203f539f80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "ld_register";
    .port_info 3 /INPUT 17 "input_data";
    .port_info 4 /OUTPUT 17 "output_data";
v000002203f5b1280_0 .net "clk", 0 0, o000002203f562638;  alias, 0 drivers
v000002203f5b1960_0 .net "input_data", 16 0, v000002203f5b2220_0;  alias, 1 drivers
v000002203f5b2720_0 .net "ld_register", 0 0, v000002203f5b15a0_0;  alias, 1 drivers
v000002203f5b18c0_0 .var "output_data", 16 0;
v000002203f5b13c0_0 .net "rst", 0 0, o000002203f562788;  alias, 0 drivers
S_000002203f527600 .scope module, "shift_A_left" "shift_register_a" 4 73, 12 2 0, S_000002203f539f80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 17 "A";
    .port_info 3 /INPUT 16 "Q";
    .port_info 4 /INPUT 1 "shift_left_enable_a";
    .port_info 5 /OUTPUT 17 "shift_out";
v000002203f5b27c0_0 .net "A", 16 0, v000002203f5b2220_0;  alias, 1 drivers
v000002203f5b29a0_0 .net "Q", 15 0, v000002203f5b1320_0;  alias, 1 drivers
v000002203f5b1640_0 .net "clk", 0 0, o000002203f562638;  alias, 0 drivers
v000002203f5b16e0_0 .net "rst", 0 0, o000002203f562788;  alias, 0 drivers
v000002203f5b1aa0_0 .net "shift_left_enable_a", 0 0, v000002203f5b1a00_0;  alias, 1 drivers
v000002203f5be7e0_0 .var "shift_out", 16 0;
S_000002203f527790 .scope module, "shift_Q_left" "shift_register_q" 4 115, 13 1 0, S_000002203f539f80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "shift_left_enable_q";
    .port_info 3 /INPUT 16 "Q";
    .port_info 4 /INPUT 17 "A";
    .port_info 5 /OUTPUT 16 "shift_out";
v000002203f5be880_0 .net "A", 16 0, v000002203f5b24a0_0;  alias, 1 drivers
v000002203f5be240_0 .net "Q", 15 0, v000002203f5b1320_0;  alias, 1 drivers
v000002203f5be740_0 .net "clk", 0 0, o000002203f562638;  alias, 0 drivers
v000002203f5bf000_0 .net "rst", 0 0, o000002203f562788;  alias, 0 drivers
v000002203f5be2e0_0 .net "shift_left_enable_q", 0 0, v000002203f5b1fa0_0;  alias, 1 drivers
v000002203f5be6a0_0 .var "shift_out", 15 0;
S_000002203f525d70 .scope module, "subtractor1" "subtractor" 4 91, 14 2 0, S_000002203f539f80;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "A";
    .port_info 1 /INPUT 17 "B";
    .port_info 2 /OUTPUT 17 "difference";
v000002203f5bdc00_0 .net "A", 16 0, v000002203f5be7e0_0;  alias, 1 drivers
v000002203f5bece0_0 .net "B", 16 0, L_000002203f5c1b80;  1 drivers
v000002203f5bf500_0 .var "difference", 16 0;
E_000002203f53c2d0 .event anyedge, v000002203f5bece0_0, v000002203f5b22c0_0;
    .scope S_000002203f52e4d0;
T_0 ;
    %wait E_000002203f510e20;
    %load/vec4 v000002203f5b1000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000002203f5b1780_0;
    %store/vec4 v000002203f5b2d60_0, 0, 17;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002203f5b2360_0;
    %store/vec4 v000002203f5b2d60_0, 0, 17;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002203f532a70;
T_1 ;
    %wait E_000002203f50f3e0;
    %load/vec4 v000002203f5b0f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v000002203f5b2220_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002203f5b2860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000002203f5b20e0_0;
    %assign/vec4 v000002203f5b2220_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002203f532c00;
T_2 ;
    %wait E_000002203f50f3e0;
    %load/vec4 v000002203f5b1500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002203f5b1320_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002203f5b1460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000002203f5b1be0_0;
    %assign/vec4 v000002203f5b1320_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002203f527600;
T_3 ;
    %wait E_000002203f50f3e0;
    %load/vec4 v000002203f5b16e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v000002203f5be7e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002203f5b1aa0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v000002203f5b27c0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v000002203f5b29a0_0;
    %parti/s 1, 15, 5;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002203f5be7e0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002203f52e840;
T_4 ;
    %wait E_000002203f50efe0;
    %load/vec4 v000002203f5b22c0_0;
    %load/vec4 v000002203f5b2900_0;
    %add;
    %store/vec4 v000002203f5b2540_0, 0, 17;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000002203f525d70;
T_5 ;
    %wait E_000002203f53c2d0;
    %load/vec4 v000002203f5bdc00_0;
    %load/vec4 v000002203f5bece0_0;
    %sub;
    %store/vec4 v000002203f5bf500_0, 0, 17;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000002203f54bf90;
T_6 ;
    %wait E_000002203f50ff60;
    %load/vec4 v000002203f5b2e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000002203f5b1d20_0;
    %store/vec4 v000002203f5b24a0_0, 0, 17;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000002203f5b2400_0;
    %store/vec4 v000002203f5b24a0_0, 0, 17;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002203f54c120;
T_7 ;
    %wait E_000002203f53c050;
    %load/vec4 v000002203f5b1140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002203f5b25e0_0;
    %store/vec4 v000002203f5b2b80_0, 0, 16;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002203f5b2680_0;
    %store/vec4 v000002203f5b2b80_0, 0, 16;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002203f527790;
T_8 ;
    %wait E_000002203f50f3e0;
    %load/vec4 v000002203f5bf000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002203f5be6a0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000002203f5be2e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000002203f5be240_0;
    %parti/s 15, 0, 2;
    %load/vec4 v000002203f5be880_0;
    %parti/s 1, 16, 6;
    %inv;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002203f5be6a0_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002203f52e340;
T_9 ;
    %wait E_000002203f510de0;
    %load/vec4 v000002203f5b1e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002203f5b1b40_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000002203f5b1b40_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002203f5b1b40_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002203f52e9d0;
T_10 ;
    %wait E_000002203f510be0;
    %load/vec4 v000002203f5b1dc0_0;
    %load/vec4 v000002203f5b1c80_0;
    %cmp/e;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002203f5b15a0_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002203f5b15a0_0, 0, 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002203f5415b0;
T_11 ;
    %wait E_000002203f50f3e0;
    %load/vec4 v000002203f5b13c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v000002203f5b18c0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000002203f5b2720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000002203f5b1960_0;
    %assign/vec4 v000002203f5b18c0_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002203f541420;
T_12 ;
    %wait E_000002203f50f3e0;
    %load/vec4 v000002203f5b10a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002203f5b2cc0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000002203f5b11e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000002203f5b2c20_0;
    %assign/vec4 v000002203f5b2cc0_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000002203f513740;
T_13 ;
    %wait E_000002203f50f3e0;
    %load/vec4 v000002203f556cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002203f556750_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000002203f556b10_0;
    %assign/vec4 v000002203f556750_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000002203f513740;
T_14 ;
    %wait E_000002203f50fd20;
    %load/vec4 v000002203f556750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002203f556b10_0, 0, 3;
    %jmp T_14.7;
T_14.0 ;
    %load/vec4 v000002203f5b2180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002203f556b10_0, 0, 3;
    %jmp T_14.9;
T_14.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002203f556b10_0, 0, 3;
T_14.9 ;
    %jmp T_14.7;
T_14.1 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002203f556b10_0, 0, 3;
    %jmp T_14.7;
T_14.2 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000002203f556b10_0, 0, 3;
    %jmp T_14.7;
T_14.3 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000002203f556b10_0, 0, 3;
    %jmp T_14.7;
T_14.4 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000002203f556b10_0, 0, 3;
    %jmp T_14.7;
T_14.5 ;
    %load/vec4 v000002203f5571f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.10, 8;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000002203f556b10_0, 0, 3;
    %jmp T_14.11;
T_14.10 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000002203f556b10_0, 0, 3;
T_14.11 ;
    %jmp T_14.7;
T_14.7 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000002203f513740;
T_15 ;
    %wait E_000002203f50fce0;
    %load/vec4 v000002203f556750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002203f5569d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002203f556d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002203f556570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002203f557330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002203f556bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002203f5b1a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002203f5b1fa0_0, 0, 1;
    %jmp T_15.8;
T_15.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002203f5569d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002203f556d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002203f556570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002203f557330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002203f556bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002203f5b1a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002203f5b1fa0_0, 0, 1;
    %jmp T_15.8;
T_15.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002203f5569d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002203f556d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002203f556570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002203f557330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002203f556bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002203f5b1a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002203f5b1fa0_0, 0, 1;
    %jmp T_15.8;
T_15.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002203f5569d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002203f556d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002203f556570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002203f557330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002203f556bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002203f5b1a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002203f5b1fa0_0, 0, 1;
    %jmp T_15.8;
T_15.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002203f5569d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002203f556d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002203f556570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002203f557330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002203f556bb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002203f5b1a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002203f5b1fa0_0, 0, 1;
    %jmp T_15.8;
T_15.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002203f5569d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002203f556d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002203f556570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002203f557330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002203f556bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002203f5b1a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002203f5b1fa0_0, 0, 1;
    %jmp T_15.8;
T_15.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002203f5569d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002203f556d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002203f556570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002203f557330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002203f556bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002203f5b1a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002203f5b1fa0_0, 0, 1;
    %jmp T_15.8;
T_15.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002203f5569d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002203f556d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002203f556570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002203f557330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002203f556bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002203f5b1a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002203f5b1fa0_0, 0, 1;
    %jmp T_15.8;
T_15.8 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "non_restoring_division_topmodule.v";
    "./non_restoring_division_controlpath.v";
    "./non_restoring_division_datapath.v";
    "./register_a.v";
    "./register_q.v";
    "./adder.v";
    "./comparator.v";
    "./counter.v";
    "./mux_2x1.v";
    "./mux_2x1_16bit.v";
    "./shift_register_a.v";
    "./shift_register_q.v";
    "./subtractor.v";
