#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Jul 12 21:13:01 2017
# Process ID: 19424
# Current directory: E:/FPGA/Xilinx/projects/GPS_test/GPS_test.runs/synth_1
# Command line: vivado.exe -log gps.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source gps.tcl
# Log file: E:/FPGA/Xilinx/projects/GPS_test/GPS_test.runs/synth_1/gps.vds
# Journal file: E:/FPGA/Xilinx/projects/GPS_test/GPS_test.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source gps.tcl -notrace
Command: synth_design -top gps -part xc7a100tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-fgg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-fgg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20180 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 316.293 ; gain = 74.852
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'gps' [E:/FPGA/Xilinx/projects/GPS_test/GPS_test.srcs/sources_1/new/gps.v:23]
INFO: [Synth 8-638] synthesizing module 'IBUFGDS' [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14908]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFGDS' (1#1) [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14908]
INFO: [Synth 8-638] synthesizing module 'SPI' [E:/FPGA/Xilinx/projects/GPS_test/GPS_test.srcs/sources_1/new/SPI.v:23]
	Parameter Nop bound to: 12'b000000000001 
	Parameter Start bound to: 12'b000000000010 
	Parameter Delay bound to: 12'b000000000100 
	Parameter Stop bound to: 12'b000000001000 
	Parameter C1 bound to: 12'b000000010000 
	Parameter C2 bound to: 12'b000000100000 
	Parameter C3 bound to: 12'b000001000000 
	Parameter C4 bound to: 12'b000010000000 
	Parameter C5 bound to: 12'b000100000000 
	Parameter C6 bound to: 12'b001000000000 
	Parameter C7 bound to: 12'b010000000000 
	Parameter C8 bound to: 12'b100000000000 
INFO: [Synth 8-155] case statement is not full and has no default [E:/FPGA/Xilinx/projects/GPS_test/GPS_test.srcs/sources_1/new/SPI.v:80]
WARNING: [Synth 8-5788] Register srdata_reg in module SPI is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/FPGA/Xilinx/projects/GPS_test/GPS_test.srcs/sources_1/new/SPI.v:211]
INFO: [Synth 8-256] done synthesizing module 'SPI' (2#1) [E:/FPGA/Xilinx/projects/GPS_test/GPS_test.srcs/sources_1/new/SPI.v:23]
INFO: [Synth 8-638] synthesizing module 'uart' [E:/FPGA/Xilinx/projects/GPS_test/GPS_test.srcs/sources_1/new/uart.v:23]
	Parameter Nop bound to: 12'b000000000001 
	Parameter Start bound to: 12'b000000000010 
	Parameter S1 bound to: 12'b000000000100 
	Parameter S2 bound to: 12'b000000001000 
	Parameter S3 bound to: 12'b000000010000 
	Parameter S4 bound to: 12'b000000100000 
	Parameter S5 bound to: 12'b000001000000 
	Parameter S6 bound to: 12'b000010000000 
	Parameter S7 bound to: 12'b000100000000 
	Parameter S8 bound to: 12'b001000000000 
	Parameter Stop bound to: 12'b010000000000 
	Parameter Rwait_start bound to: 12'b100000000000 
INFO: [Synth 8-155] case statement is not full and has no default [E:/FPGA/Xilinx/projects/GPS_test/GPS_test.srcs/sources_1/new/uart.v:56]
INFO: [Synth 8-155] case statement is not full and has no default [E:/FPGA/Xilinx/projects/GPS_test/GPS_test.srcs/sources_1/new/uart.v:178]
INFO: [Synth 8-256] done synthesizing module 'uart' (3#1) [E:/FPGA/Xilinx/projects/GPS_test/GPS_test.srcs/sources_1/new/uart.v:23]
INFO: [Synth 8-638] synthesizing module 'fifo' [E:/FPGA/Xilinx/projects/GPS_test/GPS_test.runs/synth_1/.Xil/Vivado-19424-DESKTOP-8A998EI/realtime/fifo_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo' (4#1) [E:/FPGA/Xilinx/projects/GPS_test/GPS_test.runs/synth_1/.Xil/Vivado-19424-DESKTOP-8A998EI/realtime/fifo_stub.v:6]
WARNING: [Synth 8-5788] Register key_scan_reg in module gps is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/FPGA/Xilinx/projects/GPS_test/GPS_test.srcs/sources_1/new/gps.v:75]
INFO: [Synth 8-256] done synthesizing module 'gps' (5#1) [E:/FPGA/Xilinx/projects/GPS_test/GPS_test.srcs/sources_1/new/gps.v:23]
WARNING: [Synth 8-3917] design gps has port D_SEL driven by constant 0
WARNING: [Synth 8-3917] design gps has port SAFEBOOT_N driven by constant 1
WARNING: [Synth 8-3331] design SPI has unconnected port TP
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 356.625 ; gain = 115.184
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 356.625 ; gain = 115.184
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tfgg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/FPGA/Xilinx/projects/GPS_test/GPS_test.runs/synth_1/.Xil/Vivado-19424-DESKTOP-8A998EI/dcp3/fifo_generator_0_in_context.xdc] for cell 'fifo_ut'
Finished Parsing XDC File [E:/FPGA/Xilinx/projects/GPS_test/GPS_test.runs/synth_1/.Xil/Vivado-19424-DESKTOP-8A998EI/dcp3/fifo_generator_0_in_context.xdc] for cell 'fifo_ut'
Parsing XDC File [E:/FPGA/Xilinx/projects/GPS_test/GPS_test.runs/synth_1/.Xil/Vivado-19424-DESKTOP-8A998EI/dcp3/fifo_generator_0_in_context.xdc] for cell 'fifo_ur'
Finished Parsing XDC File [E:/FPGA/Xilinx/projects/GPS_test/GPS_test.runs/synth_1/.Xil/Vivado-19424-DESKTOP-8A998EI/dcp3/fifo_generator_0_in_context.xdc] for cell 'fifo_ur'
Parsing XDC File [E:/FPGA/Xilinx/projects/GPS_test/GPS_test.srcs/constrs_1/new/pin.xdc]
Finished Parsing XDC File [E:/FPGA/Xilinx/projects/GPS_test/GPS_test.srcs/constrs_1/new/pin.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/FPGA/Xilinx/projects/GPS_test/GPS_test.srcs/constrs_1/new/pin.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/gps_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/gps_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/FPGA/Xilinx/projects/GPS_test/GPS_test.srcs/constrs_1/new/timing.xdc]
Finished Parsing XDC File [E:/FPGA/Xilinx/projects/GPS_test/GPS_test.srcs/constrs_1/new/timing.xdc]
Parsing XDC File [E:/FPGA/Xilinx/projects/GPS_test/GPS_test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/FPGA/Xilinx/projects/GPS_test/GPS_test.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFGDS => IBUFDS: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 671.645 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'fifo_ur' at clock pin 'clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'fifo_ut' at clock pin 'clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 671.645 ; gain = 430.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 671.645 ; gain = 430.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for fifo_ur. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fifo_ut. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 671.645 ; gain = 430.203
---------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'SPI'
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spi_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spi_mosi" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spi_mosi" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spi_mosi" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stdata_tmp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stdata_tmp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "srdata_tmp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "srdata_tmp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "counter2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3898] No Re-encoding of one hot register 'Rstatus_reg' in module 'uart'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'Tstatus_reg' in module 'uart'
INFO: [Synth 8-5546] ROM "rxbuf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Rcounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Rstatus" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Rstatus" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Rstatus" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Rstatus" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Rstatus" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Rdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Rdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifor_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Tstatus" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Tstatus" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Tcounter" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'key_scan_r_reg' and it is trimmed from '4' to '2' bits. [E:/FPGA/Xilinx/projects/GPS_test/GPS_test.srcs/sources_1/new/gps.v:82]
INFO: [Synth 8-5546] ROM "key_scan" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 671.645 ; gain = 430.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   6 Input     18 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 5     
	  13 Input     18 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 3     
	  12 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 4     
	   4 Input     15 Bit        Muxes := 1     
	  13 Input     15 Bit        Muxes := 1     
	  13 Input     12 Bit        Muxes := 3     
	   5 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   8 Input     12 Bit        Muxes := 1     
	  12 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  13 Input      8 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 36    
	   6 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 4     
	  13 Input      1 Bit        Muxes := 20    
	  12 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module gps 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SPI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   6 Input     18 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 5     
	  13 Input     18 Bit        Muxes := 1     
	  13 Input     12 Bit        Muxes := 2     
	   5 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  13 Input      8 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 26    
	   6 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 4     
	  13 Input      1 Bit        Muxes := 15    
Module uart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 2     
+---Registers : 
	               15 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input     15 Bit        Muxes := 3     
	  12 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 4     
	   4 Input     15 Bit        Muxes := 1     
	  13 Input     15 Bit        Muxes := 1     
	  12 Input     12 Bit        Muxes := 1     
	  13 Input     12 Bit        Muxes := 1     
	  13 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 7     
	  13 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spi_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spi_mosi" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spi_mosi" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stdata_tmp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "srdata_tmp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "srdata_tmp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "counter2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart_0/Tcounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart_0/Tstatus" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart_0/Tstatus" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart_0/tx" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart_0/tx" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart_0/rxbuf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart_0/Rstatus" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart_0/Rstatus" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart_0/Rstatus" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart_0/Rstatus" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart_0/Rstatus" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart_0/Rcounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart_0/rx_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart_0/Rdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart_0/Rdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart_0/fifor_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_scan" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design gps has port D_SEL driven by constant 0
WARNING: [Synth 8-3917] design gps has port SAFEBOOT_N driven by constant 1
WARNING: [Synth 8-3331] design SPI has unconnected port TP
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_0/Tstatus_reg[11] )
INFO: [Synth 8-3886] merging instance 'LED_reg[2]' (FDPE) to 'LED_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\LED_reg[3] )
WARNING: [Synth 8-3332] Sequential element (SPI_0/Data_done_reg) is unused and will be removed from module gps.
WARNING: [Synth 8-3332] Sequential element (uart_0/Tstatus_reg[11]) is unused and will be removed from module gps.
WARNING: [Synth 8-3332] Sequential element (key_scan_reg[3]) is unused and will be removed from module gps.
WARNING: [Synth 8-3332] Sequential element (key_scan_reg[2]) is unused and will be removed from module gps.
WARNING: [Synth 8-3332] Sequential element (LED_reg[3]) is unused and will be removed from module gps.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 671.645 ; gain = 430.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 671.645 ; gain = 430.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 671.645 ; gain = 430.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 674.973 ; gain = 433.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 674.973 ; gain = 433.531
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 674.973 ; gain = 433.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 674.973 ; gain = 433.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 674.973 ; gain = 433.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 674.973 ; gain = 433.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 674.973 ; gain = 433.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |fifo          |         2|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |fifo    |     1|
|2     |fifo__1 |     1|
|3     |BUFG    |     1|
|4     |CARRY4  |    22|
|5     |LUT1    |    83|
|6     |LUT2    |    54|
|7     |LUT3    |    25|
|8     |LUT4    |    53|
|9     |LUT5    |    78|
|10    |LUT6    |   158|
|11    |FDCE    |   144|
|12    |FDPE    |    15|
|13    |FDRE    |    12|
|14    |IBUF    |     5|
|15    |IBUFGDS |     1|
|16    |OBUF    |    14|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   689|
|2     |  SPI_0  |SPI    |   299|
|3     |  uart_0 |uart   |   250|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 674.973 ; gain = 433.531
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 674.973 ; gain = 118.512
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 674.973 ; gain = 433.531
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFGDS => IBUFDS: 1 instances

95 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 674.973 ; gain = 445.836
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'E:/FPGA/Xilinx/projects/GPS_test/GPS_test.runs/synth_1/gps.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 674.973 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jul 12 21:13:41 2017...
