Running : C:\Xilinx\10.1\ISE\bin\nt\unwrapped\fuse.exe -ise
E:/cs3700/cs3700final/cs3700final.ise -intstyle ise -incremental -lib
unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o
uart_uart_sch_tb_isim_beh.exe -prj uart_uart_sch_tb_beh.prj -top
uart_uart_sch_tb -top glbl
Determining compilation order of HDL files
Analyzing Verilog file sender.v
Analyzing Verilog file receiver.v
Analyzing Verilog file uart.vf
Analyzing Verilog file uart_test.v
Analyzing Verilog file C:/Xilinx/10.1/ISE/verilog/src/glbl.v
Saving Verilog parse-tree work.sender into
e:/cs3700/cs3700final/isim/work/sender.sdb
Saving Verilog parse-tree work.receiver into
e:/cs3700/cs3700final/isim/work/receiver.sdb
Saving Verilog parse-tree work.uart into
e:/cs3700/cs3700final/isim/work/uart.sdb
Saving Verilog parse-tree work.uart_uart_sch_tb into
e:/cs3700/cs3700final/isim/work/uart_uart_sch_tb.sdb
Saving Verilog parse-tree work.glbl into
e:/cs3700/cs3700final/isim/work/glbl.sdb
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 54392 Kb
Fuse CPU Usage: 93 ms
Compiling module glbl
Compiling module receiver
Compiling module sender
Compiling module uart
Compiling module uart_uart_sch_tb
Compiled 5 Verilog Units
Built simulation executable uart_uart_sch_tb_isim_beh.exe
Fuse Memory Usage: 55676 Kb
Fuse CPU Usage: 124 ms
