{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.2 Build 157 12/07/2004 SJ Full Version " "Info: Version 4.2 Build 157 12/07/2004 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 27 14:57:57 2007 " "Info: Processing started: Tue Nov 27 14:57:57 2007" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --import_settings_files=on --export_settings_files=off bcd -c bcd " "Info: Command: quartus_map --import_settings_files=on --export_settings_files=off bcd -c bcd" {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file bcd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Info: Found entity 1: bcd" {  } { { "bcd.bdf" "" { Schematic "D:/061300423/BCD/bcd.bdf" { } } }  } 0}  } {  } 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "EIN 74148 inst " "Warning: Port \"EIN\" of type 74148 and instance \"inst\" is missing source signal" {  } { { "bcd.bdf" "" { Schematic "D:/061300423/BCD/bcd.bdf" { { 120 528 648 296 "inst" "" } } } }  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus42/libraries/others/maxplus2/74148.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus42/libraries/others/maxplus2/74148.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 74148 " "Info: Found entity 1: 74148" {  } { { "74148.bdf" "" { Schematic "c:/altera/quartus42/libraries/others/maxplus2/74148.bdf" { } } }  } 0}  } {  } 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "COM VCC " "Warning: Pin \"COM\" stuck at VCC" {  } { { "bcd.bdf" "" { Schematic "D:/061300423/BCD/bcd.bdf" { { 544 632 808 560 "COM" "" } } } }  } 0}  } {  } 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "26 " "Info: Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "10 " "Info: Implemented 10 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "6 " "Info: Implemented 6 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_LCELLS" "10 " "Info: Implemented 10 logic cells" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 27 14:57:58 2007 " "Info: Processing ended: Tue Nov 27 14:57:58 2007" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0}  } {  } 0}
