import InitECandidate.Runtime.WordStackRegisteredSimulation
import InitECandidate.Runtime.WordStackPrepareConditionCost
import Flapjack.Compiler.Backend.WordToStack.Proofs.CompCorrect.If
namespace InitECandidate.Runtime.WordToStack.ExecutedIf
open Flapjack Flapjack.WordToStackProofs Flapjack.WordToStackProofs.CompCorrect
open Flapjack.Compiler.Backend Flapjack.Compiler.Encoders.RiscV.Target
open InitECandidate.Runtime.StackToLab
open Flapjack.WordToStackProofs.CompCorrect.If
open Flapjack.Compiler.Encoders.Asm Flapjack.Compiler.Backend.StackLang
open Flapjack.Compiler.Backend.WordToStack.Native
open Flapjack.Compiler.Backend.WordToStackRegFormat

/-! Executed-cost transfer for the selected branch, including operand spills
and materialization of rejected immediates. -/
def OriginalInductionHypothesesFor (price : HolProg 64 → Nat) (budget : Nat) {F : Type}
    (ac : AsmConfigExact 64) (comparison : Cmp) (register : Nat)
    (operand : WordRegImm (BitVec 64))
    (first second : WordLangProgHOL (BitVec 64))
    (source : WordSemStateFiniteExact 64 (Nat × LabToTarget.Config) F) : Prop :=
  (∀ v3 v4 x y value,
    (WordSemStateFiniteExact.getVar register source,
      WordSemStateFiniteExact.getVarImm operand source) = (v3, v4) ∧
    v3 = some x ∧ v4 = some y ∧ wordSemWordCmp comparison x y = some value ∧
    value = true → ExecutedSimulationFor price ac first source budget) ∧
  (∀ v3 v4 x y value,
    (WordSemStateFiniteExact.getVar register source,
      WordSemStateFiniteExact.getVarImm operand source) = (v3, v4) ∧
    v3 = some x ∧ v4 = some y ∧ wordSemWordCmp comparison x y = some value ∧
    ¬ value = true → ExecutedSimulationFor price ac second source budget)

/-- Flapjack infrastructure deriving the selected recursive simulation from
actual source execution and its original non-error premise. No branch success
or operand value is assumed independently, and both literal IH guards remain. -/
theorem selectedSourceBranchWithPrice (price : HolProg 64 → Nat) (budget : Nat) {F : Type}
    (ac : AsmConfigExact 64) (comparison : Cmp) (register : Nat)
    (operand : WordRegImm (BitVec 64))
    (first second : WordLangProgHOL (BitVec 64))
    (source sourcePost : WordSemStateFiniteExact 64 (Nat × LabToTarget.Config) F)
    (result : Option (WordSemResult 64))
    (ih : OriginalInductionHypothesesFor price budget ac comparison register operand first second source)
    (execution : WordSemStateFiniteExact.evaluate (.ite comparison register operand first second)
      source = (result, sourcePost))
    (nonerror : result ≠ some .error) :
    ∃ x y value,
      WordSemStateFiniteExact.getVar register source = some x ∧
      WordSemStateFiniteExact.getVarImm operand source = some y ∧
      wordSemWordCmp comparison x y = some value ∧
      WordSemStateFiniteExact.evaluate (if value then first else second) source =
        (result, sourcePost) ∧
      ExecutedSimulationFor price ac (if value then first else second) source budget := by
  cases left : WordSemStateFiniteExact.getVar register source with
  | none => simp [WordSemStateFiniteExact.evaluate, left] at execution; cases nonerror execution.1.symm
  | some x =>
    cases right : WordSemStateFiniteExact.getVarImm operand source with
    | none => simp [WordSemStateFiniteExact.evaluate, left, right] at execution; cases nonerror execution.1.symm
    | some y =>
      cases compared : wordSemWordCmp comparison x y with
      | none => simp [WordSemStateFiniteExact.evaluate, left, right, compared] at execution; cases nonerror execution.1.symm
      | some value =>
        refine ⟨x, y, value, rfl, rfl, compared, ?_, ?_⟩
        · cases value <;> simpa [WordSemStateFiniteExact.evaluate, left, right, compared] using execution
        · cases value
          · exact ih.2 _ _ x y false ⟨by simp [left, right], rfl, rfl, compared, by decide⟩
          · exact ih.1 _ _ x y true ⟨by simp [left, right], rfl, rfl, compared, rfl⟩

private theorem physicalOperandEven 
    (operand : WordRegImm (BitVec 64))
    (physical : everyVarImmHOL isPhyVar operand = true) :
    OperandEven operand := by
  cases operand with
  | reg other => simpa [everyVarImmHOL,isPhyVar,OperandEven] using physical
  | imm word => trivial

theorem compCorrectIfWithPrice (price : HolProg 64 → Nat)
    (loadPrice constPrice branchPrice overhead : Nat)
    (caps : ConditionPriceCaps price loadPrice constPrice branchPrice overhead) (budget : Nat) {F : Type}
    (ac : AsmConfigExact 64) (comparison : Cmp) (register : Nat)
    (operand : WordRegImm (BitVec 64))
    (first second : WordLangProgHOL (BitVec 64))
    (source : WordSemStateFiniteExact 64 (Nat × LabToTarget.Config) F)
    (ih : OriginalInductionHypothesesFor price budget ac comparison register operand first second source) :
    ExecutedSimulationFor price ac (.ite comparison register operand first second) source (budget + overhead) := by
  apply executedSimulationFor_of_registers price
  intro k f frame sourcePost target result bs bsPost n nPost compiled lens premises small actualRegisters
  rcases premises with ⟨execution, notError, related, conventions, flat,
    compilation, lengthBound, bitmapBound, bitmapPrefix, labels, maxBound⟩
  obtain ⟨x,y,value,left,right,compared,selectedRun,selectedIH⟩ :=
    selectedSourceBranchWithPrice price budget ac comparison register operand first second source sourcePost result ih execution notError
  have conventionParts := conventions
  simp only [postAllocConventionsHOL,everyVarHOL,everyStackVarHOL,
    callArgConventionHOL,Bool.and_eq_true] at conventionParts
  rcases conventionParts with ⟨⟨⟨⟨leftPhy,rightPhy⟩,firstVar⟩,secondVar⟩,
    ⟨⟨firstStack,secondStack⟩,⟨firstCall,secondCall⟩⟩⟩
  have leftEven : register % 2 = 0 := by simpa [isPhyVar] using leftPhy
  have rightEven := physicalOperandEven operand rightPhy
  obtain ⟨loaded,loadedRel,sameClock,bitmapMono,codeMono,routing,costRouting⟩ :=
    prepareCondition_costWithPrice price loadPrice constPrice branchPrice overhead caps ac comparison register operand k f frame source target lens x y value
      related leftEven rightEven left right compared small
  rcases firstCompile : compNative ac false first (bs,n) (k,f,frame) with ⟨q1,middle⟩
  rcases secondCompile : compNative ac false second middle (k,f,frame) with ⟨q2,after⟩
  have compiledFactor := compileCondition ac comparison register operand (k,f,frame)
    first second (bs,n) middle after q1 q2 firstCompile secondCompile
  obtain ⟨compiledEq,bitmapEq⟩ := Prod.mk.inj (compiledFactor.symm.trans compilation)
  subst compiled
  have firstAccounting := compImpLength ac false first (bs,n) (k,f,frame) q1 middle
    ⟨firstCompile,lengthBound⟩
  have selectedConventions : postAllocConventionsHOL k (if value then first else second) = true := by
    cases value <;> simp [postAllocConventionsHOL,firstVar,secondVar,firstStack,secondStack,firstCall,secondCall]
  have selectedFlat : flatExpConventions (if value then first else second) = true := by
    simp only [flatExpConventions,Bool.and_eq_true] at flat
    cases value <;> simp [flat.1,flat.2]
  have selectedMax : maxVarHOL (if value then first else second) < 2*frame+2*k := by
    unfold maxVarHOL at maxBound
    have max3Eq (a b c : Nat) : max3HOL a b c = max a (max b c) := by
      unfold max3HOL
      split_ifs <;> omega
    rw [max3Eq] at maxBound
    cases value <;> simp only [Bool.false_eq_true,if_false,if_true] <;> omega
  have selectedCompile :
      compNative ac false (if value then first else second)
        (if value then (bs,n) else middle) (k,f,frame) =
      (if value then q1 else q2, if value then middle else after) := by
    cases value <;> simp [firstCompile,secondCompile]
  have selectedLength : (appListAppend (if value then (bs,n) else middle).1).length ≤
      (if value then (bs,n) else middle).2 := by
    cases value <;> simp [lengthBound,firstAccounting.1]
  have selectedGap : (if value then (bs,n) else middle).2 -
      (appListAppend (if value then (bs,n) else middle).1).length = n-(appListAppend bs).length := by
    cases value <;> simp [firstAccounting.2]
  have selectedBitmapBound : (if value then (bs,n) else middle).2 -
      (appListAppend (if value then (bs,n) else middle).1).length ≤ loaded.bitmaps.length := by
    rw [selectedGap]
    exact bitmapBound.trans bitmapMono.length_le
  have selectedPrefix : (appListAppend (if value then middle else after).1).IsPrefix
      (loaded.bitmaps.drop ((if value then (bs,n) else middle).2 -
        (appListAppend (if value then (bs,n) else middle).1).length)) := by
    rw [selectedGap]
    have finalPrefix : (appListAppend after.1).IsPrefix
        (loaded.bitmaps.drop (n-(appListAppend bs).length)) := by
      rw [bitmapEq]
      exact bitmapPrefix.trans (bitmapMono.drop _)
    cases value
    · exact finalPrefix
    · exact (compImpIsPrefix ac false second middle (k,f,frame) q2 after secondCompile).trans finalPrefix
  have selectedLabels : ∀ loc, StackSem.getLabelsExact (if value then q1 else q2) loc →
      StackSem.locCheckExact loaded.code loc := by
    intro loc member
    apply LocationLabels.locCheckSubset target.code loaded.code codeMono loc
    apply labels loc
    apply (conditionLabels ac comparison register operand (k,f,frame) q1 q2 loc).2
    cases value
    · exact Or.inr member
    · exact Or.inl member
  obtain ⟨extraClock,post,targetResult,targetRun,conclusion,selectedCost⟩ :=
    selectedIH k f frame sourcePost loaded result
      (if value then (bs,n) else middle).1 (if value then middle else after).1
      (if value then (bs,n) else middle).2 (if value then middle else after).2
      (if value then q1 else q2) lens
      ⟨selectedRun,notError,loadedRel,selectedConventions,selectedFlat,selectedCompile,
        selectedLength,selectedBitmapBound,selectedPrefix,selectedLabels,selectedMax⟩ small
  have selectedCost := selectedCost actualRegisters
  refine ⟨extraClock,post,targetResult,?_,conclusion,?_⟩
  · rw [routing q1 q2 (target.clock+extraClock),sameClock]
    exact targetRun
  · have bound := costRouting q1 q2 (target.clock+extraClock)
    rw [sameClock] at bound
    rw [sameClock]
    exact bound.trans (by simpa only [Nat.add_comm] using Nat.add_le_add_left selectedCost overhead)


abbrev OriginalInductionHypotheses (budget : Nat) {F : Type}
    (ac : AsmConfigExact 64) (comparison : Cmp) (register : Nat)
    (operand : WordRegImm (BitVec 64))
    (first second : WordLangProgHOL (BitVec 64))
    (source : WordSemStateFiniteExact 64 (Nat × LabToTarget.Config) F) : Prop :=
  OriginalInductionHypothesesFor (removalLocalPrice 6 riscvConfig.addrOffset)
    budget ac comparison register operand first second source

theorem compCorrectIf (budget : Nat) {F : Type}
    (ac : AsmConfigExact 64) (comparison : Cmp) (register : Nat)
    (operand : WordRegImm (BitVec 64))
    (first second : WordLangProgHOL (BitVec 64))
    (source : WordSemStateFiniteExact 64 (Nat × LabToTarget.Config) F)
    (ih : OriginalInductionHypotheses budget ac comparison register operand first second source) :
    ExecutedSimulation ac (.ite comparison register operand first second) source (budget + 30) :=
  compCorrectIfWithPrice (removalLocalPrice 6 riscvConfig.addrOffset) 7 12 11 30
    conservativeConditionPriceCaps budget ac comparison register operand first second source ih

#print axioms compCorrectIfWithPrice
#print axioms compCorrectIf
end InitECandidate.Runtime.WordToStack.ExecutedIf
