head	1.2;
access;
symbols
	sid-snapshot-20180601:1.2
	sid-snapshot-20180501:1.2
	sid-snapshot-20180401:1.2
	sid-snapshot-20180301:1.2
	sid-snapshot-20180201:1.2
	sid-snapshot-20180101:1.2
	sid-snapshot-20171201:1.2
	sid-snapshot-20171101:1.2
	sid-snapshot-20171001:1.2
	sid-snapshot-20170901:1.2
	sid-snapshot-20170801:1.2
	sid-snapshot-20170701:1.2
	sid-snapshot-20170601:1.2
	sid-snapshot-20170501:1.2
	sid-snapshot-20170401:1.2
	sid-snapshot-20170301:1.2
	sid-snapshot-20170201:1.2
	sid-snapshot-20170101:1.2
	sid-snapshot-20161201:1.2
	sid-snapshot-20161101:1.2
	sid-snapshot-20160901:1.2
	sid-snapshot-20160801:1.2
	sid-snapshot-20160701:1.2
	sid-snapshot-20160601:1.2
	sid-snapshot-20160501:1.2
	sid-snapshot-20160401:1.2
	sid-snapshot-20160301:1.2
	sid-snapshot-20160201:1.2
	sid-snapshot-20160101:1.2
	sid-snapshot-20151201:1.2
	sid-snapshot-20151101:1.2
	sid-snapshot-20151001:1.2
	sid-snapshot-20150901:1.2
	sid-snapshot-20150801:1.2
	sid-snapshot-20150701:1.2
	sid-snapshot-20150601:1.2
	sid-snapshot-20150501:1.2
	sid-snapshot-20150401:1.2
	sid-snapshot-20150301:1.2
	sid-snapshot-20150201:1.2
	sid-snapshot-20150101:1.2
	sid-snapshot-20141201:1.2
	sid-snapshot-20141101:1.2
	sid-snapshot-20141001:1.2
	sid-snapshot-20140901:1.2
	sid-snapshot-20140801:1.2
	sid-snapshot-20140701:1.2
	sid-snapshot-20140601:1.2
	sid-snapshot-20140501:1.2
	sid-snapshot-20140401:1.2
	sid-snapshot-20140301:1.2
	sid-snapshot-20140201:1.2
	sid-snapshot-20140101:1.2
	sid-snapshot-20131201:1.2
	sid-snapshot-20131101:1.2
	sid-snapshot-20131001:1.2
	sid-snapshot-20130901:1.2
	sid-snapshot-20130801:1.2
	sid-snapshot-20130701:1.2
	sid-snapshot-20130601:1.2
	sid-snapshot-20130501:1.2
	sid-snapshot-20130401:1.2
	sid-snapshot-20130301:1.2
	sid-snapshot-20130201:1.2
	sid-snapshot-20130101:1.2
	sid-snapshot-20121201:1.2
	sid-snapshot-20121101:1.2
	sid-snapshot-20121001:1.2
	sid-snapshot-20120901:1.2
	sid-snapshot-20120801:1.2
	sid-snapshot-20120701:1.2
	sid-snapshot-20120601:1.2
	sid-snapshot-20120501:1.2
	sid-snapshot-20120401:1.2
	sid-snapshot-20120301:1.2
	sid-snapshot-20120201:1.2
	sid-snapshot-20120101:1.2
	sid-snapshot-20111201:1.2
	sid-snapshot-20111101:1.2
	sid-snapshot-20111001:1.2
	sid-snapshot-20110901:1.2
	sid-snapshot-20110801:1.2
	sid-snapshot-20110701:1.2
	sid-snapshot-20110601:1.2
	sid-snapshot-20110501:1.2
	sid-snapshot-20110401:1.2
	sid-snapshot-20110301:1.2
	sid-snapshot-20110201:1.2
	sid-snapshot-20110101:1.2
	sid-snapshot-20101201:1.2
	sid-snapshot-20101101:1.2
	sid-snapshot-20101001:1.2
	sid-snapshot-20100901:1.2
	sid-snapshot-20100801:1.2
	sid-snapshot-20100701:1.2
	sid-snapshot-20100601:1.2
	sid-snapshot-20100501:1.2
	sid-snapshot-20100401:1.2
	sid-snapshot-20100301:1.2
	sid-snapshot-20100201:1.2
	sid-snapshot-20100101:1.2
	sid-snapshot-20091201:1.2
	sid-snapshot-20091101:1.2
	sid-snapshot-20091001:1.2
	sid-snapshot-20090901:1.2
	sid-snapshot-20090801:1.2
	sid-snapshot-20090701:1.2
	sid-snapshot-20090601:1.2
	sid-snapshot-20090501:1.2
	sid-snapshot-20090401:1.2
	sid-snapshot-20090301:1.2
	sid-snapshot-20090201:1.2
	sid-snapshot-20090101:1.2
	sid-snapshot-20081201:1.2
	sid-snapshot-20081101:1.2
	sid-snapshot-20081001:1.2
	sid-snapshot-20080901:1.2
	sid-snapshot-20080801:1.2
	sid-snapshot-20080701:1.2
	sid-snapshot-20080601:1.2
	sid-snapshot-20080501:1.2
	sid-snapshot-20080403:1.2
	sid-snapshot-20080401:1.2
	sid-snapshot-20080301:1.2
	sid-snapshot-20080201:1.2
	sid-snapshot-20080101:1.2
	sid-snapshot-20071201:1.2
	sid-snapshot-20071101:1.2
	sid-snapshot-20071001:1.2
	sid-20020905-branchpoint:1.2
	sid-20020905-branch:1.2.0.2
	cygnus_cvs_20020108_pre:1.2;
locks; strict;
comment	@# @;


1.2
date	2001.08.03.01.30.21;	author bje;	state Exp;
branches;
next	1.1;

1.1
date	2000.12.07.19.30.56;	author fche;	state Exp;
branches;
next	;


desc
@@


1.2
log
@* Freshly generated documentation.
* ChangeLog entries to follow later.
@
text
@          hw-parport-ps/2 (libparport.la :: parport_component_library)

Synopsis:

   This component models a PS/2-style parallel port controller.

     ----------------------------------------------------------------------

Functionality:

  Modelling:

   The PS/2 parallel port controller is a simple 8-bit I/O interface to a
   printer. From its origins, the parallel port system has evolved into
   higher functionality IEEE-1284 controllers, but this sid component
   implements a version of the simple original standard.

   The specific hardware being modelled is the parallel port part of the Exar
   16C552 device.

   +----------------------------------------------------+
   |                     Behaviors                      |
   |----------------------------------------------------|
   |register|Byte-wide operations on the registers bus  |
   |  access|access control registers of the model. The |
   |        |control registers are also exported as     |
   |        |attributes.                                |
   |        |                                           |
   |        |+-----------------------------------------+|
   |        || name    | address | values | permitted  ||
   |        ||         |         |        | accesses   ||
   |        ||---------+---------+--------+------------||
   |        || Port    | 0x00    | 0x00 - | read/write ||
   |        ||         |         | 0xFF   |            ||
   |        ||---------+---------+--------+------------||
   |        || IO      | 0x01    | 0x00 - | write      ||
   |        || Select  |         | 0xFF   |            ||
   |        ||---------+---------+--------+------------||
   |        || Control | 0x02    | 0xC0 - | write      ||
   |        ||         |         | 0xFF   |            ||
   |        ||---------+---------+--------+------------||
   |        || Status  | 0x01    | 0x03 - | read       ||
   |        ||         |         | 0xFF   |            ||
   |        ||---------+---------+--------+------------||
   |        || Command | 0x02    | 0xE0 - | read       ||
   |        ||         |         | 0xFF   |            ||
   |        |+-----------------------------------------+|
   |--------+-------------------------------------------|
   |parallel|In the default output-only mode, a data    |
   |     i/o|byte written to the Port control register  |
   |        |is transmitted bit-by-bit to the PD0..PD7  |
   |        |output pins. The parallel port controller  |
   |        |model may be switched into the input mode  |
   |        |by using the appropriate combination of    |
   |        |signals on the BIDEN pin, the I/O Select   |
   |        |register, and a bit in the Control         |
   |        |register. In this mode, signals driven onto|
   |        |the PD0..PD7 input pins are forwarded to   |
   |        |the Port control register. The usual       |
   |        |parallel port handshaking signals (STROBE, |
   |        |ACK, ERROR, ERROR, BUSY, PE) are used to   |
   |        |carry out the Centronics printer protocol. |
   |        |The appropriate pins use an "active-low"   |
   |        |polarity, which means that zero is         |
   |        |interpreted as an asserted signal, and     |
   |        |non-zero as a deasserted signal. Tri-state |
   |        |signals in hardware are not specifically   |
   |        |modelled.                                  |
   |--------+-------------------------------------------|
   |   reset|When the RESET input pin is driven, control|
   |        |registers and pins return to their usual   |
   |        |power-on states.                           |
   +----------------------------------------------------+

   +-------------------------------------------------+
   |                 SID Conventions                 |
   |-------------------------------------------------|
   |          functional | supported       | -       |
   |---------------------+-----------------+---------|
   |        save/restore | supported       | -       |
   |---------------------+-----------------+---------|
   |       triggerpoints | supported       | -       |
   +-------------------------------------------------+

     ----------------------------------------------------------------------

Environment:

   Related components

   This component is customarily attached to a source of a reset signal. The
   PD0..PD7 pins may be connected to simulated switches or indicators as
   needed.

         new hw-parport-ps/2 pport
         new hw-cpu-foo cpu
         new hw-mapper-basic mapper
         new hw-blinker-light led
         connect-pin main starting -> pport RESET
         connect-pin pport INTP -> cpu interrupt
         connect-pin pport PD0 -> led signal
         connect-bus mapper [0x3f0-0x3f8,4,1] pport Bus
    

     ----------------------------------------------------------------------

Component Reference:

  Component: hw-parport-ps/2

   +-------------------------------------------------+
   |                      pins                       |
   |-------------------------------------------------|
   |   name   | direction | legalvalues | behaviors  |
   |----------+-----------+-------------+------------|
   | STROBE   | out       | 0, 1        | parallel   |
   |          |           |             | i/o        |
   |----------+-----------+-------------+------------|
   | AUTOFDXT | out       | 0, 1        | parallel   |
   |          |           |             | i/o        |
   |----------+-----------+-------------+------------|
   | SLCTIN   | out       | 0, 1        | parallel   |
   |          |           |             | i/o        |
   |----------+-----------+-------------+------------|
   | INIT     | out       | 0, 1        | parallel   |
   |          |           |             | i/o        |
   |----------+-----------+-------------+------------|
   | INTP     | out       | 0, 1        | parallel   |
   |          |           |             | i/o        |
   |----------+-----------+-------------+------------|
   | ERROR    | in        | 0, 1        | parallel   |
   |          |           |             | i/o        |
   |----------+-----------+-------------+------------|
   | SLCT     | in        | 0, 1        | parallel   |
   |          |           |             | i/o        |
   |----------+-----------+-------------+------------|
   | PE       | in        | 0, 1        | parallel   |
   |          |           |             | i/o        |
   |----------+-----------+-------------+------------|
   | ACK      | in        | 0, 1        | parallel   |
   |          |           |             | i/o        |
   |----------+-----------+-------------+------------|
   | BUSY     | in        | 0, 1        | parallel   |
   |          |           |             | i/o        |
   |----------+-----------+-------------+------------|
   | INTSEL   | in        | 0, 1        | parallel   |
   |          |           |             | i/o        |
   |----------+-----------+-------------+------------|
   | BIDEN    | in        | 0, 1        | parallel   |
   |          |           |             | i/o        |
   |----------+-----------+-------------+------------|
   | RESET    | in        | any         | reset      |
   |----------+-----------+-------------+------------|
   | PD0..PD7 | inout     | 0, 1        | parallel   |
   |          |           |             | i/o        |
   +-------------------------------------------------+

   +-------------------------------------------------+
   |                      buses                      |
   |-------------------------------------------------|
   | name | addresses |     accesses     | behaviors |
   |------+-----------+------------------+-----------|
   | Bus  | 0x00 -    | byte-wide-access | register  |
   |      | 0x02      | only             | access    |
   +-------------------------------------------------+

   +-----------------------------------------------------+
   |                     attributes                      |
   |-----------------------------------------------------|
   |     name     |category| legal |default| behaviors  ||
   |              |        |values | value |            ||
   |--------------+--------+-------+-------+------------||
   |STROBE        |pin     |0, 1   |-      |parallel i/o||
   |--------------+--------+-------+-------+------------||
   |AUTOFDXT      |pin     |0, 1   |-      |parallel i/o||
   |--------------+--------+-------+-------+------------||
   |SLCTIN        |pin     |0, 1   |-      |parallel i/o||
   |--------------+--------+-------+-------+------------||
   |INIT          |pin     |0, 1   |-      |parallel i/o||
   |--------------+--------+-------+-------+------------||
   |INTP          |pin     |0, 1   |-      |parallel i/o||
   |--------------+--------+-------+-------+------------||
   |ERROR         |pin     |0, 1   |-      |parallel i/o||
   |--------------+--------+-------+-------+------------||
   |SLCT          |pin     |0, 1   |-      |parallel i/o||
   |--------------+--------+-------+-------+------------||
   |PE            |pin     |0, 1   |-      |parallel i/o||
   |--------------+--------+-------+-------+------------||
   |ACK           |pin     |0, 1   |-      |parallel i/o||
   |--------------+--------+-------+-------+------------||
   |BUSY          |pin     |0, 1   |-      |parallel i/o||
   |--------------+--------+-------+-------+------------||
   |INTSEL        |pin     |0, 1   |-      |parallel i/o||
   |--------------+--------+-------+-------+------------||
   |BIDEN         |pin     |0, 1   |-      |parallel i/o||
   |--------------+--------+-------+-------+------------||
   |RESET         |pin     |any    |-      |reset       ||
   |--------------+--------+-------+-------+------------||
   |PD0..PD7      |pin     |0, 1   |-      |parallel i/o||
   |--------------+--------+-------+-------+------------||
   |PR            |register|numeric|-      |register    ||
   |              |        |string |       |access      ||
   |--------------+--------+-------+-------+------------||
   |SR            |register|numeric|-      |register    ||
   |              |        |string |       |access      ||
   |--------------+--------+-------+-------+------------||
   |COM           |register|numeric|-      |register    ||
   |              |        |string |       |access      ||
   |--------------+--------+-------+-------+------------||
   |CON           |register|numeric|-      |register    ||
   |              |        |string |       |access      ||
   |--------------+--------+-------+-------+------------||
   |IOSEL         |register|numeric|-      |register    ||
   |              |        |string |       |access      ||
   |--------------+--------+-------+-------+------------||
   |state-snapshot|-       |opaque |-      |state       ||
   |              |        |string |       |save/restore||
   +-----------------------------------------------------+

     ----------------------------------------------------------------------

References:

     * http://imeg.com/jadtech/ieee.htm
     * http://www.exar.com/products/st16c552_a.html
@


1.1
log
@* public snapshot of sid simulator
@
text
@d1 1
a1 2
* Name
  hw-parport-ps/2
d3 1
a3 2
* Synopsis
  This component models a PS/2-style parallel port controller.
d5 221
a225 129
  Pins: STROBE AUTOFDXT INIT SLCTIN PD0 PD1 PD2 PD3 PD4 PD5 PD6 PD7
	INTP ERROR SLCT BUSY PE ACK INTSEL BIDEN RESET
  Attributes: PR SR COM CON IOSEL STROBE AUTOFDXT INIT SLCTIN 
        PD0 PD1 PD2 PD3 PD4 PD5 PD6 PD7	INTP ERROR SLCT BUSY PE ACK INTSEL BIDEN RESET
	state-snapshot
  Buses: registers
  Library: libparport.la
  Symbol name: parport_component_library

* Functionality
  - Modelling

    * The PS/2 parallel port controller is a simple 8-bit I/O
      interface to a printer.  From its origins, the parallel port
      system has evolved into higher functionality IEEE-1284
      controllers, but this sid component implements a version of the
      simple original standard.

    * The specific hardware being modelled is the parallel port part
      of the Exar 16C552 device.

  - Behaviors
 
    * Register access

      Byte-wide operations on the "registers" bus access control
      registers of the model.  The control registers are also exported
      as attributes.

	  name            address       values        permitted accesses

          Port		| 0x00	      | 0x00 - 0xFF | read/write
	  IO Select	| 0x01	      | 0x00 - 0xFF | write
	  Control       | 0x02	      | 0xC0 - 0xFF | write
	  Status	| 0x01	      | 0x03 - 0xFF | read
	  Command	| 0x02	      | 0xE0 - 0xFF | read

    * Parallel I/O

      In the default output-only mode, a data byte written to the
      "Port" control register is transmitted bit-by-bit to the
      PD0..PD7 output pins.  
     
      The parallel port controller model may be switched into the
      input mode by using the appropriate combination of signals on
      the BIDEN pin, the I/O Select register, and a bit in the Control
      register.  In this mode, signals driven onto the PD0..PD7 input
      pins are forwarded to the "Port" control register.

      The usual parallel port handshaking signals (STROBE, ACK, ERROR,
      ERROR, BUSY, PE) are used to carry out the Centronics printer
      protocol.  The appropriate pins use an "active-low" polarity,
      which means that zero is interpreted as an asserted signal, and
      non-zero as a deasserted signal.  Tri-state signals in hardware
      are not specifically modelled.

    * Reset

      When the RESET input pin is driven, control registers and pins
      return to their usual power-on states.

  - SID conventions
    * This is a functional component.
    * It supports state save/restore and triggerpoints.

* Environment

  - Related components

    * This component is customarily attached to a source of a reset
      signal.  The PD0..PD7 pins may be connected to simulated
      switches or indicators as needed.

	new hw-parport-ps/2 pport
	new hw-cpu-foo cpu
	new hw-mapper-basic mapper
	new hw-blinker-light led
	connect-pin main starting -> pport RESET
	connect-pin pport INTP -> cpu interrupt
	connect-pin pport PD0 -> led signal
	connect-bus mapper [0x3f0-0x3f8,4,1] pport Bus

* SID interface reference

 - low level:
  * pins
   STROBE | output | 0, 1 | parallel I/O
   AUTOFDXT | output | 0, 1 | parallel I/O
   SLCTIN | output | 0, 1 | parallel I/O
   INIT | output | 0, 1 |  parallel I/O
   INTP | output  | 0, 1 | parallel I/O
   ERROR | input | 0, 1 |  parallel I/O
   SLCT | input | 0, 1 |  parallel I/O
   PE | input  | 0, 1 |  parallel I/O
   ACK | input | 0, 1 |  parallel I/O
   BUSY | input | 0, 1 | parallel I/O
   INTSEL | input | 0, 1 |  parallel I/O
   BIDEN | input | 0, 1 | parallel I/O
   RESET | input | any | reset
   PD0..PD7 | input/output | 0, 1 | parallel I/O

  * buses
   Bus | 0x00 - 0x02 | byte-wide-access only | register access

  * attributes
   STROBE | pin | 0, 1 | parallel I/O
   AUTOFDXT | pin | 0, 1 | parallel I/O
   SLCTIN | pin | 0, 1 | parallel I/O
   INIT | pin | 0, 1 |  parallel I/O
   INTP | pin  | 0, 1 | parallel I/O
   ERROR | pin | 0, 1 |  parallel I/O
   SLCT | pin | 0, 1 |  parallel I/O
   PE | pin  | 0, 1 |  parallel I/O
   ACK | pin | 0, 1 |  parallel I/O
   BUSY | pin | 0, 1 | parallel I/O
   INTSEL | pin | 0, 1 |  parallel I/O
   BIDEN | pin | 0, 1 | parallel I/O
   RESET | pin | any | reset
   PD0..PD7 | pin | 0, 1 | parallel I/O
   PR | register | numeric string | register access
   SR | register | numeric string | register access
   COM | register | numeric string | register access
   CON | register | numeric string | register access
   IOSEL | register | numeric string | register access
   state-snapshot | | opaque string | state save/restore

* References
    http://imeg.com/jadtech/ieee.htm
    http://www.exar.com/products/st16c552_a.html
@

