# cmu-11868

## GPU Acceleration

### Tiling

* CUDA Device Memory Model
![alt text](img/cmu-11868/image-23.png)

* Tiling
![alt text](img/cmu-11868/image-24.png)
![alt text](img/cmu-11868/image-25.png)

1. step 1
![alt text](img/cmu-11868/image-26.png)

2. step 2
![alt text](img/cmu-11868/image-27.png)
3. code
![alt text](img/cmu-11868/image-28.png)


* Memory Restriction
![alt text](img/cmu-11868/image-29.png)


### Memory parallelism  & Accelerating Matrix Multiplication on GPU
* Locality / Bursts Organization
![alt text](img/cmu-11868/image-30.png)

* Coalesced Access
![alt text](img/cmu-11868/image-31.png)


* Memory Parallelism

Interleaved Data Distribution
![alt text](img/cmu-11868/image-37.png)

![alt text](img/cmu-11868/image-38.png)

### Sparse Matrix - CSR
![alt text](img/cmu-11868/image-32.png)

![alt text](img/cmu-11868/image-33.png)

![alt text](img/cmu-11868/image-34.png)

### Convolutional Neural Network
![alt text](img/cmu-11868/image-35.png)

![alt text](img/cmu-11868/image-36.png)
