

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                   84 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:700.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:700000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000142857142857
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
8e21ce17919ae2caa011e67f4f8a5b1e  /home/gpgpu-sim/Documents/Dynamic_GPU_Cache_Bypass_Project/benchmarks/test/lud-rodinia-3.1
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=lud.cu
self exe links to: /home/gpgpu-sim/Documents/Dynamic_GPU_Cache_Bypass_Project/benchmarks/test/lud-rodinia-3.1
Running md5sum using "md5sum /home/gpgpu-sim/Documents/Dynamic_GPU_Cache_Bypass_Project/benchmarks/test/lud-rodinia-3.1 "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/gpgpu-sim/Documents/Dynamic_GPU_Cache_Bypass_Project/benchmarks/test/lud-rodinia-3.1 > _cuobjdump_complete_output_5dC0ue"
Parsing file _cuobjdump_complete_output_5dC0ue
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_30
Adding identifier: lud.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_30
Adding identifier: lud.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: lud.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_13
Adding identifier: lud.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: lud.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: lud.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: lud.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_10
Adding identifier: lud.cu
## Adding new section ELF
Adding arch: sm_30
Adding identifier: lud_kernel.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_5.ptx
Adding arch: sm_30
Adding identifier: lud_kernel.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: lud_kernel.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_6.ptx
Adding arch: sm_13
Adding identifier: lud_kernel.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: lud_kernel.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_7.ptx
Adding arch: sm_20
Adding identifier: lud_kernel.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: lud_kernel.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_8.ptx
Adding arch: sm_10
Adding identifier: lud_kernel.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=lud_kernel.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z12lud_internalPfii : hostFun 0x0x401c40, fat_cubin_handle = 2
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_18130_33_non_const_shadow" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_diagonalPfii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: reconvergence points for _Z12lud_diagonalPfii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x370 (_2.ptx:170) @%p2 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x468 (_2.ptx:219) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3a8 (_2.ptx:179) @%p3 bra BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (_2.ptx:206) ld.shared.f32 %f26, [%rl9];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x428 (_2.ptx:202) @%p4 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (_2.ptx:206) ld.shared.f32 %f26, [%rl9];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x470 (_2.ptx:221) @!%p1 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_2.ptx:255) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x528 (_2.ptx:251) @%p5 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_2.ptx:255) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x570 (_2.ptx:265) @%p6 bra BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x578 (_2.ptx:267) ld.param.u32 %r131, [_Z12lud_diagonalPfii_param_2];
GPGPU-Sim PTX: ... end of reconvergence points for _Z12lud_diagonalPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12lud_diagonalPfii'.
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_18171_33_non_const_dia" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_18172_33_non_const_peri_row" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_18173_33_non_const_peri_col" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13lud_perimeterPfii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: reconvergence points for _Z13lud_perimeterPfii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8b0 (_2.ptx:409) @%p1 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfd0 (_2.ptx:695) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xc20 (_2.ptx:546) bra.uni BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfd0 (_2.ptx:695) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xfd8 (_2.ptx:697) @%p1 bra BB1_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1270 (_2.ptx:816) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1048 (_2.ptx:716) @%p2 bra BB1_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d0 (_2.ptx:742) shl.b64 %rl136, %rl213, 6;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x10c8 (_2.ptx:739) @%p3 bra BB1_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d0 (_2.ptx:742) shl.b64 %rl136, %rl213, 6;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1138 (_2.ptx:759) @%p4 bra BB1_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1270 (_2.ptx:816) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1140 (_2.ptx:760) bra.uni BB1_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1008 (_2.ptx:707) mov.u64 %rl214, %rl216;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1248 (_2.ptx:805) @%p5 bra BB1_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1250 (_2.ptx:807) add.s64 %rl30, %rl21, 64;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1268 (_2.ptx:812) @%p6 bra BB1_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1270 (_2.ptx:816) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1278 (_2.ptx:818) @%p1 bra BB1_15;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX: ... end of reconvergence points for _Z13lud_perimeterPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13lud_perimeterPfii'.
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_18249_33_non_const_peri_row" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_18250_33_non_const_peri_col" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_internalPfii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: reconvergence points for _Z12lud_internalPfii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z12lud_internalPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12lud_internalPfii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _2.ptx
Adding _cuobjdump_7.ptx with cubin handle 2
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_Nt5PVz"
Running: cat _ptx_Nt5PVz | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_9TvJmV
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_9TvJmV --output-file  /dev/null 2> _ptx_Nt5PVzinfo"
GPGPU-Sim PTX: Kernel '_Z13lud_perimeterPfii' : regs=46, lmem=0, smem=3072, cmem=52
GPGPU-Sim PTX: Kernel '_Z12lud_internalPfii' : regs=15, lmem=0, smem=2048, cmem=48
GPGPU-Sim PTX: Kernel '_Z12lud_diagonalPfii' : regs=22, lmem=0, smem=1024, cmem=48
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_Nt5PVz _ptx2_9TvJmV _ptx_Nt5PVzinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z13lud_perimeterPfii : hostFun 0x0x401cc0, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z12lud_diagonalPfii : hostFun 0x0x401d40, fat_cubin_handle = 2
WG size of kernel = 16 X 16
Generate input matrix internally, size =256
Creating matrix internally size=256
Before LUD

GPGPU-Sim PTX: cudaLaunch for 0x0x401d40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 0 (ipc= 0.0) sim_rate=0 (inst/sec) elapsed = 0:0:00:01 / Wed Jan 30 01:33:28 2019
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 768 (ipc= 0.2) sim_rate=384 (inst/sec) elapsed = 0:0:00:02 / Wed Jan 30 01:33:29 2019
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 1866 (ipc= 0.2) sim_rate=622 (inst/sec) elapsed = 0:0:00:03 / Wed Jan 30 01:33:30 2019
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 9838 (ipc= 0.9) sim_rate=2459 (inst/sec) elapsed = 0:0:00:04 / Wed Jan 30 01:33:31 2019
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 16860 (ipc= 1.1) sim_rate=3372 (inst/sec) elapsed = 0:0:00:05 / Wed Jan 30 01:33:32 2019
GPGPU-Sim uArch: cycles simulated: 19500  inst.: 21250 (ipc= 1.1) sim_rate=3541 (inst/sec) elapsed = 0:0:00:06 / Wed Jan 30 01:33:33 2019
GPGPU-Sim uArch: cycles simulated: 23500  inst.: 24111 (ipc= 1.0) sim_rate=3444 (inst/sec) elapsed = 0:0:00:07 / Wed Jan 30 01:33:34 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (27451,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z12lud_diagonalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 1.
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 1 
gpu_sim_cycle = 27452
gpu_sim_insn = 26018
gpu_ipc =       0.9478
gpu_tot_sim_cycle = 27452
gpu_tot_sim_insn = 26018
gpu_tot_ipc =       0.9478
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=3252

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2046
	L1I_total_cache_misses = 17
	L1I_total_cache_miss_rate = 0.0083
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 6
	L1C_total_cache_misses = 3
	L1C_total_cache_miss_rate = 0.5000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2029
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 17
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 116800
gpgpu_n_tot_w_icount = 3650
gpgpu_n_stall_shd_mem = 546
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16
gpgpu_n_mem_write_global = 15
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 1
gpgpu_n_load_insn  = 256
gpgpu_n_store_insn = 240
gpgpu_n_shmem_insn = 4801
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 96
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 546
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:34469	W0_Scoreboard:16813	W1:377	W2:353	W3:329	W4:305	W5:281	W6:257	W7:233	W8:209	W9:185	W10:161	W11:137	W12:113	W13:89	W14:65	W15:37	W16:519	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 8 {8:1,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 128 {8:16,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1080 {72:15,}
traffic_breakdown_coretomem[INST_ACC_R] = 136 {8:17,}
traffic_breakdown_memtocore[CONST_ACC_R] = 72 {72:1,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1152 {72:16,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 120 {8:15,}
traffic_breakdown_memtocore[INST_ACC_R] = 2312 {136:17,}
maxmrqlatency = 1 
maxdqlatency = 0 
maxmflatency = 285 
averagemflatency = 217 
max_icnt2mem_latency = 10 
max_icnt2sh_latency = 27451 
mrq_lat_table:34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626     25733         0         0      1444         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2345     26474         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      4686     27218         0         0         0       853         0         0         0         0         0         0         0         0         0         0 
dram[3]:      7006         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      7637         0         0         0      1762         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      8346         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  2.000000      -nan      -nan  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  1.000000      -nan      -nan      -nan  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 34/14 = 2.428571
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         2         0         0         5         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         1         0         0         0         6         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         2         0         0         0         5         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 34
min_bank_accesses = 0!
chip skew: 10/2 = 5.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         95         0    none      none         402    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0         0    none      none      none         378    none      none      none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:          0    none      none      none         402    none      none      none      none      none      none      none      none      none      none      none  
dram[5]:          0    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        285         0         0         0       272         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0       272         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       272         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27452 n_nop=27425 n_act=5 n_pre=2 n_req=10 n_rd=20 n_write=0 bw_util=0.001457
n_activity=299 dram_eff=0.1338
bk0: 6a 27381i bk1: 4a 27430i bk2: 0a 27452i bk3: 0a 27452i bk4: 10a 27419i bk5: 0a 27450i bk6: 0a 27450i bk7: 0a 27450i bk8: 0a 27451i bk9: 0a 27451i bk10: 0a 27453i bk11: 0a 27453i bk12: 0a 27453i bk13: 0a 27453i bk14: 0a 27453i bk15: 0a 27453i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27452 n_nop=27442 n_act=2 n_pre=0 n_req=4 n_rd=8 n_write=0 bw_util=0.0005828
n_activity=110 dram_eff=0.1455
bk0: 4a 27432i bk1: 4a 27432i bk2: 0a 27451i bk3: 0a 27452i bk4: 0a 27452i bk5: 0a 27452i bk6: 0a 27452i bk7: 0a 27452i bk8: 0a 27452i bk9: 0a 27452i bk10: 0a 27452i bk11: 0a 27452i bk12: 0a 27452i bk13: 0a 27452i bk14: 0a 27452i bk15: 0a 27452i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27452 n_nop=27431 n_act=3 n_pre=0 n_req=9 n_rd=18 n_write=0 bw_util=0.001311
n_activity=210 dram_eff=0.1714
bk0: 4a 27433i bk1: 2a 27436i bk2: 0a 27451i bk3: 0a 27451i bk4: 0a 27451i bk5: 12a 27415i bk6: 0a 27450i bk7: 0a 27450i bk8: 0a 27451i bk9: 0a 27451i bk10: 0a 27452i bk11: 0a 27453i bk12: 0a 27453i bk13: 0a 27453i bk14: 0a 27453i bk15: 0a 27454i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27452 n_nop=27447 n_act=1 n_pre=0 n_req=2 n_rd=4 n_write=0 bw_util=0.0002914
n_activity=55 dram_eff=0.1455
bk0: 4a 27432i bk1: 0a 27452i bk2: 0a 27452i bk3: 0a 27452i bk4: 0a 27452i bk5: 0a 27452i bk6: 0a 27452i bk7: 0a 27452i bk8: 0a 27452i bk9: 0a 27452i bk10: 0a 27452i bk11: 0a 27452i bk12: 0a 27452i bk13: 0a 27452i bk14: 0a 27452i bk15: 0a 27452i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27452 n_nop=27436 n_act=2 n_pre=0 n_req=7 n_rd=14 n_write=0 bw_util=0.00102
n_activity=155 dram_eff=0.1806
bk0: 4a 27432i bk1: 0a 27452i bk2: 0a 27452i bk3: 0a 27452i bk4: 10a 27419i bk5: 0a 27450i bk6: 0a 27450i bk7: 0a 27450i bk8: 0a 27451i bk9: 0a 27452i bk10: 0a 27453i bk11: 0a 27453i bk12: 0a 27453i bk13: 0a 27453i bk14: 0a 27453i bk15: 0a 27453i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27452 n_nop=27447 n_act=1 n_pre=0 n_req=2 n_rd=4 n_write=0 bw_util=0.0002914
n_activity=55 dram_eff=0.1455
bk0: 4a 27432i bk1: 0a 27452i bk2: 0a 27452i bk3: 0a 27452i bk4: 0a 27452i bk5: 0a 27452i bk6: 0a 27452i bk7: 0a 27452i bk8: 0a 27452i bk9: 0a 27452i bk10: 0a 27452i bk11: 0a 27452i bk12: 0a 27452i bk13: 0a 27452i bk14: 0a 27452i bk15: 0a 27452i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 13, Miss = 8, Miss_rate = 0.615, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 12, Miss = 7, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 12, Miss = 7, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 49
L2_total_cache_misses = 34
L2_total_cache_miss_rate = 0.6939
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=151
icnt_total_pkts_simt_to_mem=79
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.34694
	minimum = 6
	maximum = 10
Network latency average = 7.34694
	minimum = 6
	maximum = 10
Slowest packet = 1
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 0
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000132217
	minimum = 0 (at node 0)
	maximum = 0.00178493 (at node 1)
Accepted packet rate average = 0.000132217
	minimum = 0 (at node 0)
	maximum = 0.00178493 (at node 1)
Injected flit rate average = 0.000310306
	minimum = 0 (at node 0)
	maximum = 0.00287775 (at node 1)
Accepted flit rate average= 0.000310306
	minimum = 0 (at node 0)
	maximum = 0.00550051 (at node 1)
Injected packet length average = 2.34694
Accepted packet length average = 2.34694
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 7.34694 (1 samples)
	minimum = 6 (1 samples)
	maximum = 10 (1 samples)
Network latency average = 7.34694 (1 samples)
	minimum = 6 (1 samples)
	maximum = 10 (1 samples)
Flit latency average = 6 (1 samples)
	minimum = 6 (1 samples)
	maximum = 6 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000132217 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00178493 (1 samples)
Accepted packet rate average = 0.000132217 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00178493 (1 samples)
Injected flit rate average = 0.000310306 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00287775 (1 samples)
Accepted flit rate average = 0.000310306 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00550051 (1 samples)
Injected packet size average = 2.34694 (1 samples)
Accepted packet size average = 2.34694 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 3252 (inst/sec)
gpgpu_simulation_rate = 3431 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401cc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (15,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,27452)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,27452)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,27452)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,27452)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,27452)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,27452)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,27452)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,27452)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,27452)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,27452)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,27452)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,27452)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,27452)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,27452)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,27452)
GPGPU-Sim uArch: cycles simulated: 27952  inst.: 30786 (ipc= 9.5) sim_rate=3848 (inst/sec) elapsed = 0:0:00:08 / Wed Jan 30 01:33:35 2019
GPGPU-Sim uArch: cycles simulated: 28952  inst.: 37522 (ipc= 7.7) sim_rate=4169 (inst/sec) elapsed = 0:0:00:09 / Wed Jan 30 01:33:36 2019
GPGPU-Sim uArch: cycles simulated: 29952  inst.: 41858 (ipc= 6.3) sim_rate=4185 (inst/sec) elapsed = 0:0:00:10 / Wed Jan 30 01:33:37 2019
GPGPU-Sim uArch: cycles simulated: 31452  inst.: 47298 (ipc= 5.3) sim_rate=4299 (inst/sec) elapsed = 0:0:00:11 / Wed Jan 30 01:33:38 2019
GPGPU-Sim uArch: cycles simulated: 32952  inst.: 53618 (ipc= 5.0) sim_rate=4468 (inst/sec) elapsed = 0:0:00:12 / Wed Jan 30 01:33:39 2019
GPGPU-Sim uArch: cycles simulated: 33952  inst.: 57186 (ipc= 4.8) sim_rate=4398 (inst/sec) elapsed = 0:0:00:13 / Wed Jan 30 01:33:40 2019
GPGPU-Sim uArch: cycles simulated: 35452  inst.: 63922 (ipc= 4.7) sim_rate=4565 (inst/sec) elapsed = 0:0:00:14 / Wed Jan 30 01:33:41 2019
GPGPU-Sim uArch: cycles simulated: 36952  inst.: 72306 (ipc= 4.9) sim_rate=4820 (inst/sec) elapsed = 0:0:00:15 / Wed Jan 30 01:33:42 2019
GPGPU-Sim uArch: cycles simulated: 37952  inst.: 75362 (ipc= 4.7) sim_rate=4710 (inst/sec) elapsed = 0:0:00:16 / Wed Jan 30 01:33:43 2019
GPGPU-Sim uArch: cycles simulated: 39452  inst.: 79618 (ipc= 4.5) sim_rate=4683 (inst/sec) elapsed = 0:0:00:17 / Wed Jan 30 01:33:44 2019
GPGPU-Sim uArch: cycles simulated: 40952  inst.: 84226 (ipc= 4.3) sim_rate=4679 (inst/sec) elapsed = 0:0:00:18 / Wed Jan 30 01:33:45 2019
GPGPU-Sim uArch: cycles simulated: 41952  inst.: 88562 (ipc= 4.3) sim_rate=4661 (inst/sec) elapsed = 0:0:00:19 / Wed Jan 30 01:33:46 2019
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(14,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 43452  inst.: 146850 (ipc= 7.6) sim_rate=7342 (inst/sec) elapsed = 0:0:00:20 / Wed Jan 30 01:33:47 2019
GPGPU-Sim uArch: cycles simulated: 44452  inst.: 196786 (ipc=10.0) sim_rate=9370 (inst/sec) elapsed = 0:0:00:21 / Wed Jan 30 01:33:48 2019
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(6,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 45952  inst.: 271586 (ipc=13.3) sim_rate=12344 (inst/sec) elapsed = 0:0:00:22 / Wed Jan 30 01:33:49 2019
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(2,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 46952  inst.: 321394 (ipc=15.1) sim_rate=13973 (inst/sec) elapsed = 0:0:00:23 / Wed Jan 30 01:33:50 2019
GPGPU-Sim uArch: cycles simulated: 47952  inst.: 371250 (ipc=16.8) sim_rate=15468 (inst/sec) elapsed = 0:0:00:24 / Wed Jan 30 01:33:51 2019
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(2,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 49452  inst.: 445826 (ipc=19.1) sim_rate=17833 (inst/sec) elapsed = 0:0:00:25 / Wed Jan 30 01:33:52 2019
GPGPU-Sim uArch: cycles simulated: 50452  inst.: 493794 (ipc=20.3) sim_rate=18992 (inst/sec) elapsed = 0:0:00:26 / Wed Jan 30 01:33:53 2019
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(13,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 51452  inst.: 518722 (ipc=20.5) sim_rate=19211 (inst/sec) elapsed = 0:0:00:27 / Wed Jan 30 01:33:54 2019
GPGPU-Sim uArch: cycles simulated: 52952  inst.: 578066 (ipc=21.6) sim_rate=20645 (inst/sec) elapsed = 0:0:00:28 / Wed Jan 30 01:33:55 2019
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(0,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 53952  inst.: 619298 (ipc=22.4) sim_rate=21355 (inst/sec) elapsed = 0:0:00:29 / Wed Jan 30 01:33:56 2019
GPGPU-Sim uArch: cycles simulated: 55452  inst.: 680530 (ipc=23.4) sim_rate=22684 (inst/sec) elapsed = 0:0:00:30 / Wed Jan 30 01:33:57 2019
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(11,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 56452  inst.: 720354 (ipc=23.9) sim_rate=23237 (inst/sec) elapsed = 0:0:00:31 / Wed Jan 30 01:33:58 2019
GPGPU-Sim uArch: cycles simulated: 57452  inst.: 761826 (ipc=24.5) sim_rate=23807 (inst/sec) elapsed = 0:0:00:32 / Wed Jan 30 01:33:59 2019
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(3,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 58952  inst.: 824722 (ipc=25.4) sim_rate=24991 (inst/sec) elapsed = 0:0:00:33 / Wed Jan 30 01:34:00 2019
GPGPU-Sim uArch: cycles simulated: 59952  inst.: 866082 (ipc=25.8) sim_rate=25473 (inst/sec) elapsed = 0:0:00:34 / Wed Jan 30 01:34:01 2019
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(1,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 61452  inst.: 928962 (ipc=26.6) sim_rate=26541 (inst/sec) elapsed = 0:0:00:35 / Wed Jan 30 01:34:02 2019
GPGPU-Sim uArch: cycles simulated: 62452  inst.: 937666 (ipc=26.0) sim_rate=26046 (inst/sec) elapsed = 0:0:00:36 / Wed Jan 30 01:34:03 2019
GPGPU-Sim uArch: cycles simulated: 63952  inst.: 953842 (ipc=25.4) sim_rate=25779 (inst/sec) elapsed = 0:0:00:37 / Wed Jan 30 01:34:04 2019
GPGPU-Sim uArch: cycles simulated: 64952  inst.: 965010 (ipc=25.0) sim_rate=25395 (inst/sec) elapsed = 0:0:00:38 / Wed Jan 30 01:34:05 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (38048,27452), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (38050,27452), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (38061,27452), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (38066,27452), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (38077,27452), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (38080,27452), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (38093,27452), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (38100,27452), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (38112,27452), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (38119,27452), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (38120,27452), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (38127,27452), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (38131,27452), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (38140,27452), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (38146,27452), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 12.
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 2 
gpu_sim_cycle = 38147
gpu_sim_insn = 949440
gpu_ipc =      24.8890
gpu_tot_sim_cycle = 65599
gpu_tot_sim_insn = 975458
gpu_tot_ipc =      14.8700
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 922
gpu_stall_icnt2sh    = 925
gpu_total_sim_rate=25669

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 35915
	L1I_total_cache_misses = 496
	L1I_total_cache_miss_rate = 0.0138
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 141
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.1206
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 124
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 35419
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 496
Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
4001, 
gpgpu_n_tot_thrd_icount = 2037280
gpgpu_n_tot_w_icount = 63665
gpgpu_n_stall_shd_mem = 30681
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 736
gpgpu_n_mem_write_global = 480
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 11776
gpgpu_n_store_insn = 7680
gpgpu_n_shmem_insn = 215281
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2496
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 30681
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:741015	W0_Scoreboard:393222	W1:377	W2:353	W3:329	W4:305	W5:281	W6:257	W7:233	W8:209	W9:185	W10:161	W11:137	W12:113	W13:89	W14:65	W15:37	W16:60249	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:285
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5888 {8:736,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 34560 {72:480,}
traffic_breakdown_coretomem[INST_ACC_R] = 3968 {8:496,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52992 {72:736,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3840 {8:480,}
traffic_breakdown_memtocore[INST_ACC_R] = 67456 {136:496,}

GPGPU-Sim PTX: cudaLaunch for 0x0x401c40 (mode=performance simulation) on stream 0
maxmrqlatency = 9 
maxdqlatency = 0 
maxmflatency = 293 
averagemflatency = 193 
max_icnt2mem_latency = 34 
max_icnt2sh_latency = 65598 
mrq_lat_table:415 	0 	1 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	735 	496 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1658 	66 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	739 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15 	430 	35 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	29 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626     25733         0         0      1444      3430      8754         0      9717         0      9738         0      9780         0      9762         0 
dram[1]:      2345     26474         0         0      2920      3400         0         0         0         0         0         0         0         0         0         0 
dram[2]:      4686     27218         0         0      2968       853         0      9342         0      9730         0      9774         0      9756         0      9744 
dram[3]:      7006      6717         0         0      2926      2609         0         0         0         0         0         0         0         0         0         0 
dram[4]: GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (15,15,1) blockDim = (16,16,1) 
     7637      8408         0         0      1762      2657      9047         0      9723         0      9768         0      9786         0      9750         0 
dram[5]:      8346     11002         0         0      3388      2615         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.666667  4.000000      -nan      -nan 10.000000 10.000000 16.000000      -nan 16.000000      -nan 16.000000      -nan 16.000000      -nan 16.000000      -nan 
dram[1]:  4.000000  4.000000      -nan      -nan 10.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000      -nan 16.000000      -nan 16.000000      -nan 16.000000      -nan 16.000000      -nan 16.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 16.000000      -nan 16.000000      -nan 16.000000      -nan 16.000000      -nan 16.000000      -nan 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 417/41 = 10.170732
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         5         4         0         0        10        10        16         0        16         0        16         0        16         0        16         0 
dram[1]:         4         4         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0        10        12         0        16         0        16         0        16         0        16         0        16 
dram[3]:         4         4         0         0        10        12         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0        10        12        16         0        16         0        16         0        16         0        16         0 
dram[5]:         4         4         0         0        10        12         0         0         0         0         0         0         0         0         0         0 
total reads: 417
min_bank_accesses = 0!
chip skew: 110/28 = 3.93
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        451         0    none      none        1935       799       403    none         402    none         404    none         402    none         405    none  
dram[1]:          0         0    none      none         803       800    none      none      none      none      none      none      none      none      none      none  
dram[2]:          0         0    none      none         806      1744    none         402    none         410    none         429    none         438    none         422
dram[3]:          0         0    none      none         802       753    none      none      none      none      none      none      none      none      none      none  
dram[4]:          0         0    none      none        1795       756       402    none         402    none         404    none         405    none         405    none  
dram[5]:          0         0    none      none         800       749    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        285         0         0         0       291       272       272         0       272         0       272         0       272         0       272         0
dram[1]:          0         0         0         0       272       272         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       272       272         0       272         0       272         0       279         0       289         0       293
dram[3]:          0         0         0         0       272       272         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       272       272       275         0       272         0       272         0       272         0       272         0
dram[5]:          0         0         0         0       272       272         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65599 n_nop=65368 n_act=11 n_pre=2 n_req=109 n_rd=218 n_write=0 bw_util=0.006646
n_activity=1821 dram_eff=0.2394
bk0: 10a 65519i bk1: 8a 65568i bk2: 0a 65599i bk3: 0a 65599i bk4: 20a 65547i bk5: 20a 65546i bk6: 32a 65519i bk7: 0a 65596i bk8: 32a 65521i bk9: 0a 65596i bk10: 32a 65523i bk11: 0a 65600i bk12: 32a 65525i bk13: 0a 65600i bk14: 32a 65523i bk15: 0a 65598i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65599 n_nop=65539 n_act=4 n_pre=0 n_req=28 n_rd=56 n_write=0 bw_util=0.001707
n_activity=471 dram_eff=0.2378
bk0: 8a 65571i bk1: 8a 65571i bk2: 0a 65598i bk3: 0a 65599i bk4: 20a 65544i bk5: 20a 65547i bk6: 0a 65598i bk7: 0a 65598i bk8: 0a 65599i bk9: 0a 65599i bk10: 0a 65599i bk11: 0a 65599i bk12: 0a 65599i bk13: 0a 65599i bk14: 0a 65599i bk15: 0a 65599i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65599 n_nop=65370 n_act=9 n_pre=0 n_req=110 n_rd=220 n_write=0 bw_util=0.006707
n_activity=1737 dram_eff=0.2533
bk0: 8a 65570i bk1: 8a 65570i bk2: 0a 65597i bk3: 0a 65597i bk4: 20a 65543i bk5: 24a 65538i bk6: 0a 65598i bk7: 32a 65521i bk8: 0a 65597i bk9: 32a 65522i bk10: 0a 65600i bk11: 32a 65526i bk12: 0a 65601i bk13: 32a 65524i bk14: 0a 65599i bk15: 32a 65524i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000121953
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65599 n_nop=65535 n_act=4 n_pre=0 n_req=30 n_rd=60 n_write=0 bw_util=0.001829
n_activity=515 dram_eff=0.233
bk0: 8a 65572i bk1: 8a 65571i bk2: 0a 65599i bk3: 0a 65600i bk4: 20a 65547i bk5: 24a 65538i bk6: 0a 65596i bk7: 0a 65597i bk8: 0a 65598i bk9: 0a 65599i bk10: 0a 65599i bk11: 0a 65599i bk12: 0a 65599i bk13: 0a 65600i bk14: 0a 65600i bk15: 0a 65600i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65599 n_nop=65370 n_act=9 n_pre=0 n_req=110 n_rd=220 n_write=0 bw_util=0.006707
n_activity=1754 dram_eff=0.2509
bk0: 8a 65571i bk1: 8a 65570i bk2: 0a 65597i bk3: 0a 65599i bk4: 20a 65547i bk5: 24a 65535i bk6: 32a 65520i bk7: 0a 65596i bk8: 32a 65521i bk9: 0a 65598i bk10: 32a 65524i bk11: 0a 65600i bk12: 32a 65524i bk13: 0a 65600i bk14: 32a 65524i bk15: 0a 65599i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.09765e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65599 n_nop=65535 n_act=4 n_pre=0 n_req=30 n_rd=60 n_write=0 bw_util=0.001829
n_activity=517 dram_eff=0.2321
bk0: 8a 65572i bk1: 8a 65571i bk2: 0a 65599i bk3: 0a 65600i bk4: 20a 65547i bk5: 24a 65537i bk6: 0a 65596i bk7: 0a 65596i bk8: 0a 65597i bk9: 0a 65599i bk10: 0a 65599i bk11: 0a 65600i bk12: 0a 65600i bk13: 0a 65600i bk14: 0a 65600i bk15: 0a 65600i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 322, Miss = 95, Miss_rate = 0.295, Pending_hits = 8, Reservation_fails = 85
L2_cache_bank[1]: Access = 72, Miss = 14, Miss_rate = 0.194, Pending_hits = 13, Reservation_fails = 95
L2_cache_bank[2]: Access = 72, Miss = 14, Miss_rate = 0.194, Pending_hits = 13, Reservation_fails = 97
L2_cache_bank[3]: Access = 72, Miss = 14, Miss_rate = 0.194, Pending_hits = 16, Reservation_fails = 190
L2_cache_bank[4]: Access = 72, Miss = 14, Miss_rate = 0.194, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[5]: Access = 354, Miss = 96, Miss_rate = 0.271, Pending_hits = 12, Reservation_fails = 190
L2_cache_bank[6]: Access = 72, Miss = 14, Miss_rate = 0.194, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[7]: Access = 104, Miss = 16, Miss_rate = 0.154, Pending_hits = 18, Reservation_fails = 190
L2_cache_bank[8]: Access = 307, Miss = 94, Miss_rate = 0.306, Pending_hits = 8, Reservation_fails = 32
L2_cache_bank[9]: Access = 104, Miss = 16, Miss_rate = 0.154, Pending_hits = 18, Reservation_fails = 190
L2_cache_bank[10]: Access = 72, Miss = 14, Miss_rate = 0.194, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[11]: Access = 104, Miss = 16, Miss_rate = 0.154, Pending_hits = 18, Reservation_fails = 190
L2_total_cache_accesses = 1727
L2_total_cache_misses = 417
L2_total_cache_miss_rate = 0.2415
L2_total_cache_pending_hits = 154
L2_total_cache_reservation_fails = 1259
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 256
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 112
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 368
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 480
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 406
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 42
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 48
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1259
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=5213
icnt_total_pkts_simt_to_mem=2687
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.46424
	minimum = 6
	maximum = 32
Network latency average = 8.02026
	minimum = 6
	maximum = 32
Slowest packet = 98
Flit latency average = 7.09778
	minimum = 6
	maximum = 32
Slowest flit = 230
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00325835
	minimum = 0.00183501 (at node 16)
	maximum = 0.00896532 (at node 20)
Accepted packet rate average = 0.00325835
	minimum = 0.00183501 (at node 16)
	maximum = 0.00896532 (at node 20)
Injected flit rate average = 0.00744683
	minimum = 0.00450887 (at node 1)
	maximum = 0.0250085 (at node 20)
Accepted flit rate average= 0.00744683
	minimum = 0.00288358 (at node 16)
	maximum = 0.0139461 (at node 20)
Injected packet length average = 2.28546
Accepted packet length average = 2.28546
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 7.90559 (2 samples)
	minimum = 6 (2 samples)
	maximum = 21 (2 samples)
Network latency average = 7.6836 (2 samples)
	minimum = 6 (2 samples)
	maximum = 21 (2 samples)
Flit latency average = 6.54889 (2 samples)
	minimum = 6 (2 samples)
	maximum = 19 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00169528 (2 samples)
	minimum = 0.000917503 (2 samples)
	maximum = 0.00537513 (2 samples)
Accepted packet rate average = 0.00169528 (2 samples)
	minimum = 0.000917503 (2 samples)
	maximum = 0.00537513 (2 samples)
Injected flit rate average = 0.00387857 (2 samples)
	minimum = 0.00225444 (2 samples)
	maximum = 0.0139431 (2 samples)
Accepted flit rate average = 0.00387857 (2 samples)
	minimum = 0.00144179 (2 samples)
	maximum = 0.00972328 (2 samples)
Injected packet size average = 2.28786 (2 samples)
Accepted packet size average = 2.28786 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 38 sec (38 sec)
gpgpu_simulation_rate = 25669 (inst/sec)
gpgpu_simulation_rate = 1726 (cycle/sec)
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,65599)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,65599)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,65599)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,65599)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,65599)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,65599)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,65599)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,65599)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,65599)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,65599)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,65599)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,65599)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,65599)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,65599)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,65599)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,65599)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,65599)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,65599)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,65599)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,65599)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,65599)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,65599)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,65599)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,65599)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,65599)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,65599)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,65599)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,65599)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,65599)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,65599)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,65599)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,65599)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,65599)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,65599)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,65599)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,65599)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,65599)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,65599)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,65599)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,65599)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,65599)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,65599)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,65599)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,65599)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,65599)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,65599)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,65599)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,65599)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,65599)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,65599)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,65599)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,65599)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,65599)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,65599)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,65599)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,65599)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,65599)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,65599)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,65599)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,65599)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,65599)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,65599)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,65599)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,65599)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,65599)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,65599)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,65599)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,65599)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,65599)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,65599)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,65599)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,65599)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,65599)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,65599)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,65599)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,65599)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,65599)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,65599)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,65599)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,65599)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,65599)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,65599)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,65599)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,65599)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,65599)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,65599)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,65599)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,65599)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,65599)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,65599)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(11,2,0) tid=(3,5,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(7,0,0) tid=(3,13,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(8,4,0) tid=(3,13,0)
GPGPU-Sim uArch: cycles simulated: 66099  inst.: 1274562 (ipc=598.2) sim_rate=31864 (inst/sec) elapsed = 0:0:00:40 / Wed Jan 30 01:34:07 2019
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(1,3,0) tid=(3,13,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(0,1,0) tid=(3,11,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(6,1,0) tid=(3,15,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(11,2,0) tid=(3,9,0)
GPGPU-Sim uArch: cycles simulated: 66599  inst.: 1567362 (ipc=591.9) sim_rate=37318 (inst/sec) elapsed = 0:0:00:42 / Wed Jan 30 01:34:09 2019
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(5,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 67099  inst.: 1732674 (ipc=504.8) sim_rate=40294 (inst/sec) elapsed = 0:0:00:43 / Wed Jan 30 01:34:10 2019
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(7,5,0) tid=(3,11,0)
GPGPU-Sim uArch: cycles simulated: 67599  inst.: 1807522 (ipc=416.0) sim_rate=41080 (inst/sec) elapsed = 0:0:00:44 / Wed Jan 30 01:34:11 2019
GPGPU-Sim uArch: cycles simulated: 68099  inst.: 1852738 (ipc=350.9) sim_rate=41171 (inst/sec) elapsed = 0:0:00:45 / Wed Jan 30 01:34:12 2019
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(11,1,0) tid=(3,13,0)
GPGPU-Sim uArch: cycles simulated: 68599  inst.: 1950082 (ipc=324.9) sim_rate=42393 (inst/sec) elapsed = 0:0:00:46 / Wed Jan 30 01:34:13 2019
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(0,2,0) tid=(3,11,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(13,0,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 69099  inst.: 2148066 (ipc=335.0) sim_rate=45703 (inst/sec) elapsed = 0:0:00:47 / Wed Jan 30 01:34:14 2019
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(12,2,0) tid=(3,9,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(5,3,0) tid=(3,1,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(0,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 69599  inst.: 2445762 (ipc=367.6) sim_rate=49913 (inst/sec) elapsed = 0:0:00:49 / Wed Jan 30 01:34:16 2019
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(0,3,0) tid=(3,11,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(8,0,0) tid=(3,5,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4381,65599), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(4382,65599)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4399,65599), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(4400,65599)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(12,3,0) tid=(3,5,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4455,65599), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(4456,65599)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4478,65599), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(4479,65599)
GPGPU-Sim uArch: cycles simulated: 70099  inst.: 2723682 (ipc=388.5) sim_rate=53405 (inst/sec) elapsed = 0:0:00:51 / Wed Jan 30 01:34:18 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4504,65599), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(4505,65599)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4530,65599), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4531,65599)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4534,65599), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(4535,65599)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4537,65599), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(4538,65599)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4541,65599), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(4542,65599)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4553,65599), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(4554,65599)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4578,65599), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(4579,65599)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(12,3,0) tid=(3,1,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4588,65599), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(4589,65599)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4589,65599), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(4590,65599)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4621,65599), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(4622,65599)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4634,65599), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(4635,65599)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4637,65599), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4638,65599)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4638,65599), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(4639,65599)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4650,65599), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(4651,65599)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4660,65599), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(4661,65599)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4674,65599), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(4675,65599)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4692,65599), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(4693,65599)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4704,65599), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4705,65599)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4705,65599), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(4706,65599)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4726,65599), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4726,65599), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4727,65599)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(4727,65599)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(11,5,0) tid=(3,9,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4735,65599), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(4736,65599)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4737,65599), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(4738,65599)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4750,65599), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4751,65599)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4760,65599), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(4761,65599)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4776,65599), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4777,65599)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4782,65599), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(4783,65599)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (4789,65599), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4790,65599)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (4797,65599), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4798,65599)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4800,65599), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(4801,65599)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4828,65599), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(4829,65599)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(8,7,0) tid=(3,13,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4861,65599), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(4862,65599)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4941,65599), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(4942,65599)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4953,65599), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4954,65599)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(8,3,0) tid=(3,15,0)
GPGPU-Sim uArch: cycles simulated: 70599  inst.: 3077410 (ipc=420.4) sim_rate=58064 (inst/sec) elapsed = 0:0:00:53 / Wed Jan 30 01:34:20 2019
GPGPU-Sim uArch: Shader 6 finished CTA #2 (5030,65599), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(5031,65599)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (5053,65599), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(5054,65599)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (5055,65599), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(5056,65599)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (5068,65599), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(5069,65599)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (5088,65599), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(5089,65599)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (5101,65599), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (5101,65599), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(5102,65599)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(5102,65599)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (5109,65599), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(5110,65599)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (5118,65599), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(5119,65599)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(0,8,0) tid=(3,1,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5182,65599), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(5183,65599)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(9,8,0) tid=(3,1,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (5249,65599), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(5250,65599)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (5252,65599), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(5253,65599)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (5261,65599), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5262,65599)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (5285,65599), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(5286,65599)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (5289,65599), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5290,65599)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (5331,65599), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(5332,65599)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(1,9,0) tid=(3,1,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (5394,65599), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(5395,65599)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (5429,65599), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(5430,65599)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (5437,65599), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5438,65599)
GPGPU-Sim uArch: cycles simulated: 71099  inst.: 3467298 (ipc=453.1) sim_rate=63041 (inst/sec) elapsed = 0:0:00:55 / Wed Jan 30 01:34:22 2019
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(10,8,0) tid=(3,7,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (5508,65599), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5509,65599)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (5513,65599), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5514,65599)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (5567,65599), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(5568,65599)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (5599,65599), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(5600,65599)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (5601,65599), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(5602,65599)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (5612,65599), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(5613,65599)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(8,8,0) tid=(3,5,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (5775,65599), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(5776,65599)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (5818,65599), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(5819,65599)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(7,5,0) tid=(3,15,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (5851,65599), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(5852,65599)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (5869,65599), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(5870,65599)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (5902,65599), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5903,65599)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (5942,65599), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5943,65599)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (5981,65599), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5982,65599)
GPGPU-Sim uArch: cycles simulated: 71599  inst.: 3742466 (ipc=461.2) sim_rate=65657 (inst/sec) elapsed = 0:0:00:57 / Wed Jan 30 01:34:24 2019
GPGPU-Sim uArch: Shader 1 finished CTA #5 (6008,65599), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6009,65599)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(13,9,0) tid=(3,5,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (6239,65599), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6240,65599)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (6287,65599), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(6288,65599)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(9,10,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (6338,65599), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(6339,65599)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (6385,65599), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6386,65599)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (6386,65599), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(6387,65599)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (6395,65599), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(6396,65599)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (6401,65599), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6402,65599)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (6439,65599), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6440,65599)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (6461,65599), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (6461,65599), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(6462,65599)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(6462,65599)
GPGPU-Sim uArch: cycles simulated: 72099  inst.: 3954178 (ipc=458.3) sim_rate=68175 (inst/sec) elapsed = 0:0:00:58 / Wed Jan 30 01:34:25 2019
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(5,10,0) tid=(3,13,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (6655,65599), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(6656,65599)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (6658,65599), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6659,65599)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(13,7,0) tid=(3,11,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (6729,65599), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6730,65599)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (6745,65599), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6746,65599)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (6816,65599), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6817,65599)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(7,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 72599  inst.: 4211106 (ipc=462.2) sim_rate=70185 (inst/sec) elapsed = 0:0:01:00 / Wed Jan 30 01:34:27 2019
GPGPU-Sim uArch: Shader 9 finished CTA #5 (7103,65599), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(7104,65599)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(4,6,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7138,65599), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(7139,65599)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (7139,65599), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(7140,65599)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (7213,65599), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(7214,65599)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(10,6,0) tid=(3,7,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (7378,65599), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(7379,65599)
GPGPU-Sim uArch: cycles simulated: 73099  inst.: 4453026 (ipc=463.7) sim_rate=71823 (inst/sec) elapsed = 0:0:01:02 / Wed Jan 30 01:34:29 2019
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(3,8,0) tid=(3,5,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (7574,65599), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(7575,65599)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (7641,65599), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(7642,65599)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (7642,65599), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(7643,65599)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (7690,65599), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(7691,65599)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(5,8,0) tid=(3,5,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (7748,65599), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(7749,65599)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (7862,65599), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(7863,65599)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (7866,65599), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(7867,65599)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7868,65599), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(7869,65599)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(10,8,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7884,65599), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(7885,65599)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (7909,65599), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(7910,65599)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7973,65599), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(7974,65599)
GPGPU-Sim uArch: cycles simulated: 73599  inst.: 4755170 (ipc=472.5) sim_rate=75478 (inst/sec) elapsed = 0:0:01:03 / Wed Jan 30 01:34:30 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (8021,65599), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(8022,65599)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(8,11,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (8151,65599), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(8152,65599)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (8153,65599), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8153,65599), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(8154,65599)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(8154,65599)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(5,12,0) tid=(3,7,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (8206,65599), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(8207,65599)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8215,65599), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(8216,65599)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (8249,65599), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(8250,65599)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8254,65599), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(8255,65599)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (8275,65599), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(8276,65599)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (8279,65599), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(8280,65599)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (8310,65599), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(8311,65599)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (8316,65599), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(8317,65599)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(2,13,0) tid=(3,5,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (8337,65599), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(8338,65599)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8389,65599), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(8390,65599)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (8444,65599), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(8445,65599)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (8459,65599), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(8460,65599)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(7,9,0) tid=(3,9,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (8475,65599), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(8476,65599)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (8477,65599), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(8478,65599)
GPGPU-Sim uArch: cycles simulated: 74099  inst.: 5092578 (ipc=484.4) sim_rate=78347 (inst/sec) elapsed = 0:0:01:05 / Wed Jan 30 01:34:32 2019
GPGPU-Sim uArch: Shader 5 finished CTA #2 (8524,65599), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(8525,65599)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (8606,65599), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(8607,65599)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(8,10,0) tid=(3,1,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (8630,65599), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8630,65599), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(8631,65599)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(8631,65599)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (8633,65599), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(8634,65599)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (8752,65599), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(8753,65599)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(0,14,0) tid=(3,11,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (8783,65599), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(8784,65599)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (8821,65599), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(8822,65599)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (8845,65599), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(8846,65599)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (8906,65599), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(8907,65599)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(11,10,0) tid=(3,13,0)
GPGPU-Sim uArch: cycles simulated: 74599  inst.: 5423714 (ipc=494.3) sim_rate=80950 (inst/sec) elapsed = 0:0:01:07 / Wed Jan 30 01:34:34 2019
GPGPU-Sim uArch: Shader 1 finished CTA #3 (9005,65599), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(9006,65599)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (9012,65599), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(9013,65599)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(3,11,0) tid=(3,9,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (9109,65599), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(9110,65599)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (9117,65599), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(9118,65599)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (9244,65599), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(9245,65599)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(5,10,0) tid=(3,7,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (9265,65599), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (9277,65599), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (9337,65599), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (9354,65599), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (9356,65599), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (9359,65599), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (9362,65599), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (9407,65599), 5 CTAs running
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(6,14,0) tid=(3,13,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (9483,65599), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 75099  inst.: 5725122 (ipc=500.0) sim_rate=82972 (inst/sec) elapsed = 0:0:01:09 / Wed Jan 30 01:34:36 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (9550,65599), 4 CTAs running
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(10,10,0) tid=(3,15,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (9678,65599), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (9694,65599), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (9734,65599), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (9747,65599), 5 CTAs running
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(9,11,0) tid=(3,7,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (9821,65599), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (9831,65599), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (9835,65599), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (9835,65599), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (9891,65599), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (9963,65599), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (9968,65599), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 75599  inst.: 5968674 (ipc=499.3) sim_rate=84065 (inst/sec) elapsed = 0:0:01:11 / Wed Jan 30 01:34:38 2019
GPGPU-Sim uArch: Shader 6 finished CTA #5 (10010,65599), 3 CTAs running
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(6,12,0) tid=(3,5,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (10035,65599), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (10037,65599), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (10056,65599), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (10058,65599), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (10088,65599), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (10100,65599), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (10112,65599), 5 CTAs running
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(8,12,0) tid=(3,13,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (10430,65599), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (10438,65599), 3 CTAs running
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(8,13,0) tid=(3,5,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (10468,65599), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 76099  inst.: 6200066 (ipc=497.6) sim_rate=86112 (inst/sec) elapsed = 0:0:01:12 / Wed Jan 30 01:34:39 2019
GPGPU-Sim uArch: Shader 8 finished CTA #3 (10514,65599), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (10555,65599), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (10558,65599), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (10576,65599), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (10591,65599), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (10605,65599), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (10621,65599), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10625,65599), 3 CTAs running
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(2,13,0) tid=(3,5,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (10640,65599), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (10652,65599), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10654,65599), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (10660,65599), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (10733,65599), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10795,65599), 2 CTAs running
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(14,13,0) tid=(3,9,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (10817,65599), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (10822,65599), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (10833,65599), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (10978,65599), 2 CTAs running
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(14,12,0) tid=(3,7,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (10999,65599), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 76599  inst.: 6479906 (ipc=500.4) sim_rate=87566 (inst/sec) elapsed = 0:0:01:14 / Wed Jan 30 01:34:41 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (11009,65599), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (11156,65599), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (11193,65599), 2 CTAs running
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(14,13,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (11301,65599), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (11311,65599), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (11323,65599), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (11331,65599), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (11343,65599), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (11347,65599), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (11371,65599), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (11380,65599), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (11397,65599), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (11420,65599), 1 CTAs running
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(6,14,0) tid=(3,1,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (11460,65599), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (11498,65599), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 77099  inst.: 6692738 (ipc=497.2) sim_rate=89236 (inst/sec) elapsed = 0:0:01:15 / Wed Jan 30 01:34:42 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (11500,65599), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (11565,65599), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (11604,65599), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (11610,65599), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (11612,65599), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (11637,65599), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (11641,65599), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (11663,65599), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (11696,65599), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (11736,65599), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (11760,65599), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (11764,65599), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (11919,65599), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (11923,65599), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (11952,65599), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (11956,65599), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (11990,65599), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (11995,65599), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z12lud_internalPfii').
GPGPU-Sim uArch: cycles simulated: 77599  inst.: 6735458 (ipc=480.0) sim_rate=88624 (inst/sec) elapsed = 0:0:01:16 / Wed Jan 30 01:34:43 2019
GPGPU-Sim uArch: Shader 12 finished CTA #3 (12006,65599), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (12026,65599), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (12087,65599), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (12089,65599), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (12093,65599), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (12111,65599), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z12lud_internalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 14.
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 3 
gpu_sim_cycle = 12112
gpu_sim_insn = 5760000
gpu_ipc =     475.5614
gpu_tot_sim_cycle = 77711
gpu_tot_sim_insn = 6735458
gpu_tot_ipc =      86.6732
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 16608
gpu_stall_icnt2sh    = 25063
gpu_total_sim_rate=88624

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 127862
	L1I_total_cache_misses = 2443
	L1I_total_cache_miss_rate = 0.0191
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 2427
L1D_cache:
	L1D_cache_core[0]: Access = 81, Miss = 58, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 107, Miss = 88, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 110, Miss = 70, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[3]: Access = 135, Miss = 101, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[4]: Access = 130, Miss = 103, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 130, Miss = 82, Miss_rate = 0.631, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 54, Miss = 52, Miss_rate = 0.963, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 95, Miss = 87, Miss_rate = 0.916, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 65, Miss = 60, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 100, Miss = 52, Miss_rate = 0.520, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 98, Miss = 85, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[11]: Access = 68, Miss = 43, Miss_rate = 0.632, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 63, Miss = 58, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 75, Miss = 70, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[14]: Access = 159, Miss = 100, Miss_rate = 0.629, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1470
	L1D_total_cache_misses = 1109
	L1D_total_cache_miss_rate = 0.7544
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 9
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 5541
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0031
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 324
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 444
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5524
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 37
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 665
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 125419
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2443
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2427
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
4301, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 
gpgpu_n_tot_thrd_icount = 7797280
gpgpu_n_tot_w_icount = 243665
gpgpu_n_stall_shd_mem = 75789
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11212
gpgpu_n_mem_write_global = 4080
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 184576
gpgpu_n_store_insn = 65280
gpgpu_n_shmem_insn = 2173681
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 175296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 30681
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 45108
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:99324	W0_Idle:756750	W0_Scoreboard:455551	W1:377	W2:353	W3:329	W4:305	W5:281	W6:257	W7:233	W8:209	W9:185	W10:161	W11:137	W12:113	W13:89	W14:65	W15:37	W16:60249	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:180285
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 89696 {8:11212,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 293760 {72:4080,}
traffic_breakdown_coretomem[INST_ACC_R] = 4688 {8:586,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 835680 {72:10768,136:444,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 32640 {8:4080,}
traffic_breakdown_memtocore[INST_ACC_R] = 79696 {136:586,}
maxmrqlatency = 190 
maxdqlatency = 0 
maxmflatency = 996 
averagemflatency = 283 
max_icnt2mem_latency = 1037 
max_icnt2sh_latency = 77710 
mrq_lat_table:1771 	78 	36 	80 	38 	33 	45 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7842 	5906 	1559 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	7154 	2274 	1984 	1287 	1176 	1691 	326 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3284 	5767 	2146 	30 	0 	0 	0 	0 	0 	0 	0 	15 	430 	3635 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	42 	30 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626     25733         0         0      1444      3430      8754      3990      9717      4091      9738      6778      9780      8269      9762     10428 
dram[1]:      2345     26474         0         0      2920      3400      4068      4001      4450      4093      7129      6754      8231      8647      9790     10496 
dram[2]:      4686     27218         0         0      2968       853      3992      9342      4093      9730      6782      9774      8271      9756     10430      9744 
dram[3]:      7006      6717         0         0      2926      2609      4003      4070      4095      4560      6756      7131      8649      8252     10498      9848 
dram[4]:      7637      8408         0         0      1762      2657      9047      3994      9723      4164      9768      6784      9786      8290      9750     10454 
dram[5]:      8346     11002         0         0      3388      2615      4066      4005      4448      4097      7127      6758      8227      8666      9786     10510 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        8779      7884      5041       799      6120       923      4422       860      4060       779      2796       726
dram[1]:          0         0    none      none        8277      7695       836       958       850       882       838       827       814       834       776       716
dram[2]:          0         0    none      none        7988      8934       789      4859       868      6011       869      4396       783      4092       725      3010
dram[3]:          0         0    none      none        7950      8916       966       954       862       885       823       792       861       822       716       760
dram[4]:          0         0    none      none        7908      9096      4719       800      5761       953      3522       863      3164       803      2449       721
dram[5]:          0         0    none      none        8258      8774       803       979       853       890       794       821       820       828       769       718
maximum mf latency per bank:
dram[0]:        285         0         0         0       770       547       996       373       977       590       744       562       708       408       473       295
dram[1]:          0         0         0         0       514       580       339       546       566       649       464       450       389       388       388       285
dram[2]:          0         0         0         0       553       812       352       974       564       987       549       742       372       758       286       532
dram[3]:          0         0         0         0       541       622       440       436       420       612       425       437       402       395       288       356
dram[4]:          0         0         0         0       670       649       980       370       885       591       658       571       624       405       427       290
dram[5]:          0         0         0         0       547       639       329       570       615       505       443       447       414       387       433       296
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77711 n_nop=76991 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.01807
n_activity=4651 dram_eff=0.3019
bk0: 14a 77621i bk1: 8a 77678i bk2: 0a 77709i bk3: 0a 77710i bk4: 20a 77658i bk5: 20a 77658i bk6: 64a 77551i bk7: 64a 77439i bk8: 64a 77551i bk9: 64a 77534i bk10: 64a 77571i bk11: 64a 77551i bk12: 64a 77570i bk13: 64a 77555i bk14: 64a 77544i bk15: 64a 77558i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00985703
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77711 n_nop=76997 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.01802
n_activity=3863 dram_eff=0.3624
bk0: 12a 77670i bk1: 8a 77679i bk2: 0a 77708i bk3: 0a 77710i bk4: 20a 77657i bk5: 20a 77661i bk6: 64a 77509i bk7: 64a 77344i bk8: 64a 77562i bk9: 64a 77508i bk10: 64a 77554i bk11: 64a 77519i bk12: 64a 77555i bk13: 64a 77538i bk14: 64a 77551i bk15: 64a 77541i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0370347
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77711 n_nop=76993 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.01812
n_activity=4518 dram_eff=0.3116
bk0: 12a 77672i bk1: 8a 77680i bk2: 0a 77707i bk3: 0a 77708i bk4: 20a 77654i bk5: 24a 77651i bk6: 64a 77543i bk7: 64a 77462i bk8: 64a 77562i bk9: 64a 77545i bk10: 64a 77551i bk11: 64a 77567i bk12: 64a 77567i bk13: 64a 77555i bk14: 64a 77564i bk15: 64a 77543i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0114398
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77711 n_nop=76997 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.01802
n_activity=3938 dram_eff=0.3555
bk0: 8a 77678i bk1: 8a 77680i bk2: 0a 77710i bk3: 0a 77711i bk4: 20a 77661i bk5: 24a 77655i bk6: 64a 77494i bk7: 64a 77392i bk8: 64a 77542i bk9: 64a 77521i bk10: 64a 77549i bk11: 64a 77539i bk12: 64a 77554i bk13: 64a 77529i bk14: 64a 77552i bk15: 64a 77543i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0385402
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77711 n_nop=76997 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.01802
n_activity=4515 dram_eff=0.3101
bk0: 8a 77681i bk1: 8a 77680i bk2: 0a 77707i bk3: 0a 77710i bk4: 20a 77659i bk5: 24a 77647i bk6: 64a 77555i bk7: 64a 77457i bk8: 64a 77551i bk9: 64a 77569i bk10: 64a 77571i bk11: 64a 77549i bk12: 64a 77568i bk13: 64a 77547i bk14: 64a 77542i bk15: 64a 77556i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00827425
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77711 n_nop=76997 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.01802
n_activity=3937 dram_eff=0.3556
bk0: 8a 77680i bk1: 8a 77681i bk2: 0a 77709i bk3: 0a 77711i bk4: 20a 77658i bk5: 24a 77649i bk6: 64a 77515i bk7: 64a 77350i bk8: 64a 77560i bk9: 64a 77532i bk10: 64a 77560i bk11: 64a 77528i bk12: 64a 77558i bk13: 64a 77546i bk14: 64a 77541i bk15: 64a 77535i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0371376

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2232, Miss = 177, Miss_rate = 0.079, Pending_hits = 37, Reservation_fails = 266
L2_cache_bank[1]: Access = 980, Miss = 174, Miss_rate = 0.178, Pending_hits = 55, Reservation_fails = 95
L2_cache_bank[2]: Access = 1025, Miss = 176, Miss_rate = 0.172, Pending_hits = 56, Reservation_fails = 97
L2_cache_bank[3]: Access = 977, Miss = 174, Miss_rate = 0.178, Pending_hits = 45, Reservation_fails = 190
L2_cache_bank[4]: Access = 1015, Miss = 176, Miss_rate = 0.173, Pending_hits = 55, Reservation_fails = 56
L2_cache_bank[5]: Access = 2280, Miss = 176, Miss_rate = 0.077, Pending_hits = 37, Reservation_fails = 190
L2_cache_bank[6]: Access = 980, Miss = 174, Miss_rate = 0.178, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[7]: Access = 1083, Miss = 176, Miss_rate = 0.163, Pending_hits = 73, Reservation_fails = 190
L2_cache_bank[8]: Access = 2189, Miss = 174, Miss_rate = 0.079, Pending_hits = 31, Reservation_fails = 32
L2_cache_bank[9]: Access = 1075, Miss = 176, Miss_rate = 0.164, Pending_hits = 60, Reservation_fails = 190
L2_cache_bank[10]: Access = 990, Miss = 174, Miss_rate = 0.176, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[11]: Access = 1067, Miss = 176, Miss_rate = 0.165, Pending_hits = 44, Reservation_fails = 190
L2_total_cache_accesses = 15893
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.1323
L2_total_cache_pending_hits = 579
L2_total_cache_reservation_fails = 1496
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8638
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 526
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4080
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 479
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1496
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=41579
icnt_total_pkts_simt_to_mem=24053
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 47.8526
	minimum = 6
	maximum = 698
Network latency average = 30.0161
	minimum = 6
	maximum = 483
Slowest packet = 4508
Flit latency average = 21.2685
	minimum = 6
	maximum = 483
Slowest flit = 15496
Fragmentation average = 0.0352958
	minimum = 0
	maximum = 166
Injected packet rate average = 0.0866358
	minimum = 0.0681143 (at node 10)
	maximum = 0.159016 (at node 20)
Accepted packet rate average = 0.0866358
	minimum = 0.0681143 (at node 10)
	maximum = 0.159016 (at node 20)
Injected flit rate average = 0.176538
	minimum = 0.10246 (at node 10)
	maximum = 0.449802 (at node 15)
Accepted flit rate average= 0.176538
	minimum = 0.127559 (at node 18)
	maximum = 0.223745 (at node 3)
Injected packet length average = 2.0377
Accepted packet length average = 2.0377
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.2213 (3 samples)
	minimum = 6 (3 samples)
	maximum = 246.667 (3 samples)
Network latency average = 15.1278 (3 samples)
	minimum = 6 (3 samples)
	maximum = 175 (3 samples)
Flit latency average = 11.4554 (3 samples)
	minimum = 6 (3 samples)
	maximum = 173.667 (3 samples)
Fragmentation average = 0.0117653 (3 samples)
	minimum = 0 (3 samples)
	maximum = 55.3333 (3 samples)
Injected packet rate average = 0.0300088 (3 samples)
	minimum = 0.0233164 (3 samples)
	maximum = 0.0565887 (3 samples)
Accepted packet rate average = 0.0300088 (3 samples)
	minimum = 0.0233164 (3 samples)
	maximum = 0.0565887 (3 samples)
Injected flit rate average = 0.0614315 (3 samples)
	minimum = 0.0356564 (3 samples)
	maximum = 0.159229 (3 samples)
Accepted flit rate average = 0.0614315 (3 samples)
	minimum = 0.043481 (3 samples)
	maximum = 0.0810639 (3 samples)
Injected packet size average = 2.04712 (3 samples)
Accepted packet size average = 2.04712 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 16 sec (76 sec)
gpgpu_simulation_rate = 88624 (inst/sec)
gpgpu_simulation_rate = 1022 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401d40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,77711)
GPGPU-Sim uArch: cycles simulated: 79211  inst.: 6736082 (ipc= 0.4) sim_rate=87481 (inst/sec) elapsed = 0:0:01:17 / Wed Jan 30 01:34:44 2019
GPGPU-Sim uArch: cycles simulated: 83211  inst.: 6739801 (ipc= 0.8) sim_rate=86407 (inst/sec) elapsed = 0:0:01:18 / Wed Jan 30 01:34:45 2019
GPGPU-Sim uArch: cycles simulated: 87211  inst.: 6748572 (ipc= 1.4) sim_rate=85424 (inst/sec) elapsed = 0:0:01:19 / Wed Jan 30 01:34:46 2019
GPGPU-Sim uArch: cycles simulated: 91211  inst.: 6754404 (ipc= 1.4) sim_rate=84430 (inst/sec) elapsed = 0:0:01:20 / Wed Jan 30 01:34:47 2019
GPGPU-Sim uArch: cycles simulated: 95211  inst.: 6758023 (ipc= 1.3) sim_rate=83432 (inst/sec) elapsed = 0:0:01:21 / Wed Jan 30 01:34:48 2019
GPGPU-Sim uArch: cycles simulated: 99211  inst.: 6760052 (ipc= 1.1) sim_rate=82439 (inst/sec) elapsed = 0:0:01:22 / Wed Jan 30 01:34:49 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (23037,77711), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z12lud_diagonalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 4.
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 4 
gpu_sim_cycle = 23038
gpu_sim_insn = 26018
gpu_ipc =       1.1294
gpu_tot_sim_cycle = 100749
gpu_tot_sim_insn = 6761476
gpu_tot_ipc =      67.1121
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 16608
gpu_stall_icnt2sh    = 25063
gpu_total_sim_rate=82457

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 129908
	L1I_total_cache_misses = 2460
	L1I_total_cache_miss_rate = 0.0189
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 2427
L1D_cache:
	L1D_cache_core[0]: Access = 81, Miss = 58, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 107, Miss = 88, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 110, Miss = 70, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[3]: Access = 135, Miss = 101, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[4]: Access = 130, Miss = 103, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 130, Miss = 82, Miss_rate = 0.631, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 54, Miss = 52, Miss_rate = 0.963, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 95, Miss = 87, Miss_rate = 0.916, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 65, Miss = 60, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 100, Miss = 52, Miss_rate = 0.520, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 98, Miss = 85, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[11]: Access = 68, Miss = 43, Miss_rate = 0.632, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 63, Miss = 58, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 75, Miss = 70, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[14]: Access = 159, Miss = 100, Miss_rate = 0.629, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1470
	L1D_total_cache_misses = 1109
	L1D_total_cache_miss_rate = 0.7544
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 9
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 5547
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0031
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 324
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 444
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5530
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 37
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 665
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 127448
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2460
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2427
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
4301, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 
gpgpu_n_tot_thrd_icount = 7914080
gpgpu_n_tot_w_icount = 247315
gpgpu_n_stall_shd_mem = 76335
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11228
gpgpu_n_mem_write_global = 4095
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 184832
gpgpu_n_store_insn = 65520
gpgpu_n_shmem_insn = 2178482
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 175392
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 31227
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 45108
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:99324	W0_Idle:784633	W0_Scoreboard:470122	W1:754	W2:706	W3:658	W4:610	W5:562	W6:514	W7:466	W8:418	W9:370	W10:322	W11:274	W12:226	W13:178	W14:130	W15:74	W16:60768	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:180285
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 89824 {8:11228,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 294840 {72:4095,}
traffic_breakdown_coretomem[INST_ACC_R] = 4824 {8:603,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 836832 {72:10784,136:444,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 32760 {8:4095,}
traffic_breakdown_memtocore[INST_ACC_R] = 82008 {136:603,}
maxmrqlatency = 190 
maxdqlatency = 0 
maxmflatency = 996 
averagemflatency = 282 
max_icnt2mem_latency = 1037 
max_icnt2sh_latency = 100748 
mrq_lat_table:1771 	78 	36 	80 	38 	33 	45 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7873 	5906 	1559 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	7202 	2274 	1984 	1287 	1176 	1691 	326 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3300 	5767 	2146 	30 	0 	0 	0 	0 	0 	0 	0 	15 	430 	3650 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	54 	30 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626     25733         0         0      1444      3430      8754      3990      9717      4091      9738      6778      9780      8269      9762     10428 
dram[1]:      2345     26474         0         0      2920      3400      4068      4001      4450      4093      7129      6754      8231      8647      9790     10496 
dram[2]:      4686     27218         0         0      2968       853      3992      9342      4093      9730      6782      9774      8271      9756     10430      9744 
dram[3]:      7006      6717         0         0      2926      2609      4003      4070      4095      4560      6756      7131      8649      8252     10498      9848 
dram[4]:      7637      8408         0         0      1762      2657      9047      3994      9723      4164      9768      6784      9786      8290      9750     10454 
dram[5]:      8346     11002         0         0      3388      2615      4066      4005      4448      4097      7127      6758      8227      8666      9786     10510 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        8779      7884      5089       799      6120       923      4422       860      4060       779      2796       726
dram[1]:          0         0    none      none        8277      7695       836       958       850       882       838       827       814       834       776       716
dram[2]:          0         0    none      none        7988      8934       789      4903       868      6011       869      4396       783      4092       725      3010
dram[3]:          0         0    none      none        7950      8916       966       954       862       885       823       792       861       822       716       760
dram[4]:          0         0    none      none        7908      9096      4762       800      5761       953      3522       863      3164       803      2449       721
dram[5]:          0         0    none      none        8258      8774       803       979       853       890       794       821       820       828       769       718
maximum mf latency per bank:
dram[0]:        285         0         0         0       770       547       996       373       977       590       744       562       708       408       473       295
dram[1]:          0         0         0         0       514       580       339       546       566       649       464       450       389       388       388       285
dram[2]:          0         0         0         0       553       812       352       974       564       987       549       742       372       758       286       532
dram[3]:          0         0         0         0       541       622       440       436       420       612       425       437       402       395       288       356
dram[4]:          0         0         0         0       670       649       980       370       885       591       658       571       624       405       427       290
dram[5]:          0         0         0         0       547       639       329       570       615       505       443       447       414       387       433       296
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100749 n_nop=100029 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.01394
n_activity=4651 dram_eff=0.3019
bk0: 14a 100659i bk1: 8a 100716i bk2: 0a 100747i bk3: 0a 100748i bk4: 20a 100696i bk5: 20a 100696i bk6: 64a 100589i bk7: 64a 100477i bk8: 64a 100589i bk9: 64a 100572i bk10: 64a 100609i bk11: 64a 100589i bk12: 64a 100608i bk13: 64a 100593i bk14: 64a 100582i bk15: 64a 100596i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00760305
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100749 n_nop=100035 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.0139
n_activity=3863 dram_eff=0.3624
bk0: 12a 100708i bk1: 8a 100717i bk2: 0a 100746i bk3: 0a 100748i bk4: 20a 100695i bk5: 20a 100699i bk6: 64a 100547i bk7: 64a 100382i bk8: 64a 100600i bk9: 64a 100546i bk10: 64a 100592i bk11: 64a 100557i bk12: 64a 100593i bk13: 64a 100576i bk14: 64a 100589i bk15: 64a 100579i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.028566
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100749 n_nop=100031 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.01398
n_activity=4518 dram_eff=0.3116
bk0: 12a 100710i bk1: 8a 100718i bk2: 0a 100745i bk3: 0a 100746i bk4: 20a 100692i bk5: 24a 100689i bk6: 64a 100581i bk7: 64a 100500i bk8: 64a 100600i bk9: 64a 100583i bk10: 64a 100589i bk11: 64a 100605i bk12: 64a 100605i bk13: 64a 100593i bk14: 64a 100602i bk15: 64a 100581i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00882391
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100749 n_nop=100035 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.0139
n_activity=3938 dram_eff=0.3555
bk0: 8a 100716i bk1: 8a 100718i bk2: 0a 100748i bk3: 0a 100749i bk4: 20a 100699i bk5: 24a 100693i bk6: 64a 100532i bk7: 64a 100430i bk8: 64a 100580i bk9: 64a 100559i bk10: 64a 100587i bk11: 64a 100577i bk12: 64a 100592i bk13: 64a 100567i bk14: 64a 100590i bk15: 64a 100581i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0297273
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100749 n_nop=100035 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.0139
n_activity=4515 dram_eff=0.3101
bk0: 8a 100719i bk1: 8a 100718i bk2: 0a 100745i bk3: 0a 100748i bk4: 20a 100697i bk5: 24a 100685i bk6: 64a 100593i bk7: 64a 100495i bk8: 64a 100589i bk9: 64a 100607i bk10: 64a 100609i bk11: 64a 100587i bk12: 64a 100606i bk13: 64a 100585i bk14: 64a 100580i bk15: 64a 100594i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0063822
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100749 n_nop=100035 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.0139
n_activity=3937 dram_eff=0.3556
bk0: 8a 100718i bk1: 8a 100719i bk2: 0a 100747i bk3: 0a 100749i bk4: 20a 100696i bk5: 24a 100687i bk6: 64a 100553i bk7: 64a 100388i bk8: 64a 100598i bk9: 64a 100570i bk10: 64a 100598i bk11: 64a 100566i bk12: 64a 100596i bk13: 64a 100584i bk14: 64a 100579i bk15: 64a 100573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0286454

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2245, Miss = 177, Miss_rate = 0.079, Pending_hits = 37, Reservation_fails = 266
L2_cache_bank[1]: Access = 982, Miss = 174, Miss_rate = 0.177, Pending_hits = 55, Reservation_fails = 95
L2_cache_bank[2]: Access = 1027, Miss = 176, Miss_rate = 0.171, Pending_hits = 56, Reservation_fails = 97
L2_cache_bank[3]: Access = 979, Miss = 174, Miss_rate = 0.178, Pending_hits = 45, Reservation_fails = 190
L2_cache_bank[4]: Access = 1017, Miss = 176, Miss_rate = 0.173, Pending_hits = 55, Reservation_fails = 56
L2_cache_bank[5]: Access = 2291, Miss = 176, Miss_rate = 0.077, Pending_hits = 37, Reservation_fails = 190
L2_cache_bank[6]: Access = 982, Miss = 174, Miss_rate = 0.177, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[7]: Access = 1083, Miss = 176, Miss_rate = 0.163, Pending_hits = 73, Reservation_fails = 190
L2_cache_bank[8]: Access = 2201, Miss = 174, Miss_rate = 0.079, Pending_hits = 31, Reservation_fails = 32
L2_cache_bank[9]: Access = 1075, Miss = 176, Miss_rate = 0.164, Pending_hits = 60, Reservation_fails = 190
L2_cache_bank[10]: Access = 992, Miss = 174, Miss_rate = 0.175, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[11]: Access = 1067, Miss = 176, Miss_rate = 0.165, Pending_hits = 44, Reservation_fails = 190
L2_total_cache_accesses = 15941
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.1319
L2_total_cache_pending_hits = 579
L2_total_cache_reservation_fails = 1496
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8654
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 526
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4095
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 496
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1496
L2_cache_data_port_util = 0.023
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=41727
icnt_total_pkts_simt_to_mem=24131
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.35417
	minimum = 6
	maximum = 10
Network latency average = 7.35417
	minimum = 6
	maximum = 10
Slowest packet = 31787
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 65632
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000154334
	minimum = 0 (at node 0)
	maximum = 0.00208351 (at node 4)
Accepted packet rate average = 0.000154334
	minimum = 0 (at node 0)
	maximum = 0.00208351 (at node 4)
Injected flit rate average = 0.000363329
	minimum = 0 (at node 0)
	maximum = 0.00338571 (at node 4)
Accepted flit rate average= 0.000363329
	minimum = 0 (at node 0)
	maximum = 0.00642417 (at node 4)
Injected packet length average = 2.35417
Accepted packet length average = 2.35417
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.7545 (4 samples)
	minimum = 6 (4 samples)
	maximum = 187.5 (4 samples)
Network latency average = 13.1844 (4 samples)
	minimum = 6 (4 samples)
	maximum = 133.75 (4 samples)
Flit latency average = 10.0916 (4 samples)
	minimum = 6 (4 samples)
	maximum = 131.75 (4 samples)
Fragmentation average = 0.00882394 (4 samples)
	minimum = 0 (4 samples)
	maximum = 41.5 (4 samples)
Injected packet rate average = 0.0225452 (4 samples)
	minimum = 0.0174873 (4 samples)
	maximum = 0.0429624 (4 samples)
Accepted packet rate average = 0.0225452 (4 samples)
	minimum = 0.0174873 (4 samples)
	maximum = 0.0429624 (4 samples)
Injected flit rate average = 0.0461645 (4 samples)
	minimum = 0.0267423 (4 samples)
	maximum = 0.120268 (4 samples)
Accepted flit rate average = 0.0461645 (4 samples)
	minimum = 0.0326108 (4 samples)
	maximum = 0.0624039 (4 samples)
Injected packet size average = 2.04764 (4 samples)
Accepted packet size average = 2.04764 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 22 sec (82 sec)
gpgpu_simulation_rate = 82457 (inst/sec)
gpgpu_simulation_rate = 1228 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401cc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (14,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,100749)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,100749)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,100749)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,100749)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,100749)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,100749)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,100749)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,100749)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,100749)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,100749)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,100749)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,100749)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,100749)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,100749)
GPGPU-Sim uArch: cycles simulated: 101749  inst.: 6771108 (ipc= 9.6) sim_rate=81579 (inst/sec) elapsed = 0:0:01:23 / Wed Jan 30 01:34:50 2019
GPGPU-Sim uArch: cycles simulated: 103249  inst.: 6777908 (ipc= 6.6) sim_rate=80689 (inst/sec) elapsed = 0:0:01:24 / Wed Jan 30 01:34:51 2019
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(11,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 104249  inst.: 6784516 (ipc= 6.6) sim_rate=79817 (inst/sec) elapsed = 0:0:01:25 / Wed Jan 30 01:34:52 2019
GPGPU-Sim uArch: cycles simulated: 105749  inst.: 6791892 (ipc= 6.1) sim_rate=78975 (inst/sec) elapsed = 0:0:01:26 / Wed Jan 30 01:34:53 2019
GPGPU-Sim uArch: cycles simulated: 107249  inst.: 6800628 (ipc= 6.0) sim_rate=78168 (inst/sec) elapsed = 0:0:01:27 / Wed Jan 30 01:34:54 2019
GPGPU-Sim uArch: cycles simulated: 108749  inst.: 6808308 (ipc= 5.9) sim_rate=77367 (inst/sec) elapsed = 0:0:01:28 / Wed Jan 30 01:34:55 2019
GPGPU-Sim uArch: cycles simulated: 110249  inst.: 6814836 (ipc= 5.6) sim_rate=76571 (inst/sec) elapsed = 0:0:01:29 / Wed Jan 30 01:34:56 2019
GPGPU-Sim uArch: cycles simulated: 111249  inst.: 6821780 (ipc= 5.7) sim_rate=75797 (inst/sec) elapsed = 0:0:01:30 / Wed Jan 30 01:34:57 2019
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(7,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 112749  inst.: 6884756 (ipc=10.3) sim_rate=75656 (inst/sec) elapsed = 0:0:01:31 / Wed Jan 30 01:34:58 2019
GPGPU-Sim uArch: cycles simulated: 113749  inst.: 6931268 (ipc=13.1) sim_rate=75339 (inst/sec) elapsed = 0:0:01:32 / Wed Jan 30 01:34:59 2019
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(10,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 115249  inst.: 7001044 (ipc=16.5) sim_rate=75280 (inst/sec) elapsed = 0:0:01:33 / Wed Jan 30 01:35:00 2019
GPGPU-Sim uArch: cycles simulated: 116249  inst.: 7047652 (ipc=18.5) sim_rate=74975 (inst/sec) elapsed = 0:0:01:34 / Wed Jan 30 01:35:01 2019
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(1,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 117749  inst.: 7117236 (ipc=20.9) sim_rate=74918 (inst/sec) elapsed = 0:0:01:35 / Wed Jan 30 01:35:02 2019
GPGPU-Sim uArch: cycles simulated: 118749  inst.: 7163796 (ipc=22.4) sim_rate=74622 (inst/sec) elapsed = 0:0:01:36 / Wed Jan 30 01:35:03 2019
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(6,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 120249  inst.: 7214084 (ipc=23.2) sim_rate=74372 (inst/sec) elapsed = 0:0:01:37 / Wed Jan 30 01:35:04 2019
GPGPU-Sim uArch: cycles simulated: 121249  inst.: 7250580 (ipc=23.9) sim_rate=73985 (inst/sec) elapsed = 0:0:01:38 / Wed Jan 30 01:35:05 2019
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(0,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 122749  inst.: 7307044 (ipc=24.8) sim_rate=73808 (inst/sec) elapsed = 0:0:01:39 / Wed Jan 30 01:35:06 2019
GPGPU-Sim uArch: cycles simulated: 123749  inst.: 7344244 (ipc=25.3) sim_rate=73442 (inst/sec) elapsed = 0:0:01:40 / Wed Jan 30 01:35:07 2019
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(1,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 125249  inst.: 7402772 (ipc=26.2) sim_rate=73294 (inst/sec) elapsed = 0:0:01:41 / Wed Jan 30 01:35:08 2019
GPGPU-Sim uArch: cycles simulated: 126249  inst.: 7440500 (ipc=26.6) sim_rate=72946 (inst/sec) elapsed = 0:0:01:42 / Wed Jan 30 01:35:09 2019
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(10,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 127749  inst.: 7498692 (ipc=27.3) sim_rate=72802 (inst/sec) elapsed = 0:0:01:43 / Wed Jan 30 01:35:10 2019
GPGPU-Sim uArch: cycles simulated: 128749  inst.: 7537220 (ipc=27.7) sim_rate=72473 (inst/sec) elapsed = 0:0:01:44 / Wed Jan 30 01:35:11 2019
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(13,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 130249  inst.: 7595988 (ipc=28.3) sim_rate=72342 (inst/sec) elapsed = 0:0:01:45 / Wed Jan 30 01:35:12 2019
GPGPU-Sim uArch: cycles simulated: 131749  inst.: 7622484 (ipc=27.8) sim_rate=71910 (inst/sec) elapsed = 0:0:01:46 / Wed Jan 30 01:35:13 2019
GPGPU-Sim uArch: cycles simulated: 132749  inst.: 7637764 (ipc=27.4) sim_rate=71380 (inst/sec) elapsed = 0:0:01:47 / Wed Jan 30 01:35:14 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (32438,100749), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (32444,100749), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (32450,100749), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (32466,100749), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (32469,100749), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (32479,100749), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (32493,100749), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (32494,100749), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (32501,100749), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (32510,100749), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (32515,100749), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (32537,100749), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (32543,100749), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (32549,100749), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 3.
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 5 
gpu_sim_cycle = 32550
gpu_sim_insn = 886144
gpu_ipc =      27.2241
gpu_tot_sim_cycle = 133299
gpu_tot_sim_insn = 7647620
gpu_tot_ipc =      57.3719
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 16608
gpu_stall_icnt2sh    = 25100
gpu_total_sim_rate=71473

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 161520
	L1I_total_cache_misses = 2908
	L1I_total_cache_miss_rate = 0.0180
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 2427
L1D_cache:
	L1D_cache_core[0]: Access = 107, Miss = 71, Miss_rate = 0.664, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 107, Miss = 88, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 120, Miss = 80, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[3]: Access = 138, Miss = 104, Miss_rate = 0.754, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[4]: Access = 130, Miss = 103, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 130, Miss = 82, Miss_rate = 0.631, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 54, Miss = 52, Miss_rate = 0.963, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 95, Miss = 87, Miss_rate = 0.916, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 65, Miss = 60, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 100, Miss = 52, Miss_rate = 0.520, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 98, Miss = 85, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[11]: Access = 68, Miss = 43, Miss_rate = 0.632, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 63, Miss = 58, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 75, Miss = 70, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[14]: Access = 159, Miss = 100, Miss_rate = 0.629, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1509
	L1D_total_cache_misses = 1135
	L1D_total_cache_miss_rate = 0.7522
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 9
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 5673
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0030
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 324
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 467
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5656
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 50
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 668
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 158612
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2908
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2427
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
8302, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 
gpgpu_n_tot_thrd_icount = 9706528
gpgpu_n_tot_w_icount = 303329
gpgpu_n_stall_shd_mem = 104461
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11900
gpgpu_n_mem_write_global = 4529
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 195584
gpgpu_n_store_insn = 72464
gpgpu_n_shmem_insn = 2374930
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 177632
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 59353
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 45108
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:99324	W0_Idle:1341050	W0_Scoreboard:767497	W1:754	W2:706	W3:658	W4:610	W5:562	W6:514	W7:466	W8:418	W9:370	W10:322	W11:274	W12:226	W13:178	W14:130	W15:74	W16:116516	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:180551
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 95200 {8:11900,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 326088 {72:4529,}
traffic_breakdown_coretomem[INST_ACC_R] = 8408 {8:1051,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 886688 {72:11433,136:467,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 36232 {8:4529,}
traffic_breakdown_memtocore[INST_ACC_R] = 142936 {136:1051,}
maxmrqlatency = 190 
maxdqlatency = 0 
maxmflatency = 996 
averagemflatency = 273 
max_icnt2mem_latency = 1037 
max_icnt2sh_latency = 133298 
mrq_lat_table:1771 	78 	36 	80 	38 	33 	45 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8979 	5906 	1559 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	8738 	2290 	1986 	1287 	1176 	1691 	326 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3972 	5767 	2146 	30 	0 	0 	0 	0 	0 	0 	0 	15 	430 	3650 	434 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	80 	30 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626     25733         0         0      1444      3430      8754      3990      9717      4091      9738      6778      9780      8269      9762     10428 
dram[1]:      2345     26474         0         0      2920      3400      4068      4001      4450      4093      7129      6754      8231      8647      9790     10496 
dram[2]:      4686     27218         0         0      2968       853      3992      9342      4093      9730      6782      9774      8271      9756     10430      9744 
dram[3]:      7006      6717         0         0      2926      2609      4003      4070      4095      4560      6756      7131      8649      8252     10498      9848 
dram[4]:      7637      8408         0         0      1762      2657      9047      3994      9723      4164      9768      6784      9786      8290      9750     10454 
dram[5]:      8346     11002         0         0      3388      2615      4066      4005      4448      4097      7127      6758      8227      8666      9786     10510 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        8779      7884      5641       974      6260       923      4563       860      4201       779      2936       726
dram[1]:          0         0    none      none        8277      7695      1029      1133       850       882       838       827       814       834       776       716
dram[2]:          0         0    none      none        7988      8934       981      5394       868      6152       869      4537       783      4234       725      3151
dram[3]:          0         0    none      none        7950      8916      1158      1130       862       885       823       792       861       822       716       760
dram[4]:          0         0    none      none        7908      9096      5254       975      5902       953      3663       863      3305       803      2589       721
dram[5]:          0         0    none      none        8258      8774       979      1154       853       890       794       821       820       828       769       718
maximum mf latency per bank:
dram[0]:        285         0         0         0       770       547       996       373       977       590       744       562       708       408       473       295
dram[1]:          0         0         0         0       514       580       339       546       566       649       464       450       389       388       388       285
dram[2]:          0         0         0         0       553       812       352       974       564       987       549       742       372       758       286       532
dram[3]:          0         0         0         0       541       622       440       436       420       612       425       437       402       395       288       356
dram[4]:          0         0         0         0       670       649       980       370       885       591       658       571       624       405       427       290
dram[5]:          0         0         0         0       547       639       329       570       615       505       443       447       414       387       433       296
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=133299 n_nop=132579 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.01053
n_activity=4651 dram_eff=0.3019
bk0: 14a 133209i bk1: 8a 133266i bk2: 0a 133297i bk3: 0a 133298i bk4: 20a 133246i bk5: 20a 133246i bk6: 64a 133139i bk7: 64a 133027i bk8: 64a 133139i bk9: 64a 133122i bk10: 64a 133159i bk11: 64a 133139i bk12: 64a 133158i bk13: 64a 133143i bk14: 64a 133132i bk15: 64a 133146i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00574648
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=133299 n_nop=132585 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.0105
n_activity=3863 dram_eff=0.3624
bk0: 12a 133258i bk1: 8a 133267i bk2: 0a 133296i bk3: 0a 133298i bk4: 20a 133245i bk5: 20a 133249i bk6: 64a 133097i bk7: 64a 132932i bk8: 64a 133150i bk9: 64a 133096i bk10: 64a 133142i bk11: 64a 133107i bk12: 64a 133143i bk13: 64a 133126i bk14: 64a 133139i bk15: 64a 133129i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0215906
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=133299 n_nop=132581 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.01056
n_activity=4518 dram_eff=0.3116
bk0: 12a 133260i bk1: 8a 133268i bk2: 0a 133295i bk3: 0a 133296i bk4: 20a 133242i bk5: 24a 133239i bk6: 64a 133131i bk7: 64a 133050i bk8: 64a 133150i bk9: 64a 133133i bk10: 64a 133139i bk11: 64a 133155i bk12: 64a 133155i bk13: 64a 133143i bk14: 64a 133152i bk15: 64a 133131i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00666922
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=133299 n_nop=132585 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.0105
n_activity=3938 dram_eff=0.3555
bk0: 8a 133266i bk1: 8a 133268i bk2: 0a 133298i bk3: 0a 133299i bk4: 20a 133249i bk5: 24a 133243i bk6: 64a 133082i bk7: 64a 132980i bk8: 64a 133130i bk9: 64a 133109i bk10: 64a 133137i bk11: 64a 133127i bk12: 64a 133142i bk13: 64a 133117i bk14: 64a 133140i bk15: 64a 133131i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0224683
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=133299 n_nop=132585 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.0105
n_activity=4515 dram_eff=0.3101
bk0: 8a 133269i bk1: 8a 133268i bk2: 0a 133295i bk3: 0a 133298i bk4: 20a 133247i bk5: 24a 133235i bk6: 64a 133143i bk7: 64a 133045i bk8: 64a 133139i bk9: 64a 133157i bk10: 64a 133159i bk11: 64a 133137i bk12: 64a 133156i bk13: 64a 133135i bk14: 64a 133130i bk15: 64a 133144i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00482374
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=133299 n_nop=132585 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.0105
n_activity=3937 dram_eff=0.3556
bk0: 8a 133268i bk1: 8a 133269i bk2: 0a 133297i bk3: 0a 133299i bk4: 20a 133246i bk5: 24a 133237i bk6: 64a 133103i bk7: 64a 132938i bk8: 64a 133148i bk9: 64a 133120i bk10: 64a 133148i bk11: 64a 133116i bk12: 64a 133146i bk13: 64a 133134i bk14: 64a 133129i bk15: 64a 133123i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0216506

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2527, Miss = 177, Miss_rate = 0.070, Pending_hits = 37, Reservation_fails = 266
L2_cache_bank[1]: Access = 1050, Miss = 174, Miss_rate = 0.166, Pending_hits = 55, Reservation_fails = 95
L2_cache_bank[2]: Access = 1099, Miss = 176, Miss_rate = 0.160, Pending_hits = 56, Reservation_fails = 97
L2_cache_bank[3]: Access = 1047, Miss = 174, Miss_rate = 0.166, Pending_hits = 45, Reservation_fails = 190
L2_cache_bank[4]: Access = 1089, Miss = 176, Miss_rate = 0.162, Pending_hits = 55, Reservation_fails = 56
L2_cache_bank[5]: Access = 2587, Miss = 176, Miss_rate = 0.068, Pending_hits = 37, Reservation_fails = 190
L2_cache_bank[6]: Access = 1054, Miss = 174, Miss_rate = 0.165, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[7]: Access = 1179, Miss = 176, Miss_rate = 0.149, Pending_hits = 73, Reservation_fails = 190
L2_cache_bank[8]: Access = 2469, Miss = 174, Miss_rate = 0.070, Pending_hits = 31, Reservation_fails = 32
L2_cache_bank[9]: Access = 1171, Miss = 176, Miss_rate = 0.150, Pending_hits = 60, Reservation_fails = 190
L2_cache_bank[10]: Access = 1060, Miss = 174, Miss_rate = 0.164, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[11]: Access = 1163, Miss = 176, Miss_rate = 0.151, Pending_hits = 44, Reservation_fails = 190
L2_total_cache_accesses = 17495
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.1202
L2_total_cache_pending_hits = 579
L2_total_cache_reservation_fails = 1496
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9326
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 526
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4529
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 944
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1496
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=46463
icnt_total_pkts_simt_to_mem=26553
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.59073
	minimum = 6
	maximum = 32
Network latency average = 7.55277
	minimum = 6
	maximum = 32
Slowest packet = 31885
Flit latency average = 6.26725
	minimum = 6
	maximum = 32
Slowest flit = 65861
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00353644
	minimum = 0 (at node 4)
	maximum = 0.0090937 (at node 20)
Accepted packet rate average = 0.00353644
	minimum = 0 (at node 4)
	maximum = 0.0090937 (at node 20)
Injected flit rate average = 0.00814473
	minimum = 0 (at node 4)
	maximum = 0.0259908 (at node 20)
Accepted flit rate average= 0.00814473
	minimum = 0 (at node 4)
	maximum = 0.0143164 (at node 20)
Injected packet length average = 2.30309
Accepted packet length average = 2.30309
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.7217 (5 samples)
	minimum = 6 (5 samples)
	maximum = 156.4 (5 samples)
Network latency average = 12.058 (5 samples)
	minimum = 6 (5 samples)
	maximum = 113.4 (5 samples)
Flit latency average = 9.32671 (5 samples)
	minimum = 6 (5 samples)
	maximum = 111.8 (5 samples)
Fragmentation average = 0.00705916 (5 samples)
	minimum = 0 (5 samples)
	maximum = 33.2 (5 samples)
Injected packet rate average = 0.0187434 (5 samples)
	minimum = 0.0139899 (5 samples)
	maximum = 0.0361887 (5 samples)
Accepted packet rate average = 0.0187434 (5 samples)
	minimum = 0.0139899 (5 samples)
	maximum = 0.0361887 (5 samples)
Injected flit rate average = 0.0385605 (5 samples)
	minimum = 0.0213938 (5 samples)
	maximum = 0.101413 (5 samples)
Accepted flit rate average = 0.0385605 (5 samples)
	minimum = 0.0260886 (5 samples)
	maximum = 0.0527864 (5 samples)
Injected packet size average = 2.05728 (5 samples)
Accepted packet size average = 2.05728 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 47 sec (107 sec)
gpgpu_simulation_rate = 71473 (inst/sec)
gpgpu_simulation_rate = 1245 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401c40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (14,14,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,133299)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,133299)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,133299)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,133299)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,133299)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,133299)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,133299)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,133299)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,133299)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,133299)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,133299)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,133299)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,133299)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,133299)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,133299)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,133299)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,133299)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,133299)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,133299)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,133299)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,133299)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,133299)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,133299)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,133299)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,133299)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,133299)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,133299)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,133299)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,133299)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,133299)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,133299)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,133299)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,133299)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,133299)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,133299)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,133299)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,133299)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,133299)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,133299)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,133299)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,133299)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,133299)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,133299)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,133299)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,133299)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,133299)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,133299)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,133299)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,133299)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,133299)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,133299)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,133299)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,133299)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,133299)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,133299)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,133299)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,133299)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,133299)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,133299)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,133299)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,133299)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,133299)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,133299)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,133299)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,133299)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,133299)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,133299)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,133299)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,133299)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,133299)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,133299)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,133299)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,133299)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,133299)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,133299)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,133299)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,133299)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,133299)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,133299)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,133299)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,133299)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,133299)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,133299)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,133299)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,133299)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,133299)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,133299)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,133299)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,133299)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,133299)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(11,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(2,4,0) tid=(7,8,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(0,0,0) tid=(7,14,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(0,2,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 133799  inst.: 8022276 (ipc=749.3) sim_rate=73598 (inst/sec) elapsed = 0:0:01:49 / Wed Jan 30 01:35:16 2019
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(8,0,0) tid=(7,2,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(2,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 134299  inst.: 8248740 (ipc=601.1) sim_rate=74988 (inst/sec) elapsed = 0:0:01:50 / Wed Jan 30 01:35:17 2019
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(2,1,0) tid=(7,2,0)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(7,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 134799  inst.: 8405572 (ipc=505.3) sim_rate=75049 (inst/sec) elapsed = 0:0:01:52 / Wed Jan 30 01:35:19 2019
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(5,1,0) tid=(7,12,0)
GPGPU-Sim uArch: cycles simulated: 135299  inst.: 8471940 (ipc=412.2) sim_rate=74972 (inst/sec) elapsed = 0:0:01:53 / Wed Jan 30 01:35:20 2019
GPGPU-Sim uArch: cycles simulated: 135799  inst.: 8538596 (ipc=356.4) sim_rate=74899 (inst/sec) elapsed = 0:0:01:54 / Wed Jan 30 01:35:21 2019
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(13,0,0) tid=(7,2,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(2,0,0) tid=(7,12,0)
GPGPU-Sim uArch: cycles simulated: 136299  inst.: 8666628 (ipc=339.7) sim_rate=75361 (inst/sec) elapsed = 0:0:01:55 / Wed Jan 30 01:35:22 2019
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(6,1,0) tid=(7,14,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(13,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 136799  inst.: 8890404 (ipc=355.1) sim_rate=76641 (inst/sec) elapsed = 0:0:01:56 / Wed Jan 30 01:35:23 2019
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(9,1,0) tid=(7,0,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(5,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3863,133299), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(3864,133299)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3912,133299), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(3913,133299)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(10,2,0) tid=(7,12,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3961,133299), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(3962,133299)
GPGPU-Sim uArch: cycles simulated: 137299  inst.: 9187556 (ipc=385.0) sim_rate=77860 (inst/sec) elapsed = 0:0:01:58 / Wed Jan 30 01:35:25 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4006,133299), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(4007,133299)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(8,4,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4162,133299), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(4163,133299)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4199,133299), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(4200,133299)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4202,133299), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(4203,133299)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4223,133299), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(4224,133299)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4250,133299), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(4251,133299)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4264,133299), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(4265,133299)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(4,5,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4287,133299), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(4288,133299)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4302,133299), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4303,133299)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4308,133299), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(4309,133299)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4383,133299), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4384,133299)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4426,133299), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(4427,133299)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4466,133299), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(4467,133299)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(3,3,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4490,133299), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(4491,133299)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4493,133299), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(4494,133299)
GPGPU-Sim uArch: cycles simulated: 137799  inst.: 9477348 (ipc=406.6) sim_rate=78977 (inst/sec) elapsed = 0:0:02:00 / Wed Jan 30 01:35:27 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4536,133299), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(4537,133299)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (4537,133299), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4538,133299)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4549,133299), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(4550,133299)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4550,133299), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(4551,133299)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4576,133299), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(4577,133299)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (4611,133299), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4612,133299)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4612,133299), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(4613,133299)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (4623,133299), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4624,133299)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4651,133299), 5 CTAs running
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(7,4,0) tid=(7,10,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(4652,133299)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4657,133299), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(4658,133299)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4715,133299), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4715,133299), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(4716,133299)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(4716,133299)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4736,133299), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(4737,133299)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4772,133299), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(4773,133299)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4782,133299), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(4783,133299)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(4,4,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4790,133299), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(4791,133299)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4793,133299), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(4794,133299)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4822,133299), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4823,133299)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4877,133299), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(4878,133299)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4890,133299), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(4891,133299)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (4904,133299), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4905,133299)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(13,4,0) tid=(7,8,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (4936,133299), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4937,133299)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4952,133299), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(4953,133299)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (4968,133299), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(4969,133299)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4980,133299), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(4981,133299)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4997,133299), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(4998,133299)
GPGPU-Sim uArch: cycles simulated: 138299  inst.: 9819076 (ipc=434.3) sim_rate=80484 (inst/sec) elapsed = 0:0:02:02 / Wed Jan 30 01:35:29 2019
GPGPU-Sim uArch: Shader 5 finished CTA #4 (5020,133299), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5021,133299)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5025,133299), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(5026,133299)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(2,5,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (5052,133299), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(5053,133299)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5083,133299), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(5084,133299)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (5099,133299), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(5100,133299)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (5167,133299), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(5168,133299)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(9,4,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (5193,133299), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5194,133299)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (5195,133299), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(5196,133299)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (5254,133299), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(5255,133299)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (5301,133299), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(5302,133299)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (5303,133299), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5304,133299)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(11,8,0) tid=(7,8,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (5320,133299), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(5321,133299)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (5326,133299), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(5327,133299)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (5336,133299), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(5337,133299)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (5359,133299), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(5360,133299)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (5431,133299), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(5432,133299)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (5448,133299), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5449,133299)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(0,5,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (5459,133299), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(5460,133299)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (5479,133299), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(5480,133299)
GPGPU-Sim uArch: cycles simulated: 138799  inst.: 10195620 (ipc=463.3) sim_rate=82222 (inst/sec) elapsed = 0:0:02:04 / Wed Jan 30 01:35:31 2019
GPGPU-Sim uArch: Shader 13 finished CTA #3 (5534,133299), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(5535,133299)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (5543,133299), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5544,133299)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (5558,133299), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(5559,133299)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(10,10,0) tid=(7,12,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (5635,133299), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(5636,133299)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (5638,133299), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(5639,133299)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (5658,133299), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(5659,133299)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(0,10,0) tid=(7,12,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (5749,133299), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(5750,133299)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (5831,133299), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5832,133299)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (5896,133299), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(5897,133299)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(11,5,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (5904,133299), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5905,133299)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (5921,133299), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(5922,133299)
GPGPU-Sim uArch: cycles simulated: 139299  inst.: 10504196 (ipc=476.1) sim_rate=83366 (inst/sec) elapsed = 0:0:02:06 / Wed Jan 30 01:35:33 2019
GPGPU-Sim uArch: Shader 13 finished CTA #4 (6014,133299), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(6015,133299)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (6075,133299), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(6076,133299)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(9,11,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (6148,133299), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(6149,133299)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (6201,133299), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(6202,133299)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (6231,133299), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6232,133299)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (6245,133299), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(6246,133299)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(6,7,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (6392,133299), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(6393,133299)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (6393,133299), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6394,133299)
GPGPU-Sim uArch: cycles simulated: 139799  inst.: 10735492 (ipc=475.1) sim_rate=83871 (inst/sec) elapsed = 0:0:02:08 / Wed Jan 30 01:35:35 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6501,133299), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(6502,133299)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (6524,133299), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(6525,133299)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(4,11,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (6600,133299), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6601,133299)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (6602,133299), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6603,133299)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (6638,133299), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6639,133299)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6661,133299), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(6662,133299)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (6710,133299), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6711,133299)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(9,7,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6798,133299), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(6799,133299)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (6854,133299), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6855,133299)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (6974,133299), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(6975,133299)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(11,10,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 140299  inst.: 10971748 (ipc=474.9) sim_rate=84398 (inst/sec) elapsed = 0:0:02:10 / Wed Jan 30 01:35:37 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (7077,133299), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(7078,133299)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (7084,133299), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(7085,133299)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(13,12,0) tid=(7,8,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (7161,133299), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(7162,133299)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (7166,133299), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(7167,133299)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (7286,133299), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(7287,133299)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(7,8,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (7424,133299), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(7425,133299)
GPGPU-Sim uArch: cycles simulated: 140799  inst.: 11250916 (ipc=480.4) sim_rate=85234 (inst/sec) elapsed = 0:0:02:12 / Wed Jan 30 01:35:39 2019
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(7,7,0) tid=(7,12,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (7536,133299), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(7537,133299)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (7621,133299), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(7622,133299)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (7653,133299), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(7654,133299)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(1,10,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7733,133299), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(7734,133299)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7742,133299), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(7743,133299)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (7807,133299), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(7808,133299)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(2,9,0) tid=(7,12,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (7836,133299), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(7837,133299)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (7876,133299), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(7877,133299)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (7898,133299), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7920,133299), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7921,133299), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (7928,133299), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (7938,133299), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (7938,133299), 4 CTAs running
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(11,8,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 141299  inst.: 11569284 (ipc=490.2) sim_rate=86337 (inst/sec) elapsed = 0:0:02:14 / Wed Jan 30 01:35:41 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8048,133299), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (8111,133299), 5 CTAs running
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(4,10,0) tid=(7,12,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (8170,133299), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8227,133299), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (8252,133299), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (8258,133299), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8263,133299), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (8287,133299), 4 CTAs running
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(5,10,0) tid=(7,10,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8322,133299), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (8343,133299), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (8345,133299), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (8347,133299), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (8417,133299), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (8428,133299), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (8491,133299), 3 CTAs running
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(12,10,0) tid=(7,10,0)
GPGPU-Sim uArch: cycles simulated: 141799  inst.: 11865636 (ipc=496.2) sim_rate=87893 (inst/sec) elapsed = 0:0:02:15 / Wed Jan 30 01:35:42 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (8529,133299), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (8541,133299), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (8567,133299), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (8588,133299), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (8634,133299), 4 CTAs running
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(7,11,0) tid=(7,12,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (8722,133299), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (8738,133299), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (8758,133299), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (8783,133299), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (8822,133299), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (8838,133299), 4 CTAs running
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(9,12,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (8868,133299), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (8897,133299), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (8912,133299), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (8969,133299), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (8975,133299), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (8995,133299), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 142299  inst.: 12142500 (ipc=499.4) sim_rate=88631 (inst/sec) elapsed = 0:0:02:17 / Wed Jan 30 01:35:44 2019
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(9,10,0) tid=(7,12,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (9049,133299), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (9078,133299), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (9129,133299), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (9142,133299), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (9153,133299), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (9192,133299), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (9203,133299), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (9213,133299), 3 CTAs running
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(9,11,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (9246,133299), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (9293,133299), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (9294,133299), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (9294,133299), 2 CTAs running
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(1,13,0) tid=(7,8,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (9437,133299), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (9443,133299), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (9444,133299), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (9497,133299), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 142799  inst.: 12399140 (ipc=500.2) sim_rate=89848 (inst/sec) elapsed = 0:0:02:18 / Wed Jan 30 01:35:45 2019
GPGPU-Sim uArch: Shader 7 finished CTA #5 (9506,133299), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (9526,133299), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (9532,133299), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (9600,133299), 2 CTAs running
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(13,12,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (9652,133299), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (9709,133299), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (9720,133299), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (9736,133299), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (9757,133299), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (9861,133299), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (9871,133299), 3 CTAs running
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(5,13,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (9939,133299), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (9956,133299), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (9974,133299), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z12lud_internalPfii').
GPGPU-Sim uArch: cycles simulated: 143299  inst.: 12589188 (ipc=494.2) sim_rate=89922 (inst/sec) elapsed = 0:0:02:20 / Wed Jan 30 01:35:47 2019
GPGPU-Sim uArch: Shader 4 finished CTA #5 (10002,133299), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (10013,133299), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (10045,133299), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (10078,133299), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10109,133299), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (10116,133299), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (10164,133299), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (10169,133299), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (10223,133299), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (10224,133299), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10229,133299), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (10326,133299), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10362,133299), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (10382,133299), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (10456,133299), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (10468,133299), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (10595,133299), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (10598,133299), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10605,133299), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (10651,133299), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10727,133299), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z12lud_internalPfii').
GPGPU-Sim uArch: cycles simulated: 144299  inst.: 12665028 (ipc=456.1) sim_rate=89822 (inst/sec) elapsed = 0:0:02:21 / Wed Jan 30 01:35:48 2019
GPGPU-Sim uArch: Shader 6 finished CTA #3 (11209,133299), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z12lud_internalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 6.
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 6 
gpu_sim_cycle = 11210
gpu_sim_insn = 5017600
gpu_ipc =     447.6003
gpu_tot_sim_cycle = 144509
gpu_tot_sim_insn = 12665220
gpu_tot_ipc =      87.6431
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 29367
gpu_stall_icnt2sh    = 45779
gpu_total_sim_rate=89824

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 241871
	L1I_total_cache_misses = 4859
	L1I_total_cache_miss_rate = 0.0201
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 3529
L1D_cache:
	L1D_cache_core[0]: Access = 124, Miss = 88, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 138, Miss = 119, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 155, Miss = 113, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[3]: Access = 158, Miss = 123, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[4]: Access = 149, Miss = 112, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 159, Miss = 102, Miss_rate = 0.642, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 127, Miss = 105, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 143, Miss = 122, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 97, Miss = 91, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 123, Miss = 75, Miss_rate = 0.610, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 130, Miss = 115, Miss_rate = 0.885, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[11]: Access = 87, Miss = 62, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 94, Miss = 89, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[13]: Access = 101, Miss = 95, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[14]: Access = 196, Miss = 137, Miss_rate = 0.699, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1981
	L1D_total_cache_misses = 1548
	L1D_total_cache_miss_rate = 0.7814
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 11
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 10377
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0016
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 382
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 566
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10360
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 51
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 982
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 237012
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4859
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3529
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
8502, 500, 500, 500, 500, 500, 500, 500, 500, 500, 500, 500, 500, 500, 500, 500, 500, 500, 500, 500, 500, 500, 500, 500, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 
gpgpu_n_tot_thrd_icount = 14724128
gpgpu_n_tot_w_icount = 460129
gpgpu_n_stall_shd_mem = 145209
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 21250
gpgpu_n_mem_write_global = 7665
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 346112
gpgpu_n_store_insn = 122640
gpgpu_n_shmem_insn = 4080914
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 328160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 59353
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 85856
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:187804	W0_Idle:1355100	W0_Scoreboard:819591	W1:754	W2:706	W3:658	W4:610	W5:562	W6:514	W7:466	W8:418	W9:370	W10:322	W11:274	W12:226	W13:178	W14:130	W15:74	W16:116516	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:337351
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 170000 {8:21250,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 551880 {72:7665,}
traffic_breakdown_coretomem[INST_ACC_R] = 9136 {8:1142,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1566224 {72:20684,136:566,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 61320 {8:7665,}
traffic_breakdown_memtocore[INST_ACC_R] = 155312 {136:1142,}
maxmrqlatency = 190 
maxdqlatency = 0 
maxmflatency = 996 
averagemflatency = 271 
max_icnt2mem_latency = 1037 
max_icnt2sh_latency = 144508 
mrq_lat_table:1771 	78 	36 	80 	38 	33 	45 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	17078 	8802 	3050 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	14359 	4135 	3487 	2128 	2047 	3333 	582 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6400 	10608 	4174 	83 	0 	0 	0 	0 	0 	0 	0 	15 	430 	3650 	3570 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	93 	35 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626     25733         0         0      1444      3430      8754      3990      9717      4091      9738      6778      9780      8269      9762     10428 
dram[1]:      2345     26474         0         0      2920      3400      4068      4001      4450      4093      7129      6754      8231      8647      9790     10496 
dram[2]:      4686     27218         0         0      2968       853      3992      9342      4093      9730      6782      9774      8271      9756     10430      9744 
dram[3]:      7006      6717         0         0      2926      2609      4003      4070      4095      4560      6756      7131      8649      8252     10498      9848 
dram[4]:      7637      8408         0         0      1762      2657      9047      3994      9723      4164      9768      6784      9786      8290      9750     10454 
dram[5]:      8346     11002         0         0      3388      2615      4066      4005      4448      4097      7127      6758      8227      8666      9786     10510 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        8779      7884      9945      3814     10912      1668      8408      1604      7253      1367      5041      1303
dram[1]:          0         0    none      none        8277      7695      4640      4135      1535      1605      1550      1553      1422      1419      1350      1290
dram[2]:          0         0    none      none        7988      8934      4451      9606      1551     10872      1601      8328      1370      7580      1303      5391
dram[3]:          0         0    none      none        7950      8916      4868      3967      1571      1611      1562      1457      1453      1424      1290      1337
dram[4]:          0         0    none      none        7908      9096      9275      3786     10685      1611      7454      1587      5919      1390      4459      1299
dram[5]:          0         0    none      none        8258      8774      3811      4120      1529      1600      1482      1558      1425      1421      1346      1294
maximum mf latency per bank:
dram[0]:        285         0         0         0       770       547       996       547       977       590       894       562       737       408       681       295
dram[1]:          0         0         0         0       514       580       737       569       566       649       664       450       389       388       388       285
dram[2]:          0         0         0         0       553       812       633       974       564       987       549       921       372       773       286       707
dram[3]:          0         0         0         0       541       622       639       619       420       612       434       609       402       395       288       356
dram[4]:          0         0         0         0       670       649       980       625       984       591       896       571       667       405       617       290
dram[5]:          0         0         0         0       547       639       633       570       615       505       565       447       414       387       433       296
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144509 n_nop=143789 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.009716
n_activity=4651 dram_eff=0.3019
bk0: 14a 144419i bk1: 8a 144476i bk2: 0a 144507i bk3: 0a 144508i bk4: 20a 144456i bk5: 20a 144456i bk6: 64a 144349i bk7: 64a 144237i bk8: 64a 144349i bk9: 64a 144332i bk10: 64a 144369i bk11: 64a 144349i bk12: 64a 144368i bk13: 64a 144353i bk14: 64a 144342i bk15: 64a 144356i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00530071
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144509 n_nop=143795 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.009688
n_activity=3863 dram_eff=0.3624
bk0: 12a 144468i bk1: 8a 144477i bk2: 0a 144506i bk3: 0a 144508i bk4: 20a 144455i bk5: 20a 144459i bk6: 64a 144307i bk7: 64a 144142i bk8: 64a 144360i bk9: 64a 144306i bk10: 64a 144352i bk11: 64a 144317i bk12: 64a 144353i bk13: 64a 144336i bk14: 64a 144349i bk15: 64a 144339i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0199157
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144509 n_nop=143791 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.009743
n_activity=4518 dram_eff=0.3116
bk0: 12a 144470i bk1: 8a 144478i bk2: 0a 144505i bk3: 0a 144506i bk4: 20a 144452i bk5: 24a 144449i bk6: 64a 144341i bk7: 64a 144260i bk8: 64a 144360i bk9: 64a 144343i bk10: 64a 144349i bk11: 64a 144365i bk12: 64a 144365i bk13: 64a 144353i bk14: 64a 144362i bk15: 64a 144341i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00615187
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144509 n_nop=143795 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.009688
n_activity=3938 dram_eff=0.3555
bk0: 8a 144476i bk1: 8a 144478i bk2: 0a 144508i bk3: 0a 144509i bk4: 20a 144459i bk5: 24a 144453i bk6: 64a 144292i bk7: 64a 144190i bk8: 64a 144340i bk9: 64a 144319i bk10: 64a 144347i bk11: 64a 144337i bk12: 64a 144352i bk13: 64a 144327i bk14: 64a 144350i bk15: 64a 144341i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0207254
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144509 n_nop=143795 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.009688
n_activity=4515 dram_eff=0.3101
bk0: 8a 144479i bk1: 8a 144478i bk2: 0a 144505i bk3: 0a 144508i bk4: 20a 144457i bk5: 24a 144445i bk6: 64a 144353i bk7: 64a 144255i bk8: 64a 144349i bk9: 64a 144367i bk10: 64a 144369i bk11: 64a 144347i bk12: 64a 144366i bk13: 64a 144345i bk14: 64a 144340i bk15: 64a 144354i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00444955
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144509 n_nop=143795 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.009688
n_activity=3937 dram_eff=0.3556
bk0: 8a 144478i bk1: 8a 144479i bk2: 0a 144507i bk3: 0a 144509i bk4: 20a 144456i bk5: 24a 144447i bk6: 64a 144313i bk7: 64a 144148i bk8: 64a 144358i bk9: 64a 144330i bk10: 64a 144358i bk11: 64a 144326i bk12: 64a 144356i bk13: 64a 144344i bk14: 64a 144339i bk15: 64a 144333i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0199711

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4044, Miss = 177, Miss_rate = 0.044, Pending_hits = 37, Reservation_fails = 266
L2_cache_bank[1]: Access = 1929, Miss = 174, Miss_rate = 0.090, Pending_hits = 55, Reservation_fails = 95
L2_cache_bank[2]: Access = 2047, Miss = 176, Miss_rate = 0.086, Pending_hits = 56, Reservation_fails = 97
L2_cache_bank[3]: Access = 1927, Miss = 174, Miss_rate = 0.090, Pending_hits = 45, Reservation_fails = 190
L2_cache_bank[4]: Access = 2047, Miss = 176, Miss_rate = 0.086, Pending_hits = 55, Reservation_fails = 56
L2_cache_bank[5]: Access = 4065, Miss = 176, Miss_rate = 0.043, Pending_hits = 37, Reservation_fails = 190
L2_cache_bank[6]: Access = 1981, Miss = 174, Miss_rate = 0.088, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[7]: Access = 2055, Miss = 176, Miss_rate = 0.086, Pending_hits = 73, Reservation_fails = 190
L2_cache_bank[8]: Access = 3949, Miss = 174, Miss_rate = 0.044, Pending_hits = 31, Reservation_fails = 32
L2_cache_bank[9]: Access = 2050, Miss = 176, Miss_rate = 0.086, Pending_hits = 60, Reservation_fails = 190
L2_cache_bank[10]: Access = 1934, Miss = 174, Miss_rate = 0.090, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[11]: Access = 2044, Miss = 176, Miss_rate = 0.086, Pending_hits = 44, Reservation_fails = 190
L2_total_cache_accesses = 30072
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0699
L2_total_cache_pending_hits = 579
L2_total_cache_reservation_fails = 1496
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18676
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 526
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7665
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1035
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1496
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=78302
icnt_total_pkts_simt_to_mem=45402
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 48.0535
	minimum = 6
	maximum = 704
Network latency average = 29.5041
	minimum = 6
	maximum = 388
Slowest packet = 36038
Flit latency average = 20.803
	minimum = 6
	maximum = 388
Slowest flit = 78511
Fragmentation average = 0.01785
	minimum = 0
	maximum = 131
Injected packet rate average = 0.083107
	minimum = 0.0682426 (at node 4)
	maximum = 0.135326 (at node 15)
Accepted packet rate average = 0.083107
	minimum = 0.0682426 (at node 4)
	maximum = 0.135326 (at node 15)
Injected flit rate average = 0.16747
	minimum = 0.102498 (at node 4)
	maximum = 0.3876 (at node 15)
Accepted flit rate average= 0.16747
	minimum = 0.13149 (at node 25)
	maximum = 0.228368 (at node 6)
Injected packet length average = 2.01511
Accepted packet length average = 2.01511
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.1104 (6 samples)
	minimum = 6 (6 samples)
	maximum = 247.667 (6 samples)
Network latency average = 14.9657 (6 samples)
	minimum = 6 (6 samples)
	maximum = 159.167 (6 samples)
Flit latency average = 11.2394 (6 samples)
	minimum = 6 (6 samples)
	maximum = 157.833 (6 samples)
Fragmentation average = 0.00885764 (6 samples)
	minimum = 0 (6 samples)
	maximum = 49.5 (6 samples)
Injected packet rate average = 0.0294707 (6 samples)
	minimum = 0.023032 (6 samples)
	maximum = 0.0527115 (6 samples)
Accepted packet rate average = 0.0294707 (6 samples)
	minimum = 0.023032 (6 samples)
	maximum = 0.0527115 (6 samples)
Injected flit rate average = 0.0600454 (6 samples)
	minimum = 0.0349112 (6 samples)
	maximum = 0.149111 (6 samples)
Accepted flit rate average = 0.0600454 (6 samples)
	minimum = 0.0436555 (6 samples)
	maximum = 0.08205 (6 samples)
Injected packet size average = 2.03746 (6 samples)
Accepted packet size average = 2.03746 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 21 sec (141 sec)
gpgpu_simulation_rate = 89824 (inst/sec)
gpgpu_simulation_rate = 1024 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401d40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,144509)
GPGPU-Sim uArch: cycles simulated: 148009  inst.: 12666580 (ipc= 0.4) sim_rate=89201 (inst/sec) elapsed = 0:0:02:22 / Wed Jan 30 01:35:49 2019
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(0,0,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 152009  inst.: 12674446 (ipc= 1.2) sim_rate=88632 (inst/sec) elapsed = 0:0:02:23 / Wed Jan 30 01:35:50 2019
GPGPU-Sim uArch: cycles simulated: 156009  inst.: 12681428 (ipc= 1.4) sim_rate=88065 (inst/sec) elapsed = 0:0:02:24 / Wed Jan 30 01:35:51 2019
GPGPU-Sim uArch: cycles simulated: 160009  inst.: 12686186 (ipc= 1.4) sim_rate=87490 (inst/sec) elapsed = 0:0:02:25 / Wed Jan 30 01:35:52 2019
GPGPU-Sim uArch: cycles simulated: 164009  inst.: 12688948 (ipc= 1.2) sim_rate=86910 (inst/sec) elapsed = 0:0:02:26 / Wed Jan 30 01:35:53 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (23037,144509), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z12lud_diagonalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 7.
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 7 
gpu_sim_cycle = 23038
gpu_sim_insn = 26018
gpu_ipc =       1.1294
gpu_tot_sim_cycle = 167547
gpu_tot_sim_insn = 12691238
gpu_tot_ipc =      75.7473
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 29367
gpu_stall_icnt2sh    = 45779
gpu_total_sim_rate=86926

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 243917
	L1I_total_cache_misses = 4876
	L1I_total_cache_miss_rate = 0.0200
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 3529
L1D_cache:
	L1D_cache_core[0]: Access = 124, Miss = 88, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 138, Miss = 119, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 155, Miss = 113, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[3]: Access = 158, Miss = 123, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[4]: Access = 149, Miss = 112, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 159, Miss = 102, Miss_rate = 0.642, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 127, Miss = 105, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 143, Miss = 122, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 97, Miss = 91, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 123, Miss = 75, Miss_rate = 0.610, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 130, Miss = 115, Miss_rate = 0.885, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[11]: Access = 87, Miss = 62, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 94, Miss = 89, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[13]: Access = 101, Miss = 95, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[14]: Access = 196, Miss = 137, Miss_rate = 0.699, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1981
	L1D_total_cache_misses = 1548
	L1D_total_cache_miss_rate = 0.7814
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 11
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 10383
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0016
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 382
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 566
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10366
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 51
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 982
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 239041
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4876
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3529
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
8502, 500, 500, 500, 500, 500, 500, 500, 500, 500, 500, 500, 500, 500, 500, 500, 500, 500, 500, 500, 500, 500, 500, 500, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 
gpgpu_n_tot_thrd_icount = 14840928
gpgpu_n_tot_w_icount = 463779
gpgpu_n_stall_shd_mem = 145755
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 21266
gpgpu_n_mem_write_global = 7680
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 346368
gpgpu_n_store_insn = 122880
gpgpu_n_shmem_insn = 4085715
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 328256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 59899
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 85856
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:187804	W0_Idle:1382983	W0_Scoreboard:834162	W1:1131	W2:1059	W3:987	W4:915	W5:843	W6:771	W7:699	W8:627	W9:555	W10:483	W11:411	W12:339	W13:267	W14:195	W15:111	W16:117035	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:337351
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 170128 {8:21266,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 552960 {72:7680,}
traffic_breakdown_coretomem[INST_ACC_R] = 9272 {8:1159,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1567376 {72:20700,136:566,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 61440 {8:7680,}
traffic_breakdown_memtocore[INST_ACC_R] = 157624 {136:1159,}
maxmrqlatency = 190 
maxdqlatency = 0 
maxmflatency = 996 
averagemflatency = 271 
max_icnt2mem_latency = 1037 
max_icnt2sh_latency = 167546 
mrq_lat_table:1771 	78 	36 	80 	38 	33 	45 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	17109 	8802 	3050 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	14407 	4135 	3487 	2128 	2047 	3333 	582 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6416 	10608 	4174 	83 	0 	0 	0 	0 	0 	0 	0 	15 	430 	3650 	3585 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	105 	35 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626     25733         0         0      1444      3430      8754      3990      9717      4091      9738      6778      9780      8269      9762     10428 
dram[1]:      2345     26474         0         0      2920      3400      4068      4001      4450      4093      7129      6754      8231      8647      9790     10496 
dram[2]:      4686     27218         0         0      2968       853      3992      9342      4093      9730      6782      9774      8271      9756     10430      9744 
dram[3]:      7006      6717         0         0      2926      2609      4003      4070      4095      4560      6756      7131      8649      8252     10498      9848 
dram[4]:      7637      8408         0         0      1762      2657      9047      3994      9723      4164      9768      6784      9786      8290      9750     10454 
dram[5]:      8346     11002         0         0      3388      2615      4066      4005      4448      4097      7127      6758      8227      8666      9786     10510 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        8779      7884      9989      3814     10912      1668      8408      1604      7253      1367      5041      1303
dram[1]:          0         0    none      none        8277      7695      4640      4135      1535      1605      1550      1553      1422      1419      1350      1290
dram[2]:          0         0    none      none        7988      8934      4451      9650      1551     10872      1601      8328      1370      7580      1303      5391
dram[3]:          0         0    none      none        7950      8916      4868      3967      1571      1611      1562      1457      1453      1424      1290      1337
dram[4]:          0         0    none      none        7908      9096      9323      3786     10685      1611      7454      1587      5919      1390      4459      1299
dram[5]:          0         0    none      none        8258      8774      3811      4120      1529      1600      1482      1558      1425      1421      1346      1294
maximum mf latency per bank:
dram[0]:        285         0         0         0       770       547       996       547       977       590       894       562       737       408       681       295
dram[1]:          0         0         0         0       514       580       737       569       566       649       664       450       389       388       388       285
dram[2]:          0         0         0         0       553       812       633       974       564       987       549       921       372       773       286       707
dram[3]:          0         0         0         0       541       622       639       619       420       612       434       609       402       395       288       356
dram[4]:          0         0         0         0       670       649       980       625       984       591       896       571       667       405       617       290
dram[5]:          0         0         0         0       547       639       633       570       615       505       565       447       414       387       433       296
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=167547 n_nop=166827 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.00838
n_activity=4651 dram_eff=0.3019
bk0: 14a 167457i bk1: 8a 167514i bk2: 0a 167545i bk3: 0a 167546i bk4: 20a 167494i bk5: 20a 167494i bk6: 64a 167387i bk7: 64a 167275i bk8: 64a 167387i bk9: 64a 167370i bk10: 64a 167407i bk11: 64a 167387i bk12: 64a 167406i bk13: 64a 167391i bk14: 64a 167380i bk15: 64a 167394i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00457185
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=167547 n_nop=166833 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.008356
n_activity=3863 dram_eff=0.3624
bk0: 12a 167506i bk1: 8a 167515i bk2: 0a 167544i bk3: 0a 167546i bk4: 20a 167493i bk5: 20a 167497i bk6: 64a 167345i bk7: 64a 167180i bk8: 64a 167398i bk9: 64a 167344i bk10: 64a 167390i bk11: 64a 167355i bk12: 64a 167391i bk13: 64a 167374i bk14: 64a 167387i bk15: 64a 167377i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0171773
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=167547 n_nop=166829 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.008404
n_activity=4518 dram_eff=0.3116
bk0: 12a 167508i bk1: 8a 167516i bk2: 0a 167543i bk3: 0a 167544i bk4: 20a 167490i bk5: 24a 167487i bk6: 64a 167379i bk7: 64a 167298i bk8: 64a 167398i bk9: 64a 167381i bk10: 64a 167387i bk11: 64a 167403i bk12: 64a 167403i bk13: 64a 167391i bk14: 64a 167400i bk15: 64a 167379i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00530597
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=167547 n_nop=166833 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.008356
n_activity=3938 dram_eff=0.3555
bk0: 8a 167514i bk1: 8a 167516i bk2: 0a 167546i bk3: 0a 167547i bk4: 20a 167497i bk5: 24a 167491i bk6: 64a 167330i bk7: 64a 167228i bk8: 64a 167378i bk9: 64a 167357i bk10: 64a 167385i bk11: 64a 167375i bk12: 64a 167390i bk13: 64a 167365i bk14: 64a 167388i bk15: 64a 167379i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0178756
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=167547 n_nop=166833 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.008356
n_activity=4515 dram_eff=0.3101
bk0: 8a 167517i bk1: 8a 167516i bk2: 0a 167543i bk3: 0a 167546i bk4: 20a 167495i bk5: 24a 167483i bk6: 64a 167391i bk7: 64a 167293i bk8: 64a 167387i bk9: 64a 167405i bk10: 64a 167407i bk11: 64a 167385i bk12: 64a 167404i bk13: 64a 167383i bk14: 64a 167378i bk15: 64a 167392i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00383773
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=167547 n_nop=166833 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.008356
n_activity=3937 dram_eff=0.3556
bk0: 8a 167516i bk1: 8a 167517i bk2: 0a 167545i bk3: 0a 167547i bk4: 20a 167494i bk5: 24a 167485i bk6: 64a 167351i bk7: 64a 167186i bk8: 64a 167396i bk9: 64a 167368i bk10: 64a 167396i bk11: 64a 167364i bk12: 64a 167394i bk13: 64a 167382i bk14: 64a 167377i bk15: 64a 167371i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.017225

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4056, Miss = 177, Miss_rate = 0.044, Pending_hits = 37, Reservation_fails = 266
L2_cache_bank[1]: Access = 1931, Miss = 174, Miss_rate = 0.090, Pending_hits = 55, Reservation_fails = 95
L2_cache_bank[2]: Access = 2049, Miss = 176, Miss_rate = 0.086, Pending_hits = 56, Reservation_fails = 97
L2_cache_bank[3]: Access = 1929, Miss = 174, Miss_rate = 0.090, Pending_hits = 45, Reservation_fails = 190
L2_cache_bank[4]: Access = 2049, Miss = 176, Miss_rate = 0.086, Pending_hits = 55, Reservation_fails = 56
L2_cache_bank[5]: Access = 4076, Miss = 176, Miss_rate = 0.043, Pending_hits = 37, Reservation_fails = 190
L2_cache_bank[6]: Access = 1983, Miss = 174, Miss_rate = 0.088, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[7]: Access = 2055, Miss = 176, Miss_rate = 0.086, Pending_hits = 73, Reservation_fails = 190
L2_cache_bank[8]: Access = 3962, Miss = 174, Miss_rate = 0.044, Pending_hits = 31, Reservation_fails = 32
L2_cache_bank[9]: Access = 2050, Miss = 176, Miss_rate = 0.086, Pending_hits = 60, Reservation_fails = 190
L2_cache_bank[10]: Access = 1936, Miss = 174, Miss_rate = 0.090, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[11]: Access = 2044, Miss = 176, Miss_rate = 0.086, Pending_hits = 44, Reservation_fails = 190
L2_total_cache_accesses = 30120
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0698
L2_total_cache_pending_hits = 579
L2_total_cache_reservation_fails = 1496
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18692
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 526
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7680
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1052
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1496
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=78450
icnt_total_pkts_simt_to_mem=45480
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.35417
	minimum = 6
	maximum = 10
Network latency average = 7.35417
	minimum = 6
	maximum = 10
Slowest packet = 60145
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 123704
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000154334
	minimum = 0 (at node 0)
	maximum = 0.00208351 (at node 7)
Accepted packet rate average = 0.000154334
	minimum = 0 (at node 0)
	maximum = 0.00208351 (at node 7)
Injected flit rate average = 0.000363329
	minimum = 0 (at node 0)
	maximum = 0.00338571 (at node 7)
Accepted flit rate average= 0.000363329
	minimum = 0 (at node 0)
	maximum = 0.00642417 (at node 7)
Injected packet length average = 2.35417
Accepted packet length average = 2.35417
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.1452 (7 samples)
	minimum = 6 (7 samples)
	maximum = 213.714 (7 samples)
Network latency average = 13.8783 (7 samples)
	minimum = 6 (7 samples)
	maximum = 137.857 (7 samples)
Flit latency average = 10.4909 (7 samples)
	minimum = 6 (7 samples)
	maximum = 136.143 (7 samples)
Fragmentation average = 0.00759226 (7 samples)
	minimum = 0 (7 samples)
	maximum = 42.4286 (7 samples)
Injected packet rate average = 0.0252826 (7 samples)
	minimum = 0.0197417 (7 samples)
	maximum = 0.0454789 (7 samples)
Accepted packet rate average = 0.0252826 (7 samples)
	minimum = 0.0197417 (7 samples)
	maximum = 0.0454789 (7 samples)
Injected flit rate average = 0.0515194 (7 samples)
	minimum = 0.0299239 (7 samples)
	maximum = 0.128293 (7 samples)
Accepted flit rate average = 0.0515194 (7 samples)
	minimum = 0.037419 (7 samples)
	maximum = 0.0712463 (7 samples)
Injected packet size average = 2.03774 (7 samples)
Accepted packet size average = 2.03774 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 26 sec (146 sec)
gpgpu_simulation_rate = 86926 (inst/sec)
gpgpu_simulation_rate = 1147 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401cc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (13,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,167547)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,167547)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,167547)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,167547)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,167547)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,167547)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,167547)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,167547)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,167547)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,167547)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,167547)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,167547)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,167547)
GPGPU-Sim uArch: cycles simulated: 168047  inst.: 12697398 (ipc=12.3) sim_rate=86376 (inst/sec) elapsed = 0:0:02:27 / Wed Jan 30 01:35:54 2019
GPGPU-Sim uArch: cycles simulated: 169047  inst.: 12702150 (ipc= 7.3) sim_rate=85825 (inst/sec) elapsed = 0:0:02:28 / Wed Jan 30 01:35:55 2019
GPGPU-Sim uArch: cycles simulated: 170547  inst.: 12709622 (ipc= 6.1) sim_rate=85299 (inst/sec) elapsed = 0:0:02:29 / Wed Jan 30 01:35:56 2019
GPGPU-Sim uArch: cycles simulated: 172047  inst.: 12717046 (ipc= 5.7) sim_rate=84780 (inst/sec) elapsed = 0:0:02:30 / Wed Jan 30 01:35:57 2019
GPGPU-Sim uArch: cycles simulated: 173547  inst.: 12725654 (ipc= 5.7) sim_rate=84275 (inst/sec) elapsed = 0:0:02:31 / Wed Jan 30 01:35:58 2019
GPGPU-Sim uArch: cycles simulated: 175047  inst.: 12732854 (ipc= 5.5) sim_rate=83768 (inst/sec) elapsed = 0:0:02:32 / Wed Jan 30 01:35:59 2019
GPGPU-Sim uArch: cycles simulated: 176547  inst.: 12739142 (ipc= 5.3) sim_rate=83262 (inst/sec) elapsed = 0:0:02:33 / Wed Jan 30 01:36:00 2019
GPGPU-Sim uArch: cycles simulated: 178047  inst.: 12747526 (ipc= 5.4) sim_rate=82776 (inst/sec) elapsed = 0:0:02:34 / Wed Jan 30 01:36:01 2019
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(2,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 179047  inst.: 12784982 (ipc= 8.2) sim_rate=82483 (inst/sec) elapsed = 0:0:02:35 / Wed Jan 30 01:36:02 2019
GPGPU-Sim uArch: cycles simulated: 180547  inst.: 12849958 (ipc=12.2) sim_rate=82371 (inst/sec) elapsed = 0:0:02:36 / Wed Jan 30 01:36:03 2019
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(2,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 182047  inst.: 12914630 (ipc=15.4) sim_rate=82258 (inst/sec) elapsed = 0:0:02:37 / Wed Jan 30 01:36:04 2019
GPGPU-Sim uArch: cycles simulated: 183047  inst.: 12958006 (ipc=17.2) sim_rate=82012 (inst/sec) elapsed = 0:0:02:38 / Wed Jan 30 01:36:05 2019
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(12,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 184547  inst.: 13022678 (ipc=19.5) sim_rate=81903 (inst/sec) elapsed = 0:0:02:39 / Wed Jan 30 01:36:06 2019
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(2,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 185547  inst.: 13065862 (ipc=20.8) sim_rate=81661 (inst/sec) elapsed = 0:0:02:40 / Wed Jan 30 01:36:07 2019
GPGPU-Sim uArch: cycles simulated: 187047  inst.: 13112390 (ipc=21.6) sim_rate=81443 (inst/sec) elapsed = 0:0:02:41 / Wed Jan 30 01:36:08 2019
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(3,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 188547  inst.: 13163622 (ipc=22.5) sim_rate=81256 (inst/sec) elapsed = 0:0:02:42 / Wed Jan 30 01:36:09 2019
GPGPU-Sim uArch: cycles simulated: 189547  inst.: 13198726 (ipc=23.1) sim_rate=80973 (inst/sec) elapsed = 0:0:02:43 / Wed Jan 30 01:36:10 2019
GPGPU-Sim uArch: cycles simulated: 191047  inst.: 13251798 (ipc=23.9) sim_rate=80803 (inst/sec) elapsed = 0:0:02:44 / Wed Jan 30 01:36:11 2019
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(11,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 192547  inst.: 13304886 (ipc=24.5) sim_rate=80635 (inst/sec) elapsed = 0:0:02:45 / Wed Jan 30 01:36:12 2019
GPGPU-Sim uArch: cycles simulated: 193547  inst.: 13340710 (ipc=25.0) sim_rate=80365 (inst/sec) elapsed = 0:0:02:46 / Wed Jan 30 01:36:13 2019
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(10,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 195047  inst.: 13394790 (ipc=25.6) sim_rate=80208 (inst/sec) elapsed = 0:0:02:47 / Wed Jan 30 01:36:14 2019
GPGPU-Sim uArch: cycles simulated: 196047  inst.: 13431078 (ipc=26.0) sim_rate=79946 (inst/sec) elapsed = 0:0:02:48 / Wed Jan 30 01:36:15 2019
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(3,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 197547  inst.: 13479974 (ipc=26.3) sim_rate=79763 (inst/sec) elapsed = 0:0:02:49 / Wed Jan 30 01:36:16 2019
GPGPU-Sim uArch: cycles simulated: 199047  inst.: 13497638 (ipc=25.6) sim_rate=79397 (inst/sec) elapsed = 0:0:02:50 / Wed Jan 30 01:36:17 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (32342,167547), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (32430,167547), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (32456,167547), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (32458,167547), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (32466,167547), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (32480,167547), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (32486,167547), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (32497,167547), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (32502,167547), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (32511,167547), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (32518,167547), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (32523,167547), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (32533,167547), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 5.
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 8 
gpu_sim_cycle = 32534
gpu_sim_insn = 822848
gpu_ipc =      25.2919
gpu_tot_sim_cycle = 200081
gpu_tot_sim_insn = 13514086
gpu_tot_ipc =      67.5431
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 29367
gpu_stall_icnt2sh    = 45811
gpu_total_sim_rate=79494

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 273270
	L1I_total_cache_misses = 5291
	L1I_total_cache_miss_rate = 0.0194
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 3529
L1D_cache:
	L1D_cache_core[0]: Access = 125, Miss = 89, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 138, Miss = 119, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 155, Miss = 113, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[3]: Access = 158, Miss = 123, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[4]: Access = 151, Miss = 114, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 167, Miss = 110, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 127, Miss = 105, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 143, Miss = 122, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 97, Miss = 91, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 123, Miss = 75, Miss_rate = 0.610, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 130, Miss = 115, Miss_rate = 0.885, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[11]: Access = 87, Miss = 62, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 94, Miss = 89, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[13]: Access = 101, Miss = 95, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[14]: Access = 196, Miss = 137, Miss_rate = 0.699, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1992
	L1D_total_cache_misses = 1559
	L1D_total_cache_miss_rate = 0.7826
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 11
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 10500
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0016
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 382
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 566
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10483
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 51
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 993
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 267979
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5291
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3529
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
12503, 500, 500, 500, 500, 500, 500, 500, 500, 500, 500, 500, 500, 500, 500, 500, 500, 500, 500, 500, 500, 500, 500, 500, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 400, 
gpgpu_n_tot_thrd_icount = 16505344
gpgpu_n_tot_w_icount = 515792
gpgpu_n_stall_shd_mem = 171872
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 21890
gpgpu_n_mem_write_global = 8083
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 356352
gpgpu_n_store_insn = 129328
gpgpu_n_shmem_insn = 4268131
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 330336
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 86016
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 85856
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:187804	W0_Idle:1899349	W0_Scoreboard:1110217	W1:1131	W2:1059	W3:987	W4:915	W5:843	W6:771	W7:699	W8:627	W9:555	W10:483	W11:411	W12:339	W13:267	W14:195	W15:111	W16:168801	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:337598
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 175120 {8:21890,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 581976 {72:8083,}
traffic_breakdown_coretomem[INST_ACC_R] = 12592 {8:1574,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1612304 {72:21324,136:566,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 64664 {8:8083,}
traffic_breakdown_memtocore[INST_ACC_R] = 214064 {136:1574,}
maxmrqlatency = 190 
maxdqlatency = 0 
maxmflatency = 996 
averagemflatency = 266 
max_icnt2mem_latency = 1037 
max_icnt2sh_latency = 200080 
mrq_lat_table:1771 	78 	36 	80 	38 	33 	45 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	18136 	8802 	3050 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	15823 	4161 	3487 	2128 	2047 	3333 	582 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	7040 	10608 	4174 	83 	0 	0 	0 	0 	0 	0 	0 	15 	430 	3650 	3988 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	131 	35 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626     25733         0         0      1444      3430      8754      3990      9717      4091      9738      6778      9780      8269      9762     10428 
dram[1]:      2345     26474         0         0      2920      3400      4068      4001      4450      4093      7129      6754      8231      8647      9790     10496 
dram[2]:      4686     27218         0         0      2968       853      3992      9342      4093      9730      6782      9774      8271      9756     10430      9744 
dram[3]:      7006      6717         0         0      2926      2609      4003      4070      4095      4560      6756      7131      8649      8252     10498      9848 
dram[4]:      7637      8408         0         0      1762      2657      9047      3994      9723      4164      9768      6784      9786      8290      9750     10454 
dram[5]:      8346     11002         0         0      3388      2615      4066      4005      4448      4097      7127      6758      8227      8666      9786     10510 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        8779      7884     10362      4007     11054      1668      8549      1604      7394      1367      5181      1303
dram[1]:          0         0    none      none        8277      7695      4816      4328      1535      1605      1550      1553      1422      1419      1350      1290
dram[2]:          0         0    none      none        7988      8934      4628     10031      1551     11014      1601      8469      1370      7722      1303      5533
dram[3]:          0         0    none      none        7950      8916      5044      4142      1571      1611      1562      1457      1453      1424      1290      1337
dram[4]:          0         0    none      none        7908      9096      9756      3962     10826      1611      7595      1587      6059      1390      4599      1299
dram[5]:          0         0    none      none        8258      8774      4003      4296      1529      1600      1482      1558      1425      1421      1346      1294
maximum mf latency per bank:
dram[0]:        285         0         0         0       770       547       996       547       977       590       894       562       737       408       681       295
dram[1]:          0         0         0         0       514       580       737       569       566       649       664       450       389       388       388       285
dram[2]:          0         0         0         0       553       812       633       974       564       987       549       921       372       773       286       707
dram[3]:          0         0         0         0       541       622       639       619       420       612       434       609       402       395       288       356
dram[4]:          0         0         0         0       670       649       980       625       984       591       896       571       667       405       617       290
dram[5]:          0         0         0         0       547       639       633       570       615       505       565       447       414       387       433       296
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=200081 n_nop=199361 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.007017
n_activity=4651 dram_eff=0.3019
bk0: 14a 199991i bk1: 8a 200048i bk2: 0a 200079i bk3: 0a 200080i bk4: 20a 200028i bk5: 20a 200028i bk6: 64a 199921i bk7: 64a 199809i bk8: 64a 199921i bk9: 64a 199904i bk10: 64a 199941i bk11: 64a 199921i bk12: 64a 199940i bk13: 64a 199925i bk14: 64a 199914i bk15: 64a 199928i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00382845
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=200081 n_nop=199367 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.006997
n_activity=3863 dram_eff=0.3624
bk0: 12a 200040i bk1: 8a 200049i bk2: 0a 200078i bk3: 0a 200080i bk4: 20a 200027i bk5: 20a 200031i bk6: 64a 199879i bk7: 64a 199714i bk8: 64a 199932i bk9: 64a 199878i bk10: 64a 199924i bk11: 64a 199889i bk12: 64a 199925i bk13: 64a 199908i bk14: 64a 199921i bk15: 64a 199911i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0143842
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=200081 n_nop=199363 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.007037
n_activity=4518 dram_eff=0.3116
bk0: 12a 200042i bk1: 8a 200050i bk2: 0a 200077i bk3: 0a 200078i bk4: 20a 200024i bk5: 24a 200021i bk6: 64a 199913i bk7: 64a 199832i bk8: 64a 199932i bk9: 64a 199915i bk10: 64a 199921i bk11: 64a 199937i bk12: 64a 199937i bk13: 64a 199925i bk14: 64a 199934i bk15: 64a 199913i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0044432
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=200081 n_nop=199367 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.006997
n_activity=3938 dram_eff=0.3555
bk0: 8a 200048i bk1: 8a 200050i bk2: 0a 200080i bk3: 0a 200081i bk4: 20a 200031i bk5: 24a 200025i bk6: 64a 199864i bk7: 64a 199762i bk8: 64a 199912i bk9: 64a 199891i bk10: 64a 199919i bk11: 64a 199909i bk12: 64a 199924i bk13: 64a 199899i bk14: 64a 199922i bk15: 64a 199913i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0149689
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=200081 n_nop=199367 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.006997
n_activity=4515 dram_eff=0.3101
bk0: 8a 200051i bk1: 8a 200050i bk2: 0a 200077i bk3: 0a 200080i bk4: 20a 200029i bk5: 24a 200017i bk6: 64a 199925i bk7: 64a 199827i bk8: 64a 199921i bk9: 64a 199939i bk10: 64a 199941i bk11: 64a 199919i bk12: 64a 199938i bk13: 64a 199917i bk14: 64a 199912i bk15: 64a 199926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0032137
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=200081 n_nop=199367 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.006997
n_activity=3937 dram_eff=0.3556
bk0: 8a 200050i bk1: 8a 200051i bk2: 0a 200079i bk3: 0a 200081i bk4: 20a 200028i bk5: 24a 200019i bk6: 64a 199885i bk7: 64a 199720i bk8: 64a 199930i bk9: 64a 199902i bk10: 64a 199930i bk11: 64a 199898i bk12: 64a 199928i bk13: 64a 199916i bk14: 64a 199911i bk15: 64a 199905i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0144242

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4295, Miss = 177, Miss_rate = 0.041, Pending_hits = 37, Reservation_fails = 266
L2_cache_bank[1]: Access = 2001, Miss = 174, Miss_rate = 0.087, Pending_hits = 55, Reservation_fails = 95
L2_cache_bank[2]: Access = 2115, Miss = 176, Miss_rate = 0.083, Pending_hits = 56, Reservation_fails = 97
L2_cache_bank[3]: Access = 1999, Miss = 174, Miss_rate = 0.087, Pending_hits = 45, Reservation_fails = 190
L2_cache_bank[4]: Access = 2115, Miss = 176, Miss_rate = 0.083, Pending_hits = 55, Reservation_fails = 56
L2_cache_bank[5]: Access = 4342, Miss = 176, Miss_rate = 0.041, Pending_hits = 37, Reservation_fails = 190
L2_cache_bank[6]: Access = 2049, Miss = 174, Miss_rate = 0.085, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[7]: Access = 2147, Miss = 176, Miss_rate = 0.082, Pending_hits = 73, Reservation_fails = 190
L2_cache_bank[8]: Access = 4215, Miss = 174, Miss_rate = 0.041, Pending_hits = 31, Reservation_fails = 32
L2_cache_bank[9]: Access = 2142, Miss = 176, Miss_rate = 0.082, Pending_hits = 60, Reservation_fails = 190
L2_cache_bank[10]: Access = 2006, Miss = 174, Miss_rate = 0.087, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[11]: Access = 2136, Miss = 176, Miss_rate = 0.082, Pending_hits = 44, Reservation_fails = 190
L2_total_cache_accesses = 31562
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0666
L2_total_cache_pending_hits = 579
L2_total_cache_reservation_fails = 1496
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19316
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 526
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8083
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1467
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1496
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=82800
icnt_total_pkts_simt_to_mem=47728
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.6699
	minimum = 6
	maximum = 28
Network latency average = 7.62899
	minimum = 6
	maximum = 28
Slowest packet = 60244
Flit latency average = 6.38269
	minimum = 6
	maximum = 28
Slowest flit = 123934
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00328317
	minimum = 0 (at node 6)
	maximum = 0.00817606 (at node 20)
Accepted packet rate average = 0.00328317
	minimum = 0 (at node 6)
	maximum = 0.00817606 (at node 20)
Injected flit rate average = 0.00751123
	minimum = 0 (at node 6)
	maximum = 0.0230528 (at node 20)
Accepted flit rate average= 0.00751123
	minimum = 0 (at node 6)
	maximum = 0.0127866 (at node 20)
Injected packet length average = 2.28779
Accepted packet length average = 2.28779
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.7108 (8 samples)
	minimum = 6 (8 samples)
	maximum = 190.5 (8 samples)
Network latency average = 13.0972 (8 samples)
	minimum = 6 (8 samples)
	maximum = 124.125 (8 samples)
Flit latency average = 9.9774 (8 samples)
	minimum = 6 (8 samples)
	maximum = 122.625 (8 samples)
Fragmentation average = 0.00664323 (8 samples)
	minimum = 0 (8 samples)
	maximum = 37.125 (8 samples)
Injected packet rate average = 0.0225327 (8 samples)
	minimum = 0.017274 (8 samples)
	maximum = 0.0408161 (8 samples)
Accepted packet rate average = 0.0225327 (8 samples)
	minimum = 0.017274 (8 samples)
	maximum = 0.0408161 (8 samples)
Injected flit rate average = 0.0460183 (8 samples)
	minimum = 0.0261834 (8 samples)
	maximum = 0.115138 (8 samples)
Accepted flit rate average = 0.0460183 (8 samples)
	minimum = 0.0327416 (8 samples)
	maximum = 0.0639388 (8 samples)
Injected packet size average = 2.04229 (8 samples)
Accepted packet size average = 2.04229 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 50 sec (170 sec)
gpgpu_simulation_rate = 79494 (inst/sec)
gpgpu_simulation_rate = 1176 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401c40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (13,13,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,200081)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,200081)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,200081)
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,200081)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,200081)
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,200081)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,200081)
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,200081)
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,200081)
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,200081)
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,200081)
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,200081)
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,200081)
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,200081)
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,200081)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,200081)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,200081)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,200081)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,200081)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,200081)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,200081)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,200081)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,200081)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,200081)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,200081)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,200081)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,200081)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,200081)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,200081)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,200081)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,200081)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,200081)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,200081)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,200081)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,200081)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,200081)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,200081)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,200081)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,200081)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,200081)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,200081)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,200081)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,200081)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,200081)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,200081)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,200081)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,200081)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,200081)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,200081)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,200081)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,200081)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,200081)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,200081)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,200081)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,200081)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,200081)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,200081)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,200081)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,200081)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,200081)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,200081)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,200081)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,200081)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,200081)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,200081)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,200081)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,200081)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,200081)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,200081)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,200081)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,200081)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,200081)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,200081)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,200081)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,200081)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,200081)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,200081)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,200081)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,200081)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,200081)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,200081)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,200081)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,200081)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,200081)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,200081)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,200081)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,200081)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,200081)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,200081)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,200081)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(7,0,0) tid=(11,9,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(8,2,0) tid=(11,3,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(0,6,0) tid=(11,13,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(10,0,0) tid=(11,5,0)
GPGPU-Sim uArch: cycles simulated: 200581  inst.: 13891718 (ipc=755.3) sim_rate=80765 (inst/sec) elapsed = 0:0:02:52 / Wed Jan 30 01:36:19 2019
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(10,3,0) tid=(11,5,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(9,5,0) tid=(11,7,0)
GPGPU-Sim uArch: cycles simulated: 201081  inst.: 14128390 (ipc=614.3) sim_rate=81197 (inst/sec) elapsed = 0:0:02:54 / Wed Jan 30 01:36:21 2019
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(0,3,0) tid=(11,5,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(4,5,0) tid=(11,13,0)
GPGPU-Sim uArch: cycles simulated: 201581  inst.: 14277638 (ipc=509.0) sim_rate=81586 (inst/sec) elapsed = 0:0:02:55 / Wed Jan 30 01:36:22 2019
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(9,5,0) tid=(11,1,0)
GPGPU-Sim uArch: cycles simulated: 202081  inst.: 14374438 (ipc=430.2) sim_rate=81672 (inst/sec) elapsed = 0:0:02:56 / Wed Jan 30 01:36:23 2019
GPGPU-Sim uArch: cycles simulated: 202581  inst.: 14427622 (ipc=365.4) sim_rate=81511 (inst/sec) elapsed = 0:0:02:57 / Wed Jan 30 01:36:24 2019
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(12,5,0) tid=(11,15,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2694,200081), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2695,200081)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(5,1,0) tid=(11,5,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2983,200081), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2984,200081)
GPGPU-Sim uArch: cycles simulated: 203081  inst.: 14563174 (ipc=349.7) sim_rate=81358 (inst/sec) elapsed = 0:0:02:59 / Wed Jan 30 01:36:26 2019
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(2,2,0) tid=(11,1,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3391,200081), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(3392,200081)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(8,2,0) tid=(11,5,0)
GPGPU-Sim uArch: cycles simulated: 203581  inst.: 14799078 (ipc=367.1) sim_rate=82217 (inst/sec) elapsed = 0:0:03:00 / Wed Jan 30 01:36:27 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3577,200081), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3578,200081)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(6,3,0) tid=(11,3,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3582,200081), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3583,200081)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(8,2,0) tid=(11,9,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3869,200081), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(3870,200081)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(4,0,0) tid=(11,1,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3932,200081), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(3933,200081)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3980,200081), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(3981,200081)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3993,200081), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(3994,200081)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3994,200081), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3995,200081)
GPGPU-Sim uArch: cycles simulated: 204081  inst.: 15109318 (ipc=398.8) sim_rate=83018 (inst/sec) elapsed = 0:0:03:02 / Wed Jan 30 01:36:29 2019
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(10,1,0) tid=(11,15,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4059,200081), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(4060,200081)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4145,200081), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(4146,200081)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4186,200081), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(4187,200081)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4187,200081), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(4188,200081)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(12,7,0) tid=(11,9,0)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(10,5,0) tid=(11,5,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4445,200081), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(4446,200081)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4476,200081), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(4477,200081)
GPGPU-Sim uArch: cycles simulated: 204581  inst.: 15399142 (ipc=418.9) sim_rate=83690 (inst/sec) elapsed = 0:0:03:04 / Wed Jan 30 01:36:31 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4514,200081), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(4515,200081)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4556,200081), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(4557,200081)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4575,200081), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(4576,200081)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(2,6,0) tid=(11,9,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4597,200081), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(4598,200081)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (4602,200081), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4603,200081)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4616,200081), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(4617,200081)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4622,200081), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(4623,200081)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4636,200081), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(4637,200081)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (4640,200081), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4641,200081)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4645,200081), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(4646,200081)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (4658,200081), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4659,200081)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4663,200081), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(4664,200081)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4672,200081), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4673,200081)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4714,200081), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(4715,200081)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4720,200081), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(4721,200081)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(7,3,0) tid=(11,1,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4761,200081), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(4762,200081)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4769,200081), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(4770,200081)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4772,200081), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4772,200081), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4773,200081)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(4773,200081)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4780,200081), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4781,200081)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4782,200081), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(4783,200081)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4788,200081), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4789,200081)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (4825,200081), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4826,200081)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(6,9,0) tid=(11,9,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (4863,200081), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(4864,200081)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (4892,200081), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(4893,200081)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4900,200081), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(4901,200081)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4914,200081), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(4915,200081)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4917,200081), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4918,200081)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4933,200081), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(4934,200081)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4969,200081), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(4970,200081)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4976,200081), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(4977,200081)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(3,6,0) tid=(11,9,0)
GPGPU-Sim uArch: cycles simulated: 205081  inst.: 15755302 (ipc=448.2) sim_rate=84705 (inst/sec) elapsed = 0:0:03:06 / Wed Jan 30 01:36:33 2019
GPGPU-Sim uArch: Shader 13 finished CTA #4 (5024,200081), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5025,200081)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (5040,200081), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(5041,200081)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (5075,200081), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(5076,200081)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (5101,200081), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (5101,200081), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(5102,200081)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(5102,200081)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(10,4,0) tid=(11,5,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (5149,200081), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(5150,200081)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (5169,200081), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5170,200081)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (5184,200081), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (5184,200081), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(5185,200081)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(5185,200081)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (5216,200081), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(5217,200081)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (5222,200081), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5223,200081)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (5228,200081), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(5229,200081)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (5233,200081), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(5234,200081)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(9,6,0) tid=(11,1,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (5277,200081), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(5278,200081)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (5370,200081), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(5371,200081)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(1,7,0) tid=(11,13,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (5385,200081), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(5386,200081)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (5448,200081), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(5449,200081)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (5466,200081), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(5467,200081)
GPGPU-Sim uArch: cycles simulated: 205581  inst.: 16130662 (ipc=475.7) sim_rate=85801 (inst/sec) elapsed = 0:0:03:08 / Wed Jan 30 01:36:35 2019
GPGPU-Sim uArch: Shader 14 finished CTA #3 (5512,200081), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(5513,200081)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (5514,200081), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5515,200081)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(9,6,0) tid=(11,7,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (5527,200081), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(5528,200081)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (5556,200081), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(5557,200081)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (5571,200081), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5572,200081)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (5611,200081), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(5612,200081)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(9,9,0) tid=(11,3,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (5665,200081), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(5666,200081)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (5772,200081), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5773,200081)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(2,9,0) tid=(11,3,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (5825,200081), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5826,200081)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (5833,200081), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5834,200081)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (5895,200081), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(5896,200081)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(7,9,0) tid=(11,11,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5941,200081), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(5942,200081)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (5951,200081), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5952,200081)
GPGPU-Sim uArch: cycles simulated: 206081  inst.: 16491878 (ipc=496.3) sim_rate=86799 (inst/sec) elapsed = 0:0:03:10 / Wed Jan 30 01:36:37 2019
GPGPU-Sim uArch: Shader 5 finished CTA #5 (6015,200081), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6016,200081)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (6033,200081), 5 CTAs running
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(12,7,0) tid=(11,11,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (6107,200081), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (6121,200081), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (6198,200081), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (6202,200081), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (6219,200081), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (6248,200081), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (6284,200081), 4 CTAs running
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(6,12,0) tid=(11,13,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (6350,200081), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (6481,200081), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 206581  inst.: 16696422 (ipc=489.6) sim_rate=86960 (inst/sec) elapsed = 0:0:03:12 / Wed Jan 30 01:36:39 2019
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(7,8,0) tid=(11,1,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6622,200081), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6654,200081), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (6682,200081), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (6688,200081), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6688,200081), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6692,200081), 5 CTAs running
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(8,7,0) tid=(11,15,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (6902,200081), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (6921,200081), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (6942,200081), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (6975,200081), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6983,200081), 4 CTAs running
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(6,8,0) tid=(11,9,0)
GPGPU-Sim uArch: cycles simulated: 207081  inst.: 16953126 (ipc=491.3) sim_rate=87840 (inst/sec) elapsed = 0:0:03:13 / Wed Jan 30 01:36:40 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (7108,200081), 4 CTAs running
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(7,8,0) tid=(11,11,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (7186,200081), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (7284,200081), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (7293,200081), 3 CTAs running
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(5,9,0) tid=(11,1,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7357,200081), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (7443,200081), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (7458,200081), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (7481,200081), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (7492,200081), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 207581  inst.: 17243750 (ipc=497.3) sim_rate=88429 (inst/sec) elapsed = 0:0:03:15 / Wed Jan 30 01:36:42 2019
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(2,10,0) tid=(11,1,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (7548,200081), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (7604,200081), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (7637,200081), 4 CTAs running
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(7,10,0) tid=(11,7,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (7716,200081), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7728,200081), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (7729,200081), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (7736,200081), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (7791,200081), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (7795,200081), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (7826,200081), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (7852,200081), 3 CTAs running
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(11,10,0) tid=(11,9,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7862,200081), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (7862,200081), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7869,200081), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (7887,200081), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (7976,200081), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (7998,200081), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 208081  inst.: 17518502 (ipc=500.6) sim_rate=88926 (inst/sec) elapsed = 0:0:03:17 / Wed Jan 30 01:36:44 2019
GPGPU-Sim uArch: Shader 2 finished CTA #3 (8044,200081), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (8044,200081), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8049,200081), 2 CTAs running
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(2,11,0) tid=(11,11,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (8091,200081), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (8161,200081), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (8171,200081), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (8173,200081), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (8180,200081), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (8215,200081), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (8249,200081), 2 CTAs running
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(8,11,0) tid=(11,15,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (8267,200081), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (8322,200081), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (8337,200081), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (8338,200081), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (8414,200081), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (8456,200081), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (8474,200081), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (8482,200081), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 208581  inst.: 17750726 (ipc=498.4) sim_rate=89650 (inst/sec) elapsed = 0:0:03:18 / Wed Jan 30 01:36:45 2019
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(6,12,0) tid=(11,5,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (8502,200081), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (8502,200081), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (8520,200081), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (8538,200081), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (8601,200081), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 9 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (8694,200081), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (8710,200081), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (8731,200081), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (8764,200081), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 9 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (8778,200081), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 9 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (8797,200081), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 9 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (8848,200081), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (8861,200081), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 9 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (8894,200081), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (8910,200081), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 9 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (8930,200081), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 9 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (8938,200081), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (8940,200081), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 9 '_Z12lud_internalPfii').
GPGPU-Sim uArch: cycles simulated: 209081  inst.: 17821222 (ipc=478.6) sim_rate=89553 (inst/sec) elapsed = 0:0:03:19 / Wed Jan 30 01:36:46 2019
GPGPU-Sim uArch: Shader 11 finished CTA #5 (9036,200081), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 9 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (9070,200081), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 9 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (9078,200081), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 9 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (9143,200081), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (9307,200081), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 9 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (9474,200081), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 9 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (9785,200081), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 9 '_Z12lud_internalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 5.
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 9 
gpu_sim_cycle = 9786
gpu_sim_insn = 4326400
gpu_ipc =     442.1010
gpu_tot_sim_cycle = 209867
gpu_tot_sim_insn = 17840486
gpu_tot_ipc =      85.0085
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 40274
gpu_stall_icnt2sh    = 65010
gpu_total_sim_rate=89650

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 342546
	L1I_total_cache_misses = 6967
	L1I_total_cache_miss_rate = 0.0203
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4453
L1D_cache:
	L1D_cache_core[0]: Access = 135, Miss = 99, Miss_rate = 0.733, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 139, Miss = 120, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 155, Miss = 113, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[3]: Access = 166, Miss = 131, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[4]: Access = 164, Miss = 127, Miss_rate = 0.774, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 172, Miss = 115, Miss_rate = 0.669, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 156, Miss = 134, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 146, Miss = 125, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 101, Miss = 95, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 125, Miss = 77, Miss_rate = 0.616, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 130, Miss = 115, Miss_rate = 0.885, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[11]: Access = 87, Miss = 62, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 94, Miss = 89, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[13]: Access = 103, Miss = 97, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[14]: Access = 196, Miss = 137, Miss_rate = 0.699, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2069
	L1D_total_cache_misses = 1636
	L1D_total_cache_miss_rate = 0.7907
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 11
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 14556
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0012
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 382
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 569
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14539
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 51
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1067
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 335579
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6967
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4453
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
12703, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 
gpgpu_n_tot_thrd_icount = 20831744
gpgpu_n_tot_w_icount = 650992
gpgpu_n_stall_shd_mem = 206026
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 30002
gpgpu_n_mem_write_global = 10787
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 486144
gpgpu_n_store_insn = 172592
gpgpu_n_shmem_insn = 5739107
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 460128
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 86016
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 120010
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:263159	W0_Idle:1912642	W0_Scoreboard:1156849	W1:1131	W2:1059	W3:987	W4:915	W5:843	W6:771	W7:699	W8:627	W9:555	W10:483	W11:411	W12:339	W13:267	W14:195	W15:111	W16:168801	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:472798
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 240016 {8:30002,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 776664 {72:10787,}
traffic_breakdown_coretomem[INST_ACC_R] = 13272 {8:1659,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2196560 {72:29433,136:569,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86296 {8:10787,}
traffic_breakdown_memtocore[INST_ACC_R] = 225624 {136:1659,}
maxmrqlatency = 190 
maxdqlatency = 0 
maxmflatency = 1002 
averagemflatency = 265 
max_icnt2mem_latency = 1037 
max_icnt2sh_latency = 209866 
mrq_lat_table:1771 	78 	36 	80 	38 	33 	45 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	25290 	11191 	4323 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	20923 	5875 	4679 	2927 	2640 	4657 	761 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	9014 	14638 	6169 	196 	0 	0 	0 	0 	0 	0 	0 	15 	430 	3650 	6692 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	144 	40 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626     25733         0         0      1444      3430      8754      3990      9717      4091      9738      6778      9780      8269      9762     10428 
dram[1]:      2345     26474         0         0      2920      3400      4068      4001      4450      4093      7129      6754      8231      8647      9790     10496 
dram[2]:      4686     27218         0         0      2968       853      3992      9342      4093      9730      6782      9774      8271      9756     10430      9744 
dram[3]:      7006      6717         0         0      2926      2609      4003      4070      4095      4560      6756      7131      8649      8252     10498      9848 
dram[4]:      7637      8408         0         0      1762      2657      9047      3994      9723      4164      9768      6784      9786      8290      9750     10454 
dram[5]:      8346     11002         0         0      3388      2615      4066      4005      4448      4097      7127      6758      8227      8666      9786     10510 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        8779      7884     11971      7401     14914      2484     12586      2316      9077      1988      7044      1879
dram[1]:          0         0    none      none        8277      7695      7127      7753      2437      2294      2237      2284      2064      2023      1923      1865
dram[2]:          0         0    none      none        7988      8934      7184     11875      2354     14947      2315     12777      1992      9680      1881      7648
dram[3]:          0         0    none      none        7950      8916      7399      6613      2259      2517      2205      2158      2053      2063      1863      1911
dram[4]:          0         0    none      none        7908      9096     11410      6570     14350      2416     11477      2296      7903      1996      6723      1875
dram[5]:          0         0    none      none        8258      8774      7043      7092      2333      2250      2140      2235      2070      2026      1922      1869
maximum mf latency per bank:
dram[0]:        285         0         0         0       770       547       996       715      1002       590       984       562       737       408       681       295
dram[1]:          0         0         0         0       514       580       737       779       566       649       664       474       389       388       388       285
dram[2]:          0         0         0         0       553       812       633       974       564       987       549       950       372       773       286       707
dram[3]:          0         0         0         0       541       622       639       639       420       612       434       609       402       395       288       356
dram[4]:          0         0         0         0       670       649       980       635       984       591       896       571       668       405       626       290
dram[5]:          0         0         0         0       547       639       730       721       615       505       565       476       414       387       433       296
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=209867 n_nop=209147 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.00669
n_activity=4651 dram_eff=0.3019
bk0: 14a 209777i bk1: 8a 209834i bk2: 0a 209865i bk3: 0a 209866i bk4: 20a 209814i bk5: 20a 209814i bk6: 64a 209707i bk7: 64a 209595i bk8: 64a 209707i bk9: 64a 209690i bk10: 64a 209727i bk11: 64a 209707i bk12: 64a 209726i bk13: 64a 209711i bk14: 64a 209700i bk15: 64a 209714i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00364993
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=209867 n_nop=209153 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.006671
n_activity=3863 dram_eff=0.3624
bk0: 12a 209826i bk1: 8a 209835i bk2: 0a 209864i bk3: 0a 209866i bk4: 20a 209813i bk5: 20a 209817i bk6: 64a 209665i bk7: 64a 209500i bk8: 64a 209718i bk9: 64a 209664i bk10: 64a 209710i bk11: 64a 209675i bk12: 64a 209711i bk13: 64a 209694i bk14: 64a 209707i bk15: 64a 209697i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0137134
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=209867 n_nop=209149 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.006709
n_activity=4518 dram_eff=0.3116
bk0: 12a 209828i bk1: 8a 209836i bk2: 0a 209863i bk3: 0a 209864i bk4: 20a 209810i bk5: 24a 209807i bk6: 64a 209699i bk7: 64a 209618i bk8: 64a 209718i bk9: 64a 209701i bk10: 64a 209707i bk11: 64a 209723i bk12: 64a 209723i bk13: 64a 209711i bk14: 64a 209720i bk15: 64a 209699i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00423602
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=209867 n_nop=209153 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.006671
n_activity=3938 dram_eff=0.3555
bk0: 8a 209834i bk1: 8a 209836i bk2: 0a 209866i bk3: 0a 209867i bk4: 20a 209817i bk5: 24a 209811i bk6: 64a 209650i bk7: 64a 209548i bk8: 64a 209698i bk9: 64a 209677i bk10: 64a 209705i bk11: 64a 209695i bk12: 64a 209710i bk13: 64a 209685i bk14: 64a 209708i bk15: 64a 209699i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0142709
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=209867 n_nop=209153 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.006671
n_activity=4515 dram_eff=0.3101
bk0: 8a 209837i bk1: 8a 209836i bk2: 0a 209863i bk3: 0a 209866i bk4: 20a 209815i bk5: 24a 209803i bk6: 64a 209711i bk7: 64a 209613i bk8: 64a 209707i bk9: 64a 209725i bk10: 64a 209727i bk11: 64a 209705i bk12: 64a 209724i bk13: 64a 209703i bk14: 64a 209698i bk15: 64a 209712i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00306385
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=209867 n_nop=209153 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.006671
n_activity=3937 dram_eff=0.3556
bk0: 8a 209836i bk1: 8a 209837i bk2: 0a 209865i bk3: 0a 209867i bk4: 20a 209814i bk5: 24a 209805i bk6: 64a 209671i bk7: 64a 209506i bk8: 64a 209716i bk9: 64a 209688i bk10: 64a 209716i bk11: 64a 209684i bk12: 64a 209714i bk13: 64a 209702i bk14: 64a 209697i bk15: 64a 209691i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0137516

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5423, Miss = 177, Miss_rate = 0.033, Pending_hits = 37, Reservation_fails = 266
L2_cache_bank[1]: Access = 2865, Miss = 174, Miss_rate = 0.061, Pending_hits = 55, Reservation_fails = 95
L2_cache_bank[2]: Access = 2955, Miss = 176, Miss_rate = 0.060, Pending_hits = 56, Reservation_fails = 97
L2_cache_bank[3]: Access = 2863, Miss = 174, Miss_rate = 0.061, Pending_hits = 45, Reservation_fails = 190
L2_cache_bank[4]: Access = 2955, Miss = 176, Miss_rate = 0.060, Pending_hits = 55, Reservation_fails = 56
L2_cache_bank[5]: Access = 5457, Miss = 176, Miss_rate = 0.032, Pending_hits = 37, Reservation_fails = 190
L2_cache_bank[6]: Access = 2861, Miss = 174, Miss_rate = 0.061, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[7]: Access = 2967, Miss = 176, Miss_rate = 0.059, Pending_hits = 73, Reservation_fails = 190
L2_cache_bank[8]: Access = 5328, Miss = 174, Miss_rate = 0.033, Pending_hits = 31, Reservation_fails = 32
L2_cache_bank[9]: Access = 2962, Miss = 176, Miss_rate = 0.059, Pending_hits = 60, Reservation_fails = 190
L2_cache_bank[10]: Access = 2870, Miss = 174, Miss_rate = 0.061, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[11]: Access = 2957, Miss = 176, Miss_rate = 0.060, Pending_hits = 44, Reservation_fails = 190
L2_total_cache_accesses = 42463
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0495
L2_total_cache_pending_hits = 579
L2_total_cache_reservation_fails = 1496
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27428
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 526
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10787
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1552
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1496
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=110271
icnt_total_pkts_simt_to_mem=64037
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 45.8924
	minimum = 6
	maximum = 748
Network latency average = 28.3491
	minimum = 6
	maximum = 418
Slowest packet = 64200
Flit latency average = 20.3704
	minimum = 6
	maximum = 418
Slowest flit = 136439
Fragmentation average = 0.00665077
	minimum = 0
	maximum = 67
Injected packet rate average = 0.0825139
	minimum = 0.0660127 (at node 3)
	maximum = 0.115267 (at node 15)
Accepted packet rate average = 0.0825139
	minimum = 0.0660127 (at node 3)
	maximum = 0.115267 (at node 15)
Injected flit rate average = 0.165694
	minimum = 0.0987124 (at node 3)
	maximum = 0.337421 (at node 15)
Accepted flit rate average= 0.165694
	minimum = 0.127836 (at node 23)
	maximum = 0.212549 (at node 6)
Injected packet length average = 2.00807
Accepted packet length average = 2.00807
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.8421 (9 samples)
	minimum = 6 (9 samples)
	maximum = 252.444 (9 samples)
Network latency average = 14.7918 (9 samples)
	minimum = 6 (9 samples)
	maximum = 156.778 (9 samples)
Flit latency average = 11.1322 (9 samples)
	minimum = 6 (9 samples)
	maximum = 155.444 (9 samples)
Fragmentation average = 0.00664407 (9 samples)
	minimum = 0 (9 samples)
	maximum = 40.4444 (9 samples)
Injected packet rate average = 0.0291973 (9 samples)
	minimum = 0.0226894 (9 samples)
	maximum = 0.0490884 (9 samples)
Accepted packet rate average = 0.0291973 (9 samples)
	minimum = 0.0226894 (9 samples)
	maximum = 0.0490884 (9 samples)
Injected flit rate average = 0.0593156 (9 samples)
	minimum = 0.0342422 (9 samples)
	maximum = 0.139836 (9 samples)
Accepted flit rate average = 0.0593156 (9 samples)
	minimum = 0.0433076 (9 samples)
	maximum = 0.080451 (9 samples)
Injected packet size average = 2.03155 (9 samples)
Accepted packet size average = 2.03155 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 19 sec (199 sec)
gpgpu_simulation_rate = 89650 (inst/sec)
gpgpu_simulation_rate = 1054 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401d40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,209867)
GPGPU-Sim uArch: cycles simulated: 211867  inst.: 17841270 (ipc= 0.4) sim_rate=89206 (inst/sec) elapsed = 0:0:03:20 / Wed Jan 30 01:36:47 2019
GPGPU-Sim uArch: cycles simulated: 215867  inst.: 17846240 (ipc= 1.0) sim_rate=88787 (inst/sec) elapsed = 0:0:03:21 / Wed Jan 30 01:36:48 2019
GPGPU-Sim uArch: cycles simulated: 219867  inst.: 17854352 (ipc= 1.4) sim_rate=88387 (inst/sec) elapsed = 0:0:03:22 / Wed Jan 30 01:36:49 2019
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(0,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 223867  inst.: 17859909 (ipc= 1.4) sim_rate=87979 (inst/sec) elapsed = 0:0:03:23 / Wed Jan 30 01:36:50 2019
GPGPU-Sim uArch: cycles simulated: 227867  inst.: 17863594 (ipc= 1.3) sim_rate=87566 (inst/sec) elapsed = 0:0:03:24 / Wed Jan 30 01:36:51 2019
GPGPU-Sim uArch: cycles simulated: 231867  inst.: 17865608 (ipc= 1.1) sim_rate=87149 (inst/sec) elapsed = 0:0:03:25 / Wed Jan 30 01:36:52 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (23037,209867), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 10 '_Z12lud_diagonalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 6.
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 10 
gpu_sim_cycle = 23038
gpu_sim_insn = 26018
gpu_ipc =       1.1294
gpu_tot_sim_cycle = 232905
gpu_tot_sim_insn = 17866504
gpu_tot_ipc =      76.7116
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 40274
gpu_stall_icnt2sh    = 65010
gpu_total_sim_rate=87153

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 344592
	L1I_total_cache_misses = 6984
	L1I_total_cache_miss_rate = 0.0203
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4453
L1D_cache:
	L1D_cache_core[0]: Access = 135, Miss = 99, Miss_rate = 0.733, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 139, Miss = 120, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 155, Miss = 113, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[3]: Access = 166, Miss = 131, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[4]: Access = 164, Miss = 127, Miss_rate = 0.774, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 172, Miss = 115, Miss_rate = 0.669, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 156, Miss = 134, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 146, Miss = 125, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 101, Miss = 95, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 125, Miss = 77, Miss_rate = 0.616, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 130, Miss = 115, Miss_rate = 0.885, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[11]: Access = 87, Miss = 62, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 94, Miss = 89, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[13]: Access = 103, Miss = 97, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[14]: Access = 196, Miss = 137, Miss_rate = 0.699, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2069
	L1D_total_cache_misses = 1636
	L1D_total_cache_miss_rate = 0.7907
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 11
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 14562
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0012
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 382
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 569
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14545
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 51
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1067
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 337608
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6984
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4453
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
12703, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 
gpgpu_n_tot_thrd_icount = 20948544
gpgpu_n_tot_w_icount = 654642
gpgpu_n_stall_shd_mem = 206572
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 30018
gpgpu_n_mem_write_global = 10802
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 486400
gpgpu_n_store_insn = 172832
gpgpu_n_shmem_insn = 5743908
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 460224
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 86562
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 120010
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:263159	W0_Idle:1940525	W0_Scoreboard:1171420	W1:1508	W2:1412	W3:1316	W4:1220	W5:1124	W6:1028	W7:932	W8:836	W9:740	W10:644	W11:548	W12:452	W13:356	W14:260	W15:148	W16:169320	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:472798
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 240144 {8:30018,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 777744 {72:10802,}
traffic_breakdown_coretomem[INST_ACC_R] = 13408 {8:1676,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2197712 {72:29449,136:569,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86416 {8:10802,}
traffic_breakdown_memtocore[INST_ACC_R] = 227936 {136:1676,}
maxmrqlatency = 190 
maxdqlatency = 0 
maxmflatency = 1002 
averagemflatency = 265 
max_icnt2mem_latency = 1037 
max_icnt2sh_latency = 232904 
mrq_lat_table:1771 	78 	36 	80 	38 	33 	45 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	25321 	11191 	4323 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	20971 	5875 	4679 	2927 	2640 	4657 	761 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	9030 	14638 	6169 	196 	0 	0 	0 	0 	0 	0 	0 	15 	430 	3650 	6707 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	156 	40 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626     25733         0         0      1444      3430      8754      3990      9717      4091      9738      6778      9780      8269      9762     10428 
dram[1]:      2345     26474         0         0      2920      3400      4068      4001      4450      4093      7129      6754      8231      8647      9790     10496 
dram[2]:      4686     27218         0         0      2968       853      3992      9342      4093      9730      6782      9774      8271      9756     10430      9744 
dram[3]:      7006      6717         0         0      2926      2609      4003      4070      4095      4560      6756      7131      8649      8252     10498      9848 
dram[4]:      7637      8408         0         0      1762      2657      9047      3994      9723      4164      9768      6784      9786      8290      9750     10454 
dram[5]:      8346     11002         0         0      3388      2615      4066      4005      4448      4097      7127      6758      8227      8666      9786     10510 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        8779      7884     12014      7401     14914      2484     12586      2316      9077      1988      7044      1879
dram[1]:          0         0    none      none        8277      7695      7127      7753      2437      2294      2237      2284      2064      2023      1923      1865
dram[2]:          0         0    none      none        7988      8934      7184     11923      2354     14947      2315     12777      1992      9680      1881      7648
dram[3]:          0         0    none      none        7950      8916      7399      6613      2259      2517      2205      2158      2053      2063      1863      1911
dram[4]:          0         0    none      none        7908      9096     11454      6570     14350      2416     11477      2296      7903      1996      6723      1875
dram[5]:          0         0    none      none        8258      8774      7043      7092      2333      2250      2140      2235      2070      2026      1922      1869
maximum mf latency per bank:
dram[0]:        285         0         0         0       770       547       996       715      1002       590       984       562       737       408       681       295
dram[1]:          0         0         0         0       514       580       737       779       566       649       664       474       389       388       388       285
dram[2]:          0         0         0         0       553       812       633       974       564       987       549       950       372       773       286       707
dram[3]:          0         0         0         0       541       622       639       639       420       612       434       609       402       395       288       356
dram[4]:          0         0         0         0       670       649       980       635       984       591       896       571       668       405       626       290
dram[5]:          0         0         0         0       547       639       730       721       615       505       565       476       414       387       433       296
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=232905 n_nop=232185 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.006028
n_activity=4651 dram_eff=0.3019
bk0: 14a 232815i bk1: 8a 232872i bk2: 0a 232903i bk3: 0a 232904i bk4: 20a 232852i bk5: 20a 232852i bk6: 64a 232745i bk7: 64a 232633i bk8: 64a 232745i bk9: 64a 232728i bk10: 64a 232765i bk11: 64a 232745i bk12: 64a 232764i bk13: 64a 232749i bk14: 64a 232738i bk15: 64a 232752i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00328889
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=232905 n_nop=232191 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.006011
n_activity=3863 dram_eff=0.3624
bk0: 12a 232864i bk1: 8a 232873i bk2: 0a 232902i bk3: 0a 232904i bk4: 20a 232851i bk5: 20a 232855i bk6: 64a 232703i bk7: 64a 232538i bk8: 64a 232756i bk9: 64a 232702i bk10: 64a 232748i bk11: 64a 232713i bk12: 64a 232749i bk13: 64a 232732i bk14: 64a 232745i bk15: 64a 232735i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.012357
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=232905 n_nop=232187 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.006045
n_activity=4518 dram_eff=0.3116
bk0: 12a 232866i bk1: 8a 232874i bk2: 0a 232901i bk3: 0a 232902i bk4: 20a 232848i bk5: 24a 232845i bk6: 64a 232737i bk7: 64a 232656i bk8: 64a 232756i bk9: 64a 232739i bk10: 64a 232745i bk11: 64a 232761i bk12: 64a 232761i bk13: 64a 232749i bk14: 64a 232758i bk15: 64a 232737i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00381701
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=232905 n_nop=232191 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.006011
n_activity=3938 dram_eff=0.3555
bk0: 8a 232872i bk1: 8a 232874i bk2: 0a 232904i bk3: 0a 232905i bk4: 20a 232855i bk5: 24a 232849i bk6: 64a 232688i bk7: 64a 232586i bk8: 64a 232736i bk9: 64a 232715i bk10: 64a 232743i bk11: 64a 232733i bk12: 64a 232748i bk13: 64a 232723i bk14: 64a 232746i bk15: 64a 232737i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0128593
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=232905 n_nop=232191 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.006011
n_activity=4515 dram_eff=0.3101
bk0: 8a 232875i bk1: 8a 232874i bk2: 0a 232901i bk3: 0a 232904i bk4: 20a 232853i bk5: 24a 232841i bk6: 64a 232749i bk7: 64a 232651i bk8: 64a 232745i bk9: 64a 232763i bk10: 64a 232765i bk11: 64a 232743i bk12: 64a 232762i bk13: 64a 232741i bk14: 64a 232736i bk15: 64a 232750i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00276078
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=232905 n_nop=232191 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.006011
n_activity=3937 dram_eff=0.3556
bk0: 8a 232874i bk1: 8a 232875i bk2: 0a 232903i bk3: 0a 232905i bk4: 20a 232852i bk5: 24a 232843i bk6: 64a 232709i bk7: 64a 232544i bk8: 64a 232754i bk9: 64a 232726i bk10: 64a 232754i bk11: 64a 232722i bk12: 64a 232752i bk13: 64a 232740i bk14: 64a 232735i bk15: 64a 232729i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0123913

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5435, Miss = 177, Miss_rate = 0.033, Pending_hits = 37, Reservation_fails = 266
L2_cache_bank[1]: Access = 2867, Miss = 174, Miss_rate = 0.061, Pending_hits = 55, Reservation_fails = 95
L2_cache_bank[2]: Access = 2957, Miss = 176, Miss_rate = 0.060, Pending_hits = 56, Reservation_fails = 97
L2_cache_bank[3]: Access = 2865, Miss = 174, Miss_rate = 0.061, Pending_hits = 45, Reservation_fails = 190
L2_cache_bank[4]: Access = 2957, Miss = 176, Miss_rate = 0.060, Pending_hits = 55, Reservation_fails = 56
L2_cache_bank[5]: Access = 5469, Miss = 176, Miss_rate = 0.032, Pending_hits = 37, Reservation_fails = 190
L2_cache_bank[6]: Access = 2863, Miss = 174, Miss_rate = 0.061, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[7]: Access = 2967, Miss = 176, Miss_rate = 0.059, Pending_hits = 73, Reservation_fails = 190
L2_cache_bank[8]: Access = 5340, Miss = 174, Miss_rate = 0.033, Pending_hits = 31, Reservation_fails = 32
L2_cache_bank[9]: Access = 2962, Miss = 176, Miss_rate = 0.059, Pending_hits = 60, Reservation_fails = 190
L2_cache_bank[10]: Access = 2872, Miss = 174, Miss_rate = 0.061, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[11]: Access = 2957, Miss = 176, Miss_rate = 0.060, Pending_hits = 44, Reservation_fails = 190
L2_total_cache_accesses = 42511
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0495
L2_total_cache_pending_hits = 579
L2_total_cache_reservation_fails = 1496
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27444
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 526
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10802
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1569
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1496
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=110419
icnt_total_pkts_simt_to_mem=64115
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.35417
	minimum = 6
	maximum = 10
Network latency average = 7.35417
	minimum = 6
	maximum = 10
Slowest packet = 84927
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 174308
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000154334
	minimum = 0 (at node 0)
	maximum = 0.00208351 (at node 6)
Accepted packet rate average = 0.000154334
	minimum = 0 (at node 0)
	maximum = 0.00208351 (at node 6)
Injected flit rate average = 0.000363329
	minimum = 0 (at node 0)
	maximum = 0.00338571 (at node 6)
Accepted flit rate average= 0.000363329
	minimum = 0 (at node 0)
	maximum = 0.00642417 (at node 6)
Injected packet length average = 2.35417
Accepted packet length average = 2.35417
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.4933 (10 samples)
	minimum = 6 (10 samples)
	maximum = 228.2 (10 samples)
Network latency average = 14.0481 (10 samples)
	minimum = 6 (10 samples)
	maximum = 142.1 (10 samples)
Flit latency average = 10.619 (10 samples)
	minimum = 6 (10 samples)
	maximum = 140.5 (10 samples)
Fragmentation average = 0.00597966 (10 samples)
	minimum = 0 (10 samples)
	maximum = 36.4 (10 samples)
Injected packet rate average = 0.026293 (10 samples)
	minimum = 0.0204205 (10 samples)
	maximum = 0.0443879 (10 samples)
Accepted packet rate average = 0.026293 (10 samples)
	minimum = 0.0204205 (10 samples)
	maximum = 0.0443879 (10 samples)
Injected flit rate average = 0.0534204 (10 samples)
	minimum = 0.0308179 (10 samples)
	maximum = 0.126191 (10 samples)
Accepted flit rate average = 0.0534204 (10 samples)
	minimum = 0.0389768 (10 samples)
	maximum = 0.0730483 (10 samples)
Injected packet size average = 2.03174 (10 samples)
Accepted packet size average = 2.03174 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 25 sec (205 sec)
gpgpu_simulation_rate = 87153 (inst/sec)
gpgpu_simulation_rate = 1136 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401cc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (12,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,232905)
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,232905)
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,232905)
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,232905)
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,232905)
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,232905)
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,232905)
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,232905)
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,232905)
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,232905)
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,232905)
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,232905)
GPGPU-Sim uArch: cycles simulated: 233905  inst.: 17874808 (ipc= 8.3) sim_rate=86770 (inst/sec) elapsed = 0:0:03:26 / Wed Jan 30 01:36:53 2019
GPGPU-Sim uArch: cycles simulated: 235405  inst.: 17880632 (ipc= 5.7) sim_rate=86379 (inst/sec) elapsed = 0:0:03:27 / Wed Jan 30 01:36:54 2019
GPGPU-Sim uArch: cycles simulated: 236905  inst.: 17888264 (ipc= 5.4) sim_rate=86001 (inst/sec) elapsed = 0:0:03:28 / Wed Jan 30 01:36:55 2019
GPGPU-Sim uArch: cycles simulated: 238405  inst.: 17894984 (ipc= 5.2) sim_rate=85621 (inst/sec) elapsed = 0:0:03:29 / Wed Jan 30 01:36:56 2019
GPGPU-Sim uArch: cycles simulated: 239905  inst.: 17902296 (ipc= 5.1) sim_rate=85249 (inst/sec) elapsed = 0:0:03:30 / Wed Jan 30 01:36:57 2019
GPGPU-Sim uArch: cycles simulated: 241405  inst.: 17908744 (ipc= 5.0) sim_rate=84875 (inst/sec) elapsed = 0:0:03:31 / Wed Jan 30 01:36:58 2019
GPGPU-Sim uArch: cycles simulated: 242905  inst.: 17914696 (ipc= 4.8) sim_rate=84503 (inst/sec) elapsed = 0:0:03:32 / Wed Jan 30 01:36:59 2019
GPGPU-Sim uArch: cycles simulated: 243905  inst.: 17932472 (ipc= 6.0) sim_rate=84190 (inst/sec) elapsed = 0:0:03:33 / Wed Jan 30 01:37:00 2019
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(10,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 245405  inst.: 17992472 (ipc=10.1) sim_rate=84076 (inst/sec) elapsed = 0:0:03:34 / Wed Jan 30 01:37:01 2019
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(4,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 246905  inst.: 18052248 (ipc=13.3) sim_rate=83963 (inst/sec) elapsed = 0:0:03:35 / Wed Jan 30 01:37:02 2019
GPGPU-Sim uArch: cycles simulated: 247905  inst.: 18092184 (ipc=15.0) sim_rate=83760 (inst/sec) elapsed = 0:0:03:36 / Wed Jan 30 01:37:03 2019
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(2,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 249405  inst.: 18151944 (ipc=17.3) sim_rate=83649 (inst/sec) elapsed = 0:0:03:37 / Wed Jan 30 01:37:04 2019
GPGPU-Sim uArch: cycles simulated: 250905  inst.: 18211720 (ipc=19.2) sim_rate=83540 (inst/sec) elapsed = 0:0:03:38 / Wed Jan 30 01:37:05 2019
GPGPU-Sim uArch: cycles simulated: 251905  inst.: 18242920 (ipc=19.8) sim_rate=83301 (inst/sec) elapsed = 0:0:03:39 / Wed Jan 30 01:37:06 2019
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(10,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 253405  inst.: 18286168 (ipc=20.5) sim_rate=83118 (inst/sec) elapsed = 0:0:03:40 / Wed Jan 30 01:37:07 2019
GPGPU-Sim uArch: cycles simulated: 254905  inst.: 18334408 (ipc=21.3) sim_rate=82961 (inst/sec) elapsed = 0:0:03:41 / Wed Jan 30 01:37:08 2019
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(8,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 256405  inst.: 18383368 (ipc=22.0) sim_rate=82807 (inst/sec) elapsed = 0:0:03:42 / Wed Jan 30 01:37:09 2019
GPGPU-Sim uArch: cycles simulated: 257905  inst.: 18432392 (ipc=22.6) sim_rate=82656 (inst/sec) elapsed = 0:0:03:43 / Wed Jan 30 01:37:10 2019
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(1,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 258905  inst.: 18465576 (ipc=23.0) sim_rate=82435 (inst/sec) elapsed = 0:0:03:44 / Wed Jan 30 01:37:11 2019
GPGPU-Sim uArch: cycles simulated: 260405  inst.: 18515464 (ipc=23.6) sim_rate=82290 (inst/sec) elapsed = 0:0:03:45 / Wed Jan 30 01:37:12 2019
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(7,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 261905  inst.: 18564872 (ipc=24.1) sim_rate=82145 (inst/sec) elapsed = 0:0:03:46 / Wed Jan 30 01:37:13 2019
GPGPU-Sim uArch: cycles simulated: 263405  inst.: 18598520 (ipc=24.0) sim_rate=81931 (inst/sec) elapsed = 0:0:03:47 / Wed Jan 30 01:37:14 2019
GPGPU-Sim uArch: cycles simulated: 264905  inst.: 18617864 (ipc=23.5) sim_rate=81657 (inst/sec) elapsed = 0:0:03:48 / Wed Jan 30 01:37:15 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (32333,232905), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 11 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (32432,232905), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 11 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (32447,232905), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 11 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (32453,232905), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 11 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (32467,232905), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 11 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (32477,232905), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 11 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (32483,232905), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 11 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (32497,232905), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 11 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (32506,232905), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 11 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (32515,232905), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 11 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (32524,232905), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 11 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (32533,232905), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 11 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 3.
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 11 
gpu_sim_cycle = 32534
gpu_sim_insn = 759552
gpu_ipc =      23.3464
gpu_tot_sim_cycle = 265439
gpu_tot_sim_insn = 18626056
gpu_tot_ipc =      70.1708
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 40274
gpu_stall_icnt2sh    = 65096
gpu_total_sim_rate=81693

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 371687
	L1I_total_cache_misses = 7367
	L1I_total_cache_miss_rate = 0.0198
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4453
L1D_cache:
	L1D_cache_core[0]: Access = 137, Miss = 100, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 139, Miss = 120, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 157, Miss = 115, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[3]: Access = 166, Miss = 131, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[4]: Access = 164, Miss = 127, Miss_rate = 0.774, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 172, Miss = 115, Miss_rate = 0.669, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 156, Miss = 134, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 146, Miss = 125, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 101, Miss = 95, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 125, Miss = 77, Miss_rate = 0.616, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 130, Miss = 115, Miss_rate = 0.885, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[11]: Access = 87, Miss = 62, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 94, Miss = 89, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[13]: Access = 103, Miss = 97, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[14]: Access = 196, Miss = 137, Miss_rate = 0.699, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2073
	L1D_total_cache_misses = 1639
	L1D_total_cache_miss_rate = 0.7906
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 11
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 14670
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0012
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 382
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 570
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14653
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 52
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1069
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 364320
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7367
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4453
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
16704, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 600, 
gpgpu_n_tot_thrd_icount = 22484928
gpgpu_n_tot_w_icount = 702654
gpgpu_n_stall_shd_mem = 230680
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 30594
gpgpu_n_mem_write_global = 11174
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 495616
gpgpu_n_store_insn = 178784
gpgpu_n_shmem_insn = 5912292
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 462144
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 110670
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 120010
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:263159	W0_Idle:2417053	W0_Scoreboard:1426244	W1:1508	W2:1412	W3:1316	W4:1220	W5:1124	W6:1028	W7:932	W8:836	W9:740	W10:644	W11:548	W12:452	W13:356	W14:260	W15:148	W16:217104	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:473026
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 244752 {8:30594,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 804528 {72:11174,}
traffic_breakdown_coretomem[INST_ACC_R] = 16472 {8:2059,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2239248 {72:30024,136:570,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 89392 {8:11174,}
traffic_breakdown_memtocore[INST_ACC_R] = 280024 {136:2059,}
maxmrqlatency = 190 
maxdqlatency = 0 
maxmflatency = 1002 
averagemflatency = 263 
max_icnt2mem_latency = 1037 
max_icnt2sh_latency = 265438 
mrq_lat_table:1771 	78 	36 	80 	38 	33 	45 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	26269 	11191 	4323 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	22292 	5885 	4679 	2927 	2640 	4657 	761 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	9596 	14648 	6169 	196 	0 	0 	0 	0 	0 	0 	0 	15 	430 	3650 	6707 	372 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	182 	40 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626     25733         0         0      1444      3430      8754      3990      9717      4091      9738      6778      9780      8269      9762     10428 
dram[1]:      2345     26474         0         0      2920      3400      4068      4001      4450      4093      7129      6754      8231      8647      9790     10496 
dram[2]:      4686     27218         0         0      2968       853      3992      9342      4093      9730      6782      9774      8271      9756     10430      9744 
dram[3]:      7006      6717         0         0      2926      2609      4003      4070      4095      4560      6756      7131      8649      8252     10498      9848 
dram[4]:      7637      8408         0         0      1762      2657      9047      3994      9723      4164      9768      6784      9786      8290      9750     10454 
dram[5]:      8346     11002         0         0      3388      2615      4066      4005      4448      4097      7127      6758      8227      8666      9786     10510 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        8779      7884     12285      7576     15054      2484     12726      2316      9217      1988      7185      1879
dram[1]:          0         0    none      none        8277      7695      7302      7928      2437      2294      2237      2284      2064      2023      1923      1865
dram[2]:          0         0    none      none        7988      8934      7359     12238      2354     15088      2315     12917      1992      9820      1881      7788
dram[3]:          0         0    none      none        7950      8916      7574      6805      2259      2517      2205      2158      2053      2063      1863      1911
dram[4]:          0         0    none      none        7908      9096     11717      6762     14490      2416     11618      2296      8044      1996      6863      1875
dram[5]:          0         0    none      none        8258      8774      7219      7285      2333      2250      2140      2235      2070      2026      1922      1869
maximum mf latency per bank:
dram[0]:        285         0         0         0       770       547       996       715      1002       590       984       562       737       408       681       295
dram[1]:          0         0         0         0       514       580       737       779       566       649       664       474       389       388       388       285
dram[2]:          0         0         0         0       553       812       633       974       564       987       549       950       372       773       286       707
dram[3]:          0         0         0         0       541       622       639       639       420       612       434       609       402       395       288       356
dram[4]:          0         0         0         0       670       649       980       635       984       591       896       571       668       405       626       290
dram[5]:          0         0         0         0       547       639       730       721       615       505       565       476       414       387       433       296
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=265439 n_nop=264719 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.005289
n_activity=4651 dram_eff=0.3019
bk0: 14a 265349i bk1: 8a 265406i bk2: 0a 265437i bk3: 0a 265438i bk4: 20a 265386i bk5: 20a 265386i bk6: 64a 265279i bk7: 64a 265167i bk8: 64a 265279i bk9: 64a 265262i bk10: 64a 265299i bk11: 64a 265279i bk12: 64a 265298i bk13: 64a 265283i bk14: 64a 265272i bk15: 64a 265286i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00288579
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=265439 n_nop=264725 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.005274
n_activity=3863 dram_eff=0.3624
bk0: 12a 265398i bk1: 8a 265407i bk2: 0a 265436i bk3: 0a 265438i bk4: 20a 265385i bk5: 20a 265389i bk6: 64a 265237i bk7: 64a 265072i bk8: 64a 265290i bk9: 64a 265236i bk10: 64a 265282i bk11: 64a 265247i bk12: 64a 265283i bk13: 64a 265266i bk14: 64a 265279i bk15: 64a 265269i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0108424
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=265439 n_nop=264721 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.005304
n_activity=4518 dram_eff=0.3116
bk0: 12a 265400i bk1: 8a 265408i bk2: 0a 265435i bk3: 0a 265436i bk4: 20a 265382i bk5: 24a 265379i bk6: 64a 265271i bk7: 64a 265190i bk8: 64a 265290i bk9: 64a 265273i bk10: 64a 265279i bk11: 64a 265295i bk12: 64a 265295i bk13: 64a 265283i bk14: 64a 265292i bk15: 64a 265271i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00334917
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=265439 n_nop=264725 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.005274
n_activity=3938 dram_eff=0.3555
bk0: 8a 265406i bk1: 8a 265408i bk2: 0a 265438i bk3: 0a 265439i bk4: 20a 265389i bk5: 24a 265383i bk6: 64a 265222i bk7: 64a 265120i bk8: 64a 265270i bk9: 64a 265249i bk10: 64a 265277i bk11: 64a 265267i bk12: 64a 265282i bk13: 64a 265257i bk14: 64a 265280i bk15: 64a 265271i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0112832
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=265439 n_nop=264725 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.005274
n_activity=4515 dram_eff=0.3101
bk0: 8a 265409i bk1: 8a 265408i bk2: 0a 265435i bk3: 0a 265438i bk4: 20a 265387i bk5: 24a 265375i bk6: 64a 265283i bk7: 64a 265185i bk8: 64a 265279i bk9: 64a 265297i bk10: 64a 265299i bk11: 64a 265277i bk12: 64a 265296i bk13: 64a 265275i bk14: 64a 265270i bk15: 64a 265284i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0024224
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=265439 n_nop=264725 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.005274
n_activity=3937 dram_eff=0.3556
bk0: 8a 265408i bk1: 8a 265409i bk2: 0a 265437i bk3: 0a 265439i bk4: 20a 265386i bk5: 24a 265377i bk6: 64a 265243i bk7: 64a 265078i bk8: 64a 265288i bk9: 64a 265260i bk10: 64a 265288i bk11: 64a 265256i bk12: 64a 265286i bk13: 64a 265274i bk14: 64a 265269i bk15: 64a 265263i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0108726

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5647, Miss = 177, Miss_rate = 0.031, Pending_hits = 37, Reservation_fails = 266
L2_cache_bank[1]: Access = 2931, Miss = 174, Miss_rate = 0.059, Pending_hits = 55, Reservation_fails = 95
L2_cache_bank[2]: Access = 3021, Miss = 176, Miss_rate = 0.058, Pending_hits = 56, Reservation_fails = 97
L2_cache_bank[3]: Access = 2929, Miss = 174, Miss_rate = 0.059, Pending_hits = 45, Reservation_fails = 190
L2_cache_bank[4]: Access = 3021, Miss = 176, Miss_rate = 0.058, Pending_hits = 55, Reservation_fails = 56
L2_cache_bank[5]: Access = 5716, Miss = 176, Miss_rate = 0.031, Pending_hits = 37, Reservation_fails = 190
L2_cache_bank[6]: Access = 2927, Miss = 174, Miss_rate = 0.059, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[7]: Access = 3059, Miss = 176, Miss_rate = 0.058, Pending_hits = 73, Reservation_fails = 190
L2_cache_bank[8]: Access = 5552, Miss = 174, Miss_rate = 0.031, Pending_hits = 31, Reservation_fails = 32
L2_cache_bank[9]: Access = 3054, Miss = 176, Miss_rate = 0.058, Pending_hits = 60, Reservation_fails = 190
L2_cache_bank[10]: Access = 2936, Miss = 174, Miss_rate = 0.059, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[11]: Access = 3049, Miss = 176, Miss_rate = 0.058, Pending_hits = 44, Reservation_fails = 190
L2_total_cache_accesses = 43842
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0480
L2_total_cache_pending_hits = 579
L2_total_cache_reservation_fails = 1496
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28020
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 526
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11174
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1952
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1496
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=114436
icnt_total_pkts_simt_to_mem=66190
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.56123
	minimum = 6
	maximum = 26
Network latency average = 7.49061
	minimum = 6
	maximum = 26
Slowest packet = 85025
Flit latency average = 6.24754
	minimum = 6
	maximum = 26
Slowest flit = 174537
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00303045
	minimum = 0 (at node 4)
	maximum = 0.00759206 (at node 20)
Accepted packet rate average = 0.00303045
	minimum = 0 (at node 4)
	maximum = 0.00759206 (at node 20)
Injected flit rate average = 0.00693519
	minimum = 0 (at node 4)
	maximum = 0.0217311 (at node 20)
Accepted flit rate average= 0.00693519
	minimum = 0 (at node 4)
	maximum = 0.0115264 (at node 20)
Injected packet length average = 2.2885
Accepted packet length average = 2.2885
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.4086 (11 samples)
	minimum = 6 (11 samples)
	maximum = 209.818 (11 samples)
Network latency average = 13.4519 (11 samples)
	minimum = 6 (11 samples)
	maximum = 131.545 (11 samples)
Flit latency average = 10.2216 (11 samples)
	minimum = 6 (11 samples)
	maximum = 130.091 (11 samples)
Fragmentation average = 0.00543605 (11 samples)
	minimum = 0 (11 samples)
	maximum = 33.0909 (11 samples)
Injected packet rate average = 0.0241782 (11 samples)
	minimum = 0.0185641 (11 samples)
	maximum = 0.0410428 (11 samples)
Accepted packet rate average = 0.0241782 (11 samples)
	minimum = 0.0185641 (11 samples)
	maximum = 0.0410428 (11 samples)
Injected flit rate average = 0.0491945 (11 samples)
	minimum = 0.0280163 (11 samples)
	maximum = 0.116695 (11 samples)
Accepted flit rate average = 0.0491945 (11 samples)
	minimum = 0.0354335 (11 samples)
	maximum = 0.0674554 (11 samples)
Injected packet size average = 2.03466 (11 samples)
Accepted packet size average = 2.03466 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 48 sec (228 sec)
gpgpu_simulation_rate = 81693 (inst/sec)
gpgpu_simulation_rate = 1164 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401c40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (12,12,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,265439)
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,265439)
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,265439)
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,265439)
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,265439)
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,265439)
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,265439)
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,265439)
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,265439)
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,265439)
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,265439)
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,265439)
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,265439)
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,265439)
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,265439)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,265439)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,265439)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,265439)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,265439)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,265439)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,265439)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,265439)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,265439)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,265439)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,265439)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,265439)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,265439)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,265439)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,265439)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,265439)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,265439)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,265439)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,265439)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,265439)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,265439)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,265439)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,265439)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,265439)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,265439)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,265439)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,265439)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,265439)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,265439)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,265439)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,265439)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,265439)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,265439)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,265439)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,265439)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,265439)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,265439)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,265439)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,265439)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,265439)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,265439)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,265439)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,265439)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,265439)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,265439)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,265439)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,265439)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,265439)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,265439)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,265439)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,265439)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,265439)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,265439)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,265439)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,265439)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,265439)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,265439)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,265439)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,265439)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,265439)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,265439)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,265439)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,265439)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,265439)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,265439)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,265439)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,265439)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,265439)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,265439)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,265439)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,265439)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,265439)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,265439)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,265439)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,265439)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,265439)
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(1,5,0) tid=(15,8,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(9,0,0) tid=(15,6,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(11,6,0) tid=(15,0,0)
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(0,5,0) tid=(15,4,0)
GPGPU-Sim uArch: cycles simulated: 265939  inst.: 19007144 (ipc=762.2) sim_rate=82639 (inst/sec) elapsed = 0:0:03:50 / Wed Jan 30 01:37:17 2019
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(11,3,0) tid=(15,6,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(1,4,0) tid=(15,14,0)
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(1,0,0) tid=(15,14,0)
GPGPU-Sim uArch: cycles simulated: 266439  inst.: 19257608 (ipc=631.6) sim_rate=83006 (inst/sec) elapsed = 0:0:03:52 / Wed Jan 30 01:37:19 2019
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(4,1,0) tid=(15,4,0)
GPGPU-Sim uArch: cycles simulated: 266939  inst.: 19417224 (ipc=527.4) sim_rate=83335 (inst/sec) elapsed = 0:0:03:53 / Wed Jan 30 01:37:20 2019
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(11,5,0) tid=(15,12,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(4,6,0) tid=(15,4,0)
GPGPU-Sim uArch: cycles simulated: 267439  inst.: 19536776 (ipc=455.4) sim_rate=83490 (inst/sec) elapsed = 0:0:03:54 / Wed Jan 30 01:37:21 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2028,265439), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2029,265439)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2384,265439), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2385,265439)
GPGPU-Sim uArch: cycles simulated: 267939  inst.: 19629032 (ipc=401.2) sim_rate=83527 (inst/sec) elapsed = 0:0:03:55 / Wed Jan 30 01:37:22 2019
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(2,3,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2672,265439), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2673,265439)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2790,265439), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2791,265439)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(8,7,0) tid=(15,4,0)
GPGPU-Sim uArch: cycles simulated: 268439  inst.: 19769992 (ipc=381.3) sim_rate=83417 (inst/sec) elapsed = 0:0:03:57 / Wed Jan 30 01:37:24 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3107,265439), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(3108,265439)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(2,0,0) tid=(15,12,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3316,265439), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3317,265439)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(4,4,0) tid=(15,12,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3391,265439), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3392,265439)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3449,265439), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(3450,265439)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3451,265439), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3452,265439)
GPGPU-Sim uArch: cycles simulated: 268939  inst.: 20017768 (ipc=397.6) sim_rate=84108 (inst/sec) elapsed = 0:0:03:58 / Wed Jan 30 01:37:25 2019
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(11,4,0) tid=(15,10,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3555,265439), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(3556,265439)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3606,265439), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3607,265439)
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(4,7,0) tid=(15,12,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3691,265439), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3691,265439), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(3692,265439)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(3692,265439)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(3,3,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3861,265439), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3862,265439)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3915,265439), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(3916,265439)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (3935,265439), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(3936,265439)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3946,265439), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3947,265439)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(1,2,0) tid=(15,6,0)
GPGPU-Sim uArch: cycles simulated: 269439  inst.: 20337960 (ipc=428.0) sim_rate=84741 (inst/sec) elapsed = 0:0:04:00 / Wed Jan 30 01:37:27 2019
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4050,265439), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(4051,265439)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4054,265439), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4055,265439)
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(8,4,0) tid=(15,8,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4257,265439), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(4258,265439)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4286,265439), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(4287,265439)
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(9,4,0) tid=(15,12,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4316,265439), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4317,265439)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4415,265439), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(4416,265439)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (4456,265439), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4457,265439)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4464,265439), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(4465,265439)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4467,265439), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(4468,265439)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(10,6,0) tid=(15,6,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4484,265439), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4485,265439)
GPGPU-Sim uArch: cycles simulated: 269939  inst.: 20648456 (ipc=449.4) sim_rate=85324 (inst/sec) elapsed = 0:0:04:02 / Wed Jan 30 01:37:29 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4523,265439), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(4524,265439)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (4550,265439), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(4551,265439)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4563,265439), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(4564,265439)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (4571,265439), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4572,265439)
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(0,4,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4656,265439), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4657,265439)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4661,265439), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(4662,265439)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4672,265439), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(4673,265439)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (4676,265439), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(4677,265439)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4697,265439), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(4698,265439)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (4705,265439), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4706,265439)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4714,265439), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(4715,265439)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (4736,265439), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(4737,265439)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4762,265439), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(4763,265439)
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(6,7,0) tid=(15,10,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (4802,265439), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(4803,265439)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (4810,265439), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(4811,265439)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4859,265439), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(4860,265439)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4869,265439), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(4870,265439)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4871,265439), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(4872,265439)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4902,265439), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(4903,265439)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4903,265439), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4904,265439)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4919,265439), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(4920,265439)
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(4,11,0) tid=(15,12,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4921,265439), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(4922,265439)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4922,265439), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4923,265439)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (4933,265439), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(4934,265439)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4974,265439), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(4975,265439)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4980,265439), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(4981,265439)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (4983,265439), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(4984,265439)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4995,265439), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 270439  inst.: 20993160 (ipc=473.4) sim_rate=86037 (inst/sec) elapsed = 0:0:04:04 / Wed Jan 30 01:37:31 2019
GPGPU-Sim uArch: Shader 4 finished CTA #5 (5018,265439), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (5023,265439), 5 CTAs running
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(11,7,0) tid=(15,10,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (5101,265439), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (5171,265439), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (5178,265439), 5 CTAs running
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(1,7,0) tid=(15,4,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (5219,265439), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (5246,265439), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (5289,265439), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (5312,265439), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (5316,265439), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (5324,265439), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (5328,265439), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (5339,265439), 5 CTAs running
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(10,5,0) tid=(15,14,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (5364,265439), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5429,265439), 5 CTAs running
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(3,11,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 270939  inst.: 21334952 (ipc=492.5) sim_rate=86727 (inst/sec) elapsed = 0:0:04:06 / Wed Jan 30 01:37:33 2019
GPGPU-Sim uArch: Shader 9 finished CTA #4 (5656,265439), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (5657,265439), 4 CTAs running
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(3,10,0) tid=(15,6,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (5695,265439), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (5716,265439), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5718,265439), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (5727,265439), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (5741,265439), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (5751,265439), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (5767,265439), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (5829,265439), 3 CTAs running
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(8,8,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (5890,265439), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (5926,265439), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5944,265439), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (5968,265439), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (5996,265439), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 271439  inst.: 21607016 (ipc=496.8) sim_rate=87477 (inst/sec) elapsed = 0:0:04:07 / Wed Jan 30 01:37:34 2019
GPGPU-Sim uArch: Shader 10 finished CTA #5 (6003,265439), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (6043,265439), 2 CTAs running
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(7,9,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (6067,265439), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (6144,265439), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (6175,265439), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (6182,265439), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (6198,265439), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6256,265439), 4 CTAs running
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(10,8,0) tid=(15,6,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (6282,265439), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (6308,265439), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (6326,265439), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (6351,265439), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (6376,265439), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6422,265439), 3 CTAs running
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(3,10,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (6471,265439), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (6499,265439), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 271939  inst.: 21858120 (ipc=497.2) sim_rate=87783 (inst/sec) elapsed = 0:0:04:09 / Wed Jan 30 01:37:36 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (6622,265439), 3 CTAs running
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(6,9,0) tid=(15,2,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (6660,265439), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (6668,265439), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (6824,265439), 2 CTAs running
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(1,9,0) tid=(15,14,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6891,265439), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (6898,265439), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6935,265439), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6946,265439), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (6956,265439), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 272439  inst.: 22117416 (ipc=498.8) sim_rate=88469 (inst/sec) elapsed = 0:0:04:10 / Wed Jan 30 01:37:37 2019
GPGPU-Sim uArch: Shader 2 finished CTA #3 (7016,265439), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (7034,265439), 1 CTAs running
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(10,10,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (7065,265439), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (7076,265439), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7121,265439), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (7168,265439), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (7182,265439), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (7225,265439), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (7246,265439), 1 CTAs running
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(6,11,0) tid=(15,14,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (7283,265439), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (7293,265439), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 12 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (7315,265439), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (7319,265439), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (7333,265439), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (7347,265439), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7358,265439), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (7446,265439), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (7497,265439), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 272939  inst.: 22292168 (ipc=488.8) sim_rate=88460 (inst/sec) elapsed = 0:0:04:12 / Wed Jan 30 01:37:39 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (7576,265439), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 12 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (7577,265439), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (7584,265439), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (7584,265439), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 12 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (7634,265439), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 12 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (7647,265439), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 12 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (7653,265439), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 12 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (7711,265439), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 12 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (7714,265439), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 12 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (7735,265439), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 12 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (7758,265439), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 12 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (7802,265439), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 12 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (7806,265439), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 12 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (7900,265439), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 12 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (8039,265439), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 12 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (8148,265439), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 12 '_Z12lud_internalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 2.
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 12 
gpu_sim_cycle = 8149
gpu_sim_insn = 3686400
gpu_ipc =     452.3745
gpu_tot_sim_cycle = 273588
gpu_tot_sim_insn = 22312456
gpu_tot_ipc =      81.5550
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 48180
gpu_stall_icnt2sh    = 79977
gpu_total_sim_rate=88541

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 430945
	L1I_total_cache_misses = 9025
	L1I_total_cache_miss_rate = 0.0209
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5536
L1D_cache:
	L1D_cache_core[0]: Access = 137, Miss = 100, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 139, Miss = 120, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 157, Miss = 115, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[3]: Access = 166, Miss = 131, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[4]: Access = 166, Miss = 129, Miss_rate = 0.777, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 173, Miss = 116, Miss_rate = 0.671, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 158, Miss = 136, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 146, Miss = 125, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 102, Miss = 96, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 126, Miss = 78, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 132, Miss = 117, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[11]: Access = 87, Miss = 62, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 102, Miss = 94, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[13]: Access = 104, Miss = 98, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[14]: Access = 198, Miss = 139, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2093
	L1D_total_cache_misses = 1656
	L1D_total_cache_miss_rate = 0.7912
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 11
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 18126
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0009
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 580
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 18109
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 52
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1076
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 421920
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 9025
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5536
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
16904, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 
gpgpu_n_tot_thrd_icount = 26171328
gpgpu_n_tot_w_icount = 817854
gpgpu_n_stall_shd_mem = 255949
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 37503
gpgpu_n_mem_write_global = 13478
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 606208
gpgpu_n_store_insn = 215648
gpgpu_n_shmem_insn = 7165668
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 572736
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 110670
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 145279
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:323673	W0_Idle:2431066	W0_Scoreboard:1468547	W1:1508	W2:1412	W3:1316	W4:1220	W5:1124	W6:1028	W7:932	W8:836	W9:740	W10:644	W11:548	W12:452	W13:356	W14:260	W15:148	W16:217104	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:588226
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 300024 {8:37503,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 970416 {72:13478,}
traffic_breakdown_coretomem[INST_ACC_R] = 17104 {8:2138,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2737336 {72:36923,136:580,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 107824 {8:13478,}
traffic_breakdown_memtocore[INST_ACC_R] = 290768 {136:2138,}
maxmrqlatency = 190 
maxdqlatency = 0 
maxmflatency = 1002 
averagemflatency = 260 
max_icnt2mem_latency = 1037 
max_icnt2sh_latency = 273587 
mrq_lat_table:1771 	78 	36 	80 	38 	33 	45 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	32934 	12719 	5343 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	27207 	7467 	5393 	3450 	3007 	5793 	816 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	11608 	17846 	7795 	269 	0 	0 	0 	0 	0 	0 	0 	15 	430 	3650 	6707 	2676 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	194 	44 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626     25733         0         0      1444      3430      8754      3990      9717      4091      9738      6778      9780      8269      9762     10428 
dram[1]:      2345     26474         0         0      2920      3400      4068      4001      4450      4093      7129      6754      8231      8647      9790     10496 
dram[2]:      4686     27218         0         0      2968       853      3992      9342      4093      9730      6782      9774      8271      9756     10430      9744 
dram[3]:      7006      6717         0         0      2926      2609      4003      4070      4095      4560      6756      7131      8649      8252     10498      9848 
dram[4]:      7637      8408         0         0      1762      2657      9047      3994      9723      4164      9768      6784      9786      8290      9750     10454 
dram[5]:      8346     11002         0         0      3388      2615      4066      4005      4448      4097      7127      6758      8227      8666      9786     10510 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        8779      7884     12285      9552     17934      3212     16074      2983     11568      2620      8130      2454
dram[1]:          0         0    none      none        8277      7695      9638      9884      3346      3036      3028      2902      2741      2612      2501      2437
dram[2]:          0         0    none      none        7988      8934      9405     12238      3060     17738      2995     16004      2623     11883      2454      8693
dram[3]:          0         0    none      none        7950      8916      9444      9813      3087      3355      2852      2860      2644      2712      2436      2496
dram[4]:          0         0    none      none        7908      9096     11717      9483     17173      3144     14718      2979     10226      2632      7834      2452
dram[5]:          0         0    none      none        8258      8774      9272     10001      3026      3038      2794      2904      2696      2634      2499      2443
maximum mf latency per bank:
dram[0]:        285         0         0         0       770       547       996       715      1002       590       984       562       820       408       681       295
dram[1]:          0         0         0         0       514       580       737       779       566       649       664       474       389       388       388       285
dram[2]:          0         0         0         0       553       812       636       974       564       987       549       950       372       773       286       707
dram[3]:          0         0         0         0       541       622       639       741       420       612       434       609       402       395       288       356
dram[4]:          0         0         0         0       670       649       980       728       984       591       896       571       752       405       626       290
dram[5]:          0         0         0         0       547       639       730       721       615       505       565       476       414       387       433       296
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=273588 n_nop=272868 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.005132
n_activity=4651 dram_eff=0.3019
bk0: 14a 273498i bk1: 8a 273555i bk2: 0a 273586i bk3: 0a 273587i bk4: 20a 273535i bk5: 20a 273535i bk6: 64a 273428i bk7: 64a 273316i bk8: 64a 273428i bk9: 64a 273411i bk10: 64a 273448i bk11: 64a 273428i bk12: 64a 273447i bk13: 64a 273432i bk14: 64a 273421i bk15: 64a 273435i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00279983
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=273588 n_nop=272874 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.005117
n_activity=3863 dram_eff=0.3624
bk0: 12a 273547i bk1: 8a 273556i bk2: 0a 273585i bk3: 0a 273587i bk4: 20a 273534i bk5: 20a 273538i bk6: 64a 273386i bk7: 64a 273221i bk8: 64a 273439i bk9: 64a 273385i bk10: 64a 273431i bk11: 64a 273396i bk12: 64a 273432i bk13: 64a 273415i bk14: 64a 273428i bk15: 64a 273418i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0105195
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=273588 n_nop=272870 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.005146
n_activity=4518 dram_eff=0.3116
bk0: 12a 273549i bk1: 8a 273557i bk2: 0a 273584i bk3: 0a 273585i bk4: 20a 273531i bk5: 24a 273528i bk6: 64a 273420i bk7: 64a 273339i bk8: 64a 273439i bk9: 64a 273422i bk10: 64a 273428i bk11: 64a 273444i bk12: 64a 273444i bk13: 64a 273432i bk14: 64a 273441i bk15: 64a 273420i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00324941
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=273588 n_nop=272874 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.005117
n_activity=3938 dram_eff=0.3555
bk0: 8a 273555i bk1: 8a 273557i bk2: 0a 273587i bk3: 0a 273588i bk4: 20a 273538i bk5: 24a 273532i bk6: 64a 273371i bk7: 64a 273269i bk8: 64a 273419i bk9: 64a 273398i bk10: 64a 273426i bk11: 64a 273416i bk12: 64a 273431i bk13: 64a 273406i bk14: 64a 273429i bk15: 64a 273420i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0109471
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=273588 n_nop=272874 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.005117
n_activity=4515 dram_eff=0.3101
bk0: 8a 273558i bk1: 8a 273557i bk2: 0a 273584i bk3: 0a 273587i bk4: 20a 273536i bk5: 24a 273524i bk6: 64a 273432i bk7: 64a 273334i bk8: 64a 273428i bk9: 64a 273446i bk10: 64a 273448i bk11: 64a 273426i bk12: 64a 273445i bk13: 64a 273424i bk14: 64a 273419i bk15: 64a 273433i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00235025
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=273588 n_nop=272874 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.005117
n_activity=3937 dram_eff=0.3556
bk0: 8a 273557i bk1: 8a 273558i bk2: 0a 273586i bk3: 0a 273588i bk4: 20a 273535i bk5: 24a 273526i bk6: 64a 273392i bk7: 64a 273227i bk8: 64a 273437i bk9: 64a 273409i bk10: 64a 273437i bk11: 64a 273405i bk12: 64a 273435i bk13: 64a 273423i bk14: 64a 273418i bk15: 64a 273412i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0105487

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6441, Miss = 177, Miss_rate = 0.027, Pending_hits = 37, Reservation_fails = 266
L2_cache_bank[1]: Access = 3683, Miss = 174, Miss_rate = 0.047, Pending_hits = 55, Reservation_fails = 95
L2_cache_bank[2]: Access = 3799, Miss = 176, Miss_rate = 0.046, Pending_hits = 56, Reservation_fails = 97
L2_cache_bank[3]: Access = 3681, Miss = 174, Miss_rate = 0.047, Pending_hits = 45, Reservation_fails = 190
L2_cache_bank[4]: Access = 3799, Miss = 176, Miss_rate = 0.046, Pending_hits = 55, Reservation_fails = 56
L2_cache_bank[5]: Access = 6484, Miss = 176, Miss_rate = 0.027, Pending_hits = 37, Reservation_fails = 190
L2_cache_bank[6]: Access = 3677, Miss = 174, Miss_rate = 0.047, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[7]: Access = 3859, Miss = 176, Miss_rate = 0.046, Pending_hits = 73, Reservation_fails = 190
L2_cache_bank[8]: Access = 6320, Miss = 174, Miss_rate = 0.028, Pending_hits = 31, Reservation_fails = 32
L2_cache_bank[9]: Access = 3854, Miss = 176, Miss_rate = 0.046, Pending_hits = 60, Reservation_fails = 190
L2_cache_bank[10]: Access = 3688, Miss = 174, Miss_rate = 0.047, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[11]: Access = 3849, Miss = 176, Miss_rate = 0.046, Pending_hits = 44, Reservation_fails = 190
L2_total_cache_accesses = 53134
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0396
L2_total_cache_pending_hits = 579
L2_total_cache_reservation_fails = 1496
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 34929
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 526
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13478
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2031
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1496
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=137882
icnt_total_pkts_simt_to_mem=80090
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 40.4213
	minimum = 6
	maximum = 653
Network latency average = 25.509
	minimum = 6
	maximum = 417
Slowest packet = 89076
Flit latency average = 18.6546
	minimum = 6
	maximum = 417
Slowest flit = 182791
Fragmentation average = 0.00688765
	minimum = 0
	maximum = 74
Injected packet rate average = 0.0844639
	minimum = 0.0631979 (at node 12)
	maximum = 0.0981716 (at node 22)
Accepted packet rate average = 0.0844639
	minimum = 0.0631979 (at node 12)
	maximum = 0.0981716 (at node 22)
Injected flit rate average = 0.169737
	minimum = 0.0946128 (at node 12)
	maximum = 0.298687 (at node 15)
Accepted flit rate average= 0.169737
	minimum = 0.0942447 (at node 20)
	maximum = 0.239293 (at node 2)
Injected packet length average = 2.00958
Accepted packet length average = 2.00958
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.243 (12 samples)
	minimum = 6 (12 samples)
	maximum = 246.75 (12 samples)
Network latency average = 14.4567 (12 samples)
	minimum = 6 (12 samples)
	maximum = 155.333 (12 samples)
Flit latency average = 10.9243 (12 samples)
	minimum = 6 (12 samples)
	maximum = 154 (12 samples)
Fragmentation average = 0.00555702 (12 samples)
	minimum = 0 (12 samples)
	maximum = 36.5 (12 samples)
Injected packet rate average = 0.029202 (12 samples)
	minimum = 0.0222835 (12 samples)
	maximum = 0.0458035 (12 samples)
Accepted packet rate average = 0.029202 (12 samples)
	minimum = 0.0222835 (12 samples)
	maximum = 0.0458035 (12 samples)
Injected flit rate average = 0.0592397 (12 samples)
	minimum = 0.033566 (12 samples)
	maximum = 0.131861 (12 samples)
Accepted flit rate average = 0.0592397 (12 samples)
	minimum = 0.0403344 (12 samples)
	maximum = 0.0817752 (12 samples)
Injected packet size average = 2.02862 (12 samples)
Accepted packet size average = 2.02862 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 12 sec (252 sec)
gpgpu_simulation_rate = 88541 (inst/sec)
gpgpu_simulation_rate = 1085 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401d40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,273588)
GPGPU-Sim uArch: cycles simulated: 275588  inst.: 22313240 (ipc= 0.4) sim_rate=88194 (inst/sec) elapsed = 0:0:04:13 / Wed Jan 30 01:37:40 2019
GPGPU-Sim uArch: cycles simulated: 279588  inst.: 22318210 (ipc= 1.0) sim_rate=87866 (inst/sec) elapsed = 0:0:04:14 / Wed Jan 30 01:37:41 2019
GPGPU-Sim uArch: cycles simulated: 283588  inst.: 22326322 (ipc= 1.4) sim_rate=87554 (inst/sec) elapsed = 0:0:04:15 / Wed Jan 30 01:37:42 2019
GPGPU-Sim uArch: cycles simulated: 287588  inst.: 22331879 (ipc= 1.4) sim_rate=87233 (inst/sec) elapsed = 0:0:04:16 / Wed Jan 30 01:37:43 2019
GPGPU-Sim uArch: cycles simulated: 291588  inst.: 22335564 (ipc= 1.3) sim_rate=86908 (inst/sec) elapsed = 0:0:04:17 / Wed Jan 30 01:37:44 2019
GPGPU-Sim uArch: cycles simulated: 295588  inst.: 22337578 (ipc= 1.1) sim_rate=86579 (inst/sec) elapsed = 0:0:04:18 / Wed Jan 30 01:37:45 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (23037,273588), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 13 '_Z12lud_diagonalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 9.
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 13 
gpu_sim_cycle = 23038
gpu_sim_insn = 26018
gpu_ipc =       1.1294
gpu_tot_sim_cycle = 296626
gpu_tot_sim_insn = 22338474
gpu_tot_ipc =      75.3085
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 48180
gpu_stall_icnt2sh    = 79977
gpu_total_sim_rate=86583

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 432991
	L1I_total_cache_misses = 9042
	L1I_total_cache_miss_rate = 0.0209
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5536
L1D_cache:
	L1D_cache_core[0]: Access = 137, Miss = 100, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 139, Miss = 120, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 157, Miss = 115, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[3]: Access = 166, Miss = 131, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[4]: Access = 166, Miss = 129, Miss_rate = 0.777, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 173, Miss = 116, Miss_rate = 0.671, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 158, Miss = 136, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 146, Miss = 125, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 102, Miss = 96, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 126, Miss = 78, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 132, Miss = 117, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[11]: Access = 87, Miss = 62, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 102, Miss = 94, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[13]: Access = 104, Miss = 98, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[14]: Access = 198, Miss = 139, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2093
	L1D_total_cache_misses = 1656
	L1D_total_cache_miss_rate = 0.7912
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 11
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 18132
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0009
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 580
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 18115
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 52
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1076
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 423949
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 9042
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5536
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
16904, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 
gpgpu_n_tot_thrd_icount = 26288128
gpgpu_n_tot_w_icount = 821504
gpgpu_n_stall_shd_mem = 256495
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 37519
gpgpu_n_mem_write_global = 13493
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 606464
gpgpu_n_store_insn = 215888
gpgpu_n_shmem_insn = 7170469
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 572832
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 111216
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 145279
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:323673	W0_Idle:2458949	W0_Scoreboard:1483118	W1:1885	W2:1765	W3:1645	W4:1525	W5:1405	W6:1285	W7:1165	W8:1045	W9:925	W10:805	W11:685	W12:565	W13:445	W14:325	W15:185	W16:217623	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:588226
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 300152 {8:37519,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 971496 {72:13493,}
traffic_breakdown_coretomem[INST_ACC_R] = 17240 {8:2155,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2738488 {72:36939,136:580,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 107944 {8:13493,}
traffic_breakdown_memtocore[INST_ACC_R] = 293080 {136:2155,}
maxmrqlatency = 190 
maxdqlatency = 0 
maxmflatency = 1002 
averagemflatency = 260 
max_icnt2mem_latency = 1037 
max_icnt2sh_latency = 296625 
mrq_lat_table:1771 	78 	36 	80 	38 	33 	45 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	32965 	12719 	5343 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	27255 	7467 	5393 	3450 	3007 	5793 	816 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	11624 	17846 	7795 	269 	0 	0 	0 	0 	0 	0 	0 	15 	430 	3650 	6707 	2691 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	206 	44 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626     25733         0         0      1444      3430      8754      3990      9717      4091      9738      6778      9780      8269      9762     10428 
dram[1]:      2345     26474         0         0      2920      3400      4068      4001      4450      4093      7129      6754      8231      8647      9790     10496 
dram[2]:      4686     27218         0         0      2968       853      3992      9342      4093      9730      6782      9774      8271      9756     10430      9744 
dram[3]:      7006      6717         0         0      2926      2609      4003      4070      4095      4560      6756      7131      8649      8252     10498      9848 
dram[4]:      7637      8408         0         0      1762      2657      9047      3994      9723      4164      9768      6784      9786      8290      9750     10454 
dram[5]:      8346     11002         0         0      3388      2615      4066      4005      4448      4097      7127      6758      8227      8666      9786     10510 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        8779      7884     12285      9552     17934      3212     16074      2983     11568      2620      8130      2454
dram[1]:          0         0    none      none        8277      7695      9638      9884      3394      3036      3028      2902      2741      2612      2501      2437
dram[2]:          0         0    none      none        7988      8934      9405     12238      3060     17738      2995     16004      2623     11883      2454      8693
dram[3]:          0         0    none      none        7950      8916      9444      9813      3087      3399      2852      2860      2644      2712      2436      2496
dram[4]:          0         0    none      none        7908      9096     11717      9483     17173      3144     14718      2979     10226      2632      7834      2452
dram[5]:          0         0    none      none        8258      8774      9272     10001      3070      3038      2794      2904      2696      2634      2499      2443
maximum mf latency per bank:
dram[0]:        285         0         0         0       770       547       996       715      1002       590       984       562       820       408       681       295
dram[1]:          0         0         0         0       514       580       737       779       566       649       664       474       389       388       388       285
dram[2]:          0         0         0         0       553       812       636       974       564       987       549       950       372       773       286       707
dram[3]:          0         0         0         0       541       622       639       741       420       612       434       609       402       395       288       356
dram[4]:          0         0         0         0       670       649       980       728       984       591       896       571       752       405       626       290
dram[5]:          0         0         0         0       547       639       730       721       615       505       565       476       414       387       433       296
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=296626 n_nop=295906 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.004733
n_activity=4651 dram_eff=0.3019
bk0: 14a 296536i bk1: 8a 296593i bk2: 0a 296624i bk3: 0a 296625i bk4: 20a 296573i bk5: 20a 296573i bk6: 64a 296466i bk7: 64a 296354i bk8: 64a 296466i bk9: 64a 296449i bk10: 64a 296486i bk11: 64a 296466i bk12: 64a 296485i bk13: 64a 296470i bk14: 64a 296459i bk15: 64a 296473i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00258238
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=296626 n_nop=295912 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.00472
n_activity=3863 dram_eff=0.3624
bk0: 12a 296585i bk1: 8a 296594i bk2: 0a 296623i bk3: 0a 296625i bk4: 20a 296572i bk5: 20a 296576i bk6: 64a 296424i bk7: 64a 296259i bk8: 64a 296477i bk9: 64a 296423i bk10: 64a 296469i bk11: 64a 296434i bk12: 64a 296470i bk13: 64a 296453i bk14: 64a 296466i bk15: 64a 296456i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00970245
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=296626 n_nop=295908 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.004747
n_activity=4518 dram_eff=0.3116
bk0: 12a 296587i bk1: 8a 296595i bk2: 0a 296622i bk3: 0a 296623i bk4: 20a 296569i bk5: 24a 296566i bk6: 64a 296458i bk7: 64a 296377i bk8: 64a 296477i bk9: 64a 296460i bk10: 64a 296466i bk11: 64a 296482i bk12: 64a 296482i bk13: 64a 296470i bk14: 64a 296479i bk15: 64a 296458i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00299704
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=296626 n_nop=295912 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.00472
n_activity=3938 dram_eff=0.3555
bk0: 8a 296593i bk1: 8a 296595i bk2: 0a 296625i bk3: 0a 296626i bk4: 20a 296576i bk5: 24a 296570i bk6: 64a 296409i bk7: 64a 296307i bk8: 64a 296457i bk9: 64a 296436i bk10: 64a 296464i bk11: 64a 296454i bk12: 64a 296469i bk13: 64a 296444i bk14: 64a 296467i bk15: 64a 296458i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0100969
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=296626 n_nop=295912 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.00472
n_activity=4515 dram_eff=0.3101
bk0: 8a 296596i bk1: 8a 296595i bk2: 0a 296622i bk3: 0a 296625i bk4: 20a 296574i bk5: 24a 296562i bk6: 64a 296470i bk7: 64a 296372i bk8: 64a 296466i bk9: 64a 296484i bk10: 64a 296486i bk11: 64a 296464i bk12: 64a 296483i bk13: 64a 296462i bk14: 64a 296457i bk15: 64a 296471i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00216771
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=296626 n_nop=295912 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.00472
n_activity=3937 dram_eff=0.3556
bk0: 8a 296595i bk1: 8a 296596i bk2: 0a 296624i bk3: 0a 296626i bk4: 20a 296573i bk5: 24a 296564i bk6: 64a 296430i bk7: 64a 296265i bk8: 64a 296475i bk9: 64a 296447i bk10: 64a 296475i bk11: 64a 296443i bk12: 64a 296473i bk13: 64a 296461i bk14: 64a 296456i bk15: 64a 296450i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00972942

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6443, Miss = 177, Miss_rate = 0.027, Pending_hits = 37, Reservation_fails = 266
L2_cache_bank[1]: Access = 3685, Miss = 174, Miss_rate = 0.047, Pending_hits = 55, Reservation_fails = 95
L2_cache_bank[2]: Access = 3812, Miss = 176, Miss_rate = 0.046, Pending_hits = 56, Reservation_fails = 97
L2_cache_bank[3]: Access = 3683, Miss = 174, Miss_rate = 0.047, Pending_hits = 45, Reservation_fails = 190
L2_cache_bank[4]: Access = 3801, Miss = 176, Miss_rate = 0.046, Pending_hits = 55, Reservation_fails = 56
L2_cache_bank[5]: Access = 6485, Miss = 176, Miss_rate = 0.027, Pending_hits = 37, Reservation_fails = 190
L2_cache_bank[6]: Access = 3679, Miss = 174, Miss_rate = 0.047, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[7]: Access = 3869, Miss = 176, Miss_rate = 0.045, Pending_hits = 73, Reservation_fails = 190
L2_cache_bank[8]: Access = 6322, Miss = 174, Miss_rate = 0.028, Pending_hits = 31, Reservation_fails = 32
L2_cache_bank[9]: Access = 3854, Miss = 176, Miss_rate = 0.046, Pending_hits = 60, Reservation_fails = 190
L2_cache_bank[10]: Access = 3700, Miss = 174, Miss_rate = 0.047, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[11]: Access = 3849, Miss = 176, Miss_rate = 0.046, Pending_hits = 44, Reservation_fails = 190
L2_total_cache_accesses = 53182
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0395
L2_total_cache_pending_hits = 579
L2_total_cache_reservation_fails = 1496
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 34945
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 526
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13493
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2048
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1496
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=138030
icnt_total_pkts_simt_to_mem=80168
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.35417
	minimum = 6
	maximum = 10
Network latency average = 7.35417
	minimum = 6
	maximum = 10
Slowest packet = 106269
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 217972
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000154334
	minimum = 0 (at node 0)
	maximum = 0.00208351 (at node 9)
Accepted packet rate average = 0.000154334
	minimum = 0 (at node 0)
	maximum = 0.00208351 (at node 9)
Injected flit rate average = 0.000363329
	minimum = 0 (at node 0)
	maximum = 0.00338571 (at node 9)
Accepted flit rate average= 0.000363329
	minimum = 0 (at node 0)
	maximum = 0.00642417 (at node 9)
Injected packet length average = 2.35417
Accepted packet length average = 2.35417
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.2515 (13 samples)
	minimum = 6 (13 samples)
	maximum = 228.538 (13 samples)
Network latency average = 13.9103 (13 samples)
	minimum = 6 (13 samples)
	maximum = 144.154 (13 samples)
Flit latency average = 10.5455 (13 samples)
	minimum = 6 (13 samples)
	maximum = 142.615 (13 samples)
Fragmentation average = 0.00512956 (13 samples)
	minimum = 0 (13 samples)
	maximum = 33.6923 (13 samples)
Injected packet rate average = 0.0269676 (13 samples)
	minimum = 0.0205694 (13 samples)
	maximum = 0.0424404 (13 samples)
Accepted packet rate average = 0.0269676 (13 samples)
	minimum = 0.0205694 (13 samples)
	maximum = 0.0424404 (13 samples)
Injected flit rate average = 0.0547107 (13 samples)
	minimum = 0.030984 (13 samples)
	maximum = 0.121978 (13 samples)
Accepted flit rate average = 0.0547107 (13 samples)
	minimum = 0.0372318 (13 samples)
	maximum = 0.075979 (13 samples)
Injected packet size average = 2.02876 (13 samples)
Accepted packet size average = 2.02876 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 18 sec (258 sec)
gpgpu_simulation_rate = 86583 (inst/sec)
gpgpu_simulation_rate = 1149 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401cc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (11,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,296626)
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,296626)
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,296626)
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,296626)
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,296626)
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,296626)
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,296626)
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,296626)
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,296626)
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,296626)
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,296626)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(1,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 298126  inst.: 22347674 (ipc= 6.1) sim_rate=86284 (inst/sec) elapsed = 0:0:04:19 / Wed Jan 30 01:37:46 2019
GPGPU-Sim uArch: cycles simulated: 299626  inst.: 22353962 (ipc= 5.2) sim_rate=85976 (inst/sec) elapsed = 0:0:04:20 / Wed Jan 30 01:37:47 2019
GPGPU-Sim uArch: cycles simulated: 301126  inst.: 22360298 (ipc= 4.8) sim_rate=85671 (inst/sec) elapsed = 0:0:04:21 / Wed Jan 30 01:37:48 2019
GPGPU-Sim uArch: cycles simulated: 302626  inst.: 22367530 (ipc= 4.8) sim_rate=85372 (inst/sec) elapsed = 0:0:04:22 / Wed Jan 30 01:37:49 2019
GPGPU-Sim uArch: cycles simulated: 304626  inst.: 22375210 (ipc= 4.6) sim_rate=85076 (inst/sec) elapsed = 0:0:04:23 / Wed Jan 30 01:37:50 2019
GPGPU-Sim uArch: cycles simulated: 306126  inst.: 22380394 (ipc= 4.4) sim_rate=84774 (inst/sec) elapsed = 0:0:04:24 / Wed Jan 30 01:37:51 2019
GPGPU-Sim uArch: cycles simulated: 307626  inst.: 22398474 (ipc= 5.5) sim_rate=84522 (inst/sec) elapsed = 0:0:04:25 / Wed Jan 30 01:37:52 2019
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(6,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 309126  inst.: 22453498 (ipc= 9.2) sim_rate=84411 (inst/sec) elapsed = 0:0:04:26 / Wed Jan 30 01:37:53 2019
GPGPU-Sim uArch: cycles simulated: 310626  inst.: 22508282 (ipc=12.1) sim_rate=84300 (inst/sec) elapsed = 0:0:04:27 / Wed Jan 30 01:37:54 2019
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(5,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 311626  inst.: 22544890 (ipc=13.8) sim_rate=84122 (inst/sec) elapsed = 0:0:04:28 / Wed Jan 30 01:37:55 2019
GPGPU-Sim uArch: cycles simulated: 312126  inst.: 22563210 (ipc=14.5) sim_rate=83878 (inst/sec) elapsed = 0:0:04:29 / Wed Jan 30 01:37:56 2019
GPGPU-Sim uArch: cycles simulated: 313126  inst.: 22599722 (ipc=15.8) sim_rate=83702 (inst/sec) elapsed = 0:0:04:30 / Wed Jan 30 01:37:57 2019
GPGPU-Sim uArch: cycles simulated: 313626  inst.: 22617930 (ipc=16.4) sim_rate=83460 (inst/sec) elapsed = 0:0:04:31 / Wed Jan 30 01:37:58 2019
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(0,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 314626  inst.: 22654474 (ipc=17.6) sim_rate=83288 (inst/sec) elapsed = 0:0:04:32 / Wed Jan 30 01:37:59 2019
GPGPU-Sim uArch: cycles simulated: 315126  inst.: 22672682 (ipc=18.1) sim_rate=83050 (inst/sec) elapsed = 0:0:04:33 / Wed Jan 30 01:38:00 2019
GPGPU-Sim uArch: cycles simulated: 316126  inst.: 22693962 (ipc=18.2) sim_rate=82824 (inst/sec) elapsed = 0:0:04:34 / Wed Jan 30 01:38:01 2019
GPGPU-Sim uArch: cycles simulated: 316626  inst.: 22708714 (ipc=18.5) sim_rate=82577 (inst/sec) elapsed = 0:0:04:35 / Wed Jan 30 01:38:02 2019
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(9,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 317626  inst.: 22737594 (ipc=19.0) sim_rate=82382 (inst/sec) elapsed = 0:0:04:36 / Wed Jan 30 01:38:03 2019
GPGPU-Sim uArch: cycles simulated: 318126  inst.: 22752458 (ipc=19.3) sim_rate=82138 (inst/sec) elapsed = 0:0:04:37 / Wed Jan 30 01:38:04 2019
GPGPU-Sim uArch: cycles simulated: 319126  inst.: 22781594 (ipc=19.7) sim_rate=81948 (inst/sec) elapsed = 0:0:04:38 / Wed Jan 30 01:38:05 2019
GPGPU-Sim uArch: cycles simulated: 320626  inst.: 22826506 (ipc=20.3) sim_rate=81815 (inst/sec) elapsed = 0:0:04:39 / Wed Jan 30 01:38:06 2019
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(3,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 321626  inst.: 22856874 (ipc=20.7) sim_rate=81631 (inst/sec) elapsed = 0:0:04:40 / Wed Jan 30 01:38:07 2019
GPGPU-Sim uArch: cycles simulated: 323126  inst.: 22902106 (ipc=21.3) sim_rate=81502 (inst/sec) elapsed = 0:0:04:41 / Wed Jan 30 01:38:08 2019
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(4,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 324126  inst.: 22933098 (ipc=21.6) sim_rate=81323 (inst/sec) elapsed = 0:0:04:42 / Wed Jan 30 01:38:09 2019
GPGPU-Sim uArch: cycles simulated: 325626  inst.: 22978282 (ipc=22.1) sim_rate=81195 (inst/sec) elapsed = 0:0:04:43 / Wed Jan 30 01:38:10 2019
GPGPU-Sim uArch: cycles simulated: 327126  inst.: 23009386 (ipc=22.0) sim_rate=81018 (inst/sec) elapsed = 0:0:04:44 / Wed Jan 30 01:38:11 2019
GPGPU-Sim uArch: cycles simulated: 328626  inst.: 23026986 (ipc=21.5) sim_rate=80796 (inst/sec) elapsed = 0:0:04:45 / Wed Jan 30 01:38:12 2019
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(2,0,0) tid=(19,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (32433,296626), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 14 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (32443,296626), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 14 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (32453,296626), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 14 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (32463,296626), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 14 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (32473,296626), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 14 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (32483,296626), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 14 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (32493,296626), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 14 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (32503,296626), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 14 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (32512,296626), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 14 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (32522,296626), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 14 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (32531,296626), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 14 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 5.
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 14 
gpu_sim_cycle = 32532
gpu_sim_insn = 696256
gpu_ipc =      21.4022
gpu_tot_sim_cycle = 329158
gpu_tot_sim_insn = 23034730
gpu_tot_ipc =      69.9808
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 48180
gpu_stall_icnt2sh    = 80058
gpu_total_sim_rate=80823

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 457829
	L1I_total_cache_misses = 9394
	L1I_total_cache_miss_rate = 0.0205
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5536
L1D_cache:
	L1D_cache_core[0]: Access = 137, Miss = 100, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 139, Miss = 120, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 157, Miss = 115, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[3]: Access = 166, Miss = 131, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[4]: Access = 166, Miss = 129, Miss_rate = 0.777, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 173, Miss = 116, Miss_rate = 0.671, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 158, Miss = 136, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 146, Miss = 125, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 102, Miss = 96, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 126, Miss = 78, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 132, Miss = 117, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[11]: Access = 87, Miss = 62, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 102, Miss = 94, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[13]: Access = 104, Miss = 98, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[14]: Access = 198, Miss = 139, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2093
	L1D_total_cache_misses = 1656
	L1D_total_cache_miss_rate = 0.7912
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 11
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 18231
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0009
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 580
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 18214
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 52
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1076
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 448435
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 9394
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5536
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
20905, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 700, 
gpgpu_n_tot_thrd_icount = 27696480
gpgpu_n_tot_w_icount = 865515
gpgpu_n_stall_shd_mem = 278594
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 38047
gpgpu_n_mem_write_global = 13834
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 614912
gpgpu_n_store_insn = 221344
gpgpu_n_shmem_insn = 7324821
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 574592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 133315
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 145279
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:323673	W0_Idle:2896004	W0_Scoreboard:1716700	W1:1885	W2:1765	W3:1645	W4:1525	W5:1405	W6:1285	W7:1165	W8:1045	W9:925	W10:805	W11:685	W12:565	W13:445	W14:325	W15:185	W16:261425	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:588435
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 304376 {8:38047,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 996048 {72:13834,}
traffic_breakdown_coretomem[INST_ACC_R] = 20056 {8:2507,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2776504 {72:37467,136:580,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 110672 {8:13834,}
traffic_breakdown_memtocore[INST_ACC_R] = 340952 {136:2507,}
maxmrqlatency = 190 
maxdqlatency = 0 
maxmflatency = 1002 
averagemflatency = 258 
max_icnt2mem_latency = 1037 
max_icnt2sh_latency = 329157 
mrq_lat_table:1771 	78 	36 	80 	38 	33 	45 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	33834 	12719 	5343 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	28469 	7474 	5393 	3450 	3007 	5793 	816 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	12142 	17856 	7795 	269 	0 	0 	0 	0 	0 	0 	0 	15 	430 	3650 	6707 	3032 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	232 	44 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626     25733         0         0      1444      3430      8754      3990      9717      4091      9738      6778      9780      8269      9762     10428 
dram[1]:      2345     26474         0         0      2920      3400      4068      4001      4450      4093      7129      6754      8231      8647      9790     10496 
dram[2]:      4686     27218         0         0      2968       853      3992      9342      4093      9730      6782      9774      8271      9756     10430      9744 
dram[3]:      7006      6717         0         0      2926      2609      4003      4070      4095      4560      6756      7131      8649      8252     10498      9848 
dram[4]:      7637      8408         0         0      1762      2657      9047      3994      9723      4164      9768      6784      9786      8290      9750     10454 
dram[5]:      8346     11002         0         0      3388      2615      4066      4005      4448      4097      7127      6758      8227      8666      9786     10510 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        8779      7884     12285      9552     17934      3388     16074      2983     11568      2620      8130      2454
dram[1]:          0         0    none      none        8277      7695      9638      9884      3915      3211      3168      2902      2881      2612      2641      2437
dram[2]:          0         0    none      none        7988      8934      9405     12238      3252     17738      2995     16004      2623     11883      2454      8693
dram[3]:          0         0    none      none        7950      8916      9444      9813      3280      3874      2852      3000      2644      2852      2436      2636
dram[4]:          0         0    none      none        7908      9096     11717      9483     17173      3319     14718      2979     10226      2632      7834      2452
dram[5]:          0         0    none      none        8258      8774      9272     10001      3539      3214      2935      2904      2836      2634      2639      2443
maximum mf latency per bank:
dram[0]:        285         0         0         0       770       547       996       715      1002       590       984       562       820       408       681       295
dram[1]:          0         0         0         0       514       580       737       779       566       649       664       474       389       388       388       285
dram[2]:          0         0         0         0       553       812       636       974       564       987       549       950       372       773       286       707
dram[3]:          0         0         0         0       541       622       639       741       420       612       434       609       402       395       288       356
dram[4]:          0         0         0         0       670       649       980       728       984       591       896       571       752       405       626       290
dram[5]:          0         0         0         0       547       639       730       721       615       505       565       476       414       387       433       296
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=329158 n_nop=328438 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.004265
n_activity=4651 dram_eff=0.3019
bk0: 14a 329068i bk1: 8a 329125i bk2: 0a 329156i bk3: 0a 329157i bk4: 20a 329105i bk5: 20a 329105i bk6: 64a 328998i bk7: 64a 328886i bk8: 64a 328998i bk9: 64a 328981i bk10: 64a 329018i bk11: 64a 328998i bk12: 64a 329017i bk13: 64a 329002i bk14: 64a 328991i bk15: 64a 329005i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00232715
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=329158 n_nop=328444 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.004253
n_activity=3863 dram_eff=0.3624
bk0: 12a 329117i bk1: 8a 329126i bk2: 0a 329155i bk3: 0a 329157i bk4: 20a 329104i bk5: 20a 329108i bk6: 64a 328956i bk7: 64a 328791i bk8: 64a 329009i bk9: 64a 328955i bk10: 64a 329001i bk11: 64a 328966i bk12: 64a 329002i bk13: 64a 328985i bk14: 64a 328998i bk15: 64a 328988i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00874352
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=329158 n_nop=328440 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.004278
n_activity=4518 dram_eff=0.3116
bk0: 12a 329119i bk1: 8a 329127i bk2: 0a 329154i bk3: 0a 329155i bk4: 20a 329101i bk5: 24a 329098i bk6: 64a 328990i bk7: 64a 328909i bk8: 64a 329009i bk9: 64a 328992i bk10: 64a 328998i bk11: 64a 329014i bk12: 64a 329014i bk13: 64a 329002i bk14: 64a 329011i bk15: 64a 328990i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00270083
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=329158 n_nop=328444 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.004253
n_activity=3938 dram_eff=0.3555
bk0: 8a 329125i bk1: 8a 329127i bk2: 0a 329157i bk3: 0a 329158i bk4: 20a 329108i bk5: 24a 329102i bk6: 64a 328941i bk7: 64a 328839i bk8: 64a 328989i bk9: 64a 328968i bk10: 64a 328996i bk11: 64a 328986i bk12: 64a 329001i bk13: 64a 328976i bk14: 64a 328999i bk15: 64a 328990i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00909897
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=329158 n_nop=328444 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.004253
n_activity=4515 dram_eff=0.3101
bk0: 8a 329128i bk1: 8a 329127i bk2: 0a 329154i bk3: 0a 329157i bk4: 20a 329106i bk5: 24a 329094i bk6: 64a 329002i bk7: 64a 328904i bk8: 64a 328998i bk9: 64a 329016i bk10: 64a 329018i bk11: 64a 328996i bk12: 64a 329015i bk13: 64a 328994i bk14: 64a 328989i bk15: 64a 329003i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00195347
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=329158 n_nop=328444 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.004253
n_activity=3937 dram_eff=0.3556
bk0: 8a 329127i bk1: 8a 329128i bk2: 0a 329156i bk3: 0a 329158i bk4: 20a 329105i bk5: 24a 329096i bk6: 64a 328962i bk7: 64a 328797i bk8: 64a 329007i bk9: 64a 328979i bk10: 64a 329007i bk11: 64a 328975i bk12: 64a 329005i bk13: 64a 328993i bk14: 64a 328988i bk15: 64a 328982i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00876783

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6465, Miss = 177, Miss_rate = 0.027, Pending_hits = 37, Reservation_fails = 266
L2_cache_bank[1]: Access = 3747, Miss = 174, Miss_rate = 0.046, Pending_hits = 55, Reservation_fails = 95
L2_cache_bank[2]: Access = 4049, Miss = 176, Miss_rate = 0.043, Pending_hits = 56, Reservation_fails = 97
L2_cache_bank[3]: Access = 3745, Miss = 174, Miss_rate = 0.046, Pending_hits = 45, Reservation_fails = 190
L2_cache_bank[4]: Access = 3867, Miss = 176, Miss_rate = 0.046, Pending_hits = 55, Reservation_fails = 56
L2_cache_bank[5]: Access = 6529, Miss = 176, Miss_rate = 0.027, Pending_hits = 37, Reservation_fails = 190
L2_cache_bank[6]: Access = 3745, Miss = 174, Miss_rate = 0.046, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[7]: Access = 4116, Miss = 176, Miss_rate = 0.043, Pending_hits = 73, Reservation_fails = 190
L2_cache_bank[8]: Access = 6344, Miss = 174, Miss_rate = 0.027, Pending_hits = 31, Reservation_fails = 32
L2_cache_bank[9]: Access = 3938, Miss = 176, Miss_rate = 0.045, Pending_hits = 60, Reservation_fails = 190
L2_cache_bank[10]: Access = 3925, Miss = 174, Miss_rate = 0.044, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[11]: Access = 3933, Miss = 176, Miss_rate = 0.045, Pending_hits = 44, Reservation_fails = 190
L2_total_cache_accesses = 54403
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0387
L2_total_cache_pending_hits = 579
L2_total_cache_reservation_fails = 1496
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 35473
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 526
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13834
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2400
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1496
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=141715
icnt_total_pkts_simt_to_mem=82071
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.4914
	minimum = 6
	maximum = 26
Network latency average = 7.42219
	minimum = 6
	maximum = 26
Slowest packet = 106369
Flit latency average = 6.16195
	minimum = 6
	maximum = 26
Slowest flit = 218203
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00278017
	minimum = 0 (at node 6)
	maximum = 0.00759252 (at node 22)
Accepted packet rate average = 0.00278017
	minimum = 0 (at node 6)
	maximum = 0.00759252 (at node 22)
Injected flit rate average = 0.00636183
	minimum = 0 (at node 6)
	maximum = 0.0209332 (at node 22)
Accepted flit rate average= 0.00636183
	minimum = 0 (at node 6)
	maximum = 0.0121419 (at node 22)
Injected packet length average = 2.28829
Accepted packet length average = 2.28829
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.4115 (14 samples)
	minimum = 6 (14 samples)
	maximum = 214.071 (14 samples)
Network latency average = 13.4469 (14 samples)
	minimum = 6 (14 samples)
	maximum = 135.714 (14 samples)
Flit latency average = 10.2324 (14 samples)
	minimum = 6 (14 samples)
	maximum = 134.286 (14 samples)
Fragmentation average = 0.00476316 (14 samples)
	minimum = 0 (14 samples)
	maximum = 31.2857 (14 samples)
Injected packet rate average = 0.0252399 (14 samples)
	minimum = 0.0191002 (14 samples)
	maximum = 0.0399513 (14 samples)
Accepted packet rate average = 0.0252399 (14 samples)
	minimum = 0.0191002 (14 samples)
	maximum = 0.0399513 (14 samples)
Injected flit rate average = 0.0512572 (14 samples)
	minimum = 0.0287709 (14 samples)
	maximum = 0.114761 (14 samples)
Accepted flit rate average = 0.0512572 (14 samples)
	minimum = 0.0345724 (14 samples)
	maximum = 0.0714192 (14 samples)
Injected packet size average = 2.0308 (14 samples)
Accepted packet size average = 2.0308 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 45 sec (285 sec)
gpgpu_simulation_rate = 80823 (inst/sec)
gpgpu_simulation_rate = 1154 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401c40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (11,11,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,329158)
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,329158)
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,329158)
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,329158)
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,329158)
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,329158)
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,329158)
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,329158)
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,329158)
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,329158)
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,329158)
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,329158)
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,329158)
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,329158)
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,329158)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,329158)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,329158)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,329158)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,329158)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,329158)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,329158)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,329158)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,329158)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,329158)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,329158)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,329158)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,329158)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,329158)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,329158)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,329158)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,329158)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,329158)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,329158)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,329158)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,329158)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,329158)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,329158)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,329158)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,329158)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,329158)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,329158)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,329158)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,329158)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,329158)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,329158)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,329158)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,329158)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,329158)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,329158)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,329158)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,329158)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,329158)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,329158)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,329158)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,329158)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,329158)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,329158)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,329158)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,329158)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,329158)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,329158)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,329158)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,329158)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,329158)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,329158)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,329158)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,329158)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,329158)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,329158)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,329158)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,329158)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,329158)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,329158)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,329158)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,329158)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,329158)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,329158)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,329158)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,329158)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,329158)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,329158)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,329158)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,329158)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,329158)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,329158)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,329158)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,329158)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,329158)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,329158)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,329158)
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(1,1,0) tid=(3,0,0)
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(10,5,0) tid=(3,0,0)
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(10,5,0) tid=(3,0,0)
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(10,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 329658  inst.: 23417930 (ipc=766.4) sim_rate=81595 (inst/sec) elapsed = 0:0:04:47 / Wed Jan 30 01:38:14 2019
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(10,4,0) tid=(3,6,0)
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(7,6,0) tid=(3,10,0)
GPGPU-Sim uArch: cycles simulated: 330158  inst.: 23663498 (ipc=628.8) sim_rate=81880 (inst/sec) elapsed = 0:0:04:49 / Wed Jan 30 01:38:16 2019
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(1,1,0) tid=(3,12,0)
GPGPU-Sim uArch: cycles simulated: 330658  inst.: 23808042 (ipc=515.5) sim_rate=82096 (inst/sec) elapsed = 0:0:04:50 / Wed Jan 30 01:38:17 2019
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(0,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 331158  inst.: 23908138 (ipc=436.7) sim_rate=82158 (inst/sec) elapsed = 0:0:04:51 / Wed Jan 30 01:38:18 2019
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(3,1,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 331658  inst.: 23940074 (ipc=362.1) sim_rate=81986 (inst/sec) elapsed = 0:0:04:52 / Wed Jan 30 01:38:19 2019
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(8,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 332158  inst.: 24036938 (ipc=334.1) sim_rate=81758 (inst/sec) elapsed = 0:0:04:54 / Wed Jan 30 01:38:21 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3127,329158), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(3128,329158)
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(3,1,0) tid=(3,6,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3324,329158), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3325,329158)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3364,329158), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(3365,329158)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3444,329158), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(3445,329158)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3464,329158), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3465,329158)
GPGPU-Sim uArch: cycles simulated: 332658  inst.: 24204490 (ipc=334.2) sim_rate=82049 (inst/sec) elapsed = 0:0:04:55 / Wed Jan 30 01:38:22 2019
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(3,3,0) tid=(3,4,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3713,329158), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3714,329158)
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(7,0,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3834,329158), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3835,329158)
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(10,4,0) tid=(3,4,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3943,329158), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3944,329158)
GPGPU-Sim uArch: cycles simulated: 333158  inst.: 24501706 (ipc=366.7) sim_rate=82497 (inst/sec) elapsed = 0:0:04:57 / Wed Jan 30 01:38:24 2019
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4002,329158), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(4003,329158)
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(8,3,0) tid=(3,8,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4066,329158), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(4067,329158)
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(3,1,0) tid=(3,14,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (4210,329158), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4211,329158)
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(4,5,0) tid=(3,4,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4380,329158), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(4381,329158)
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(7,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 333658  inst.: 24829866 (ipc=398.9) sim_rate=83043 (inst/sec) elapsed = 0:0:04:59 / Wed Jan 30 01:38:26 2019
GPGPU-Sim uArch: Shader 8 finished CTA #3 (4604,329158), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4605,329158)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4635,329158), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(4636,329158)
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(2,9,0) tid=(3,4,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4884,329158), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(4885,329158)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (4900,329158), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4901,329158)
GPGPU-Sim uArch: cycles simulated: 334158  inst.: 25018282 (ipc=396.7) sim_rate=83394 (inst/sec) elapsed = 0:0:05:00 / Wed Jan 30 01:38:27 2019
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(6,9,0) tid=(3,4,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (5133,329158), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(5134,329158)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (5141,329158), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(5142,329158)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5147,329158), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(5148,329158)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (5203,329158), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5203,329158), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(5204,329158)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(5204,329158)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5205,329158), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(5206,329158)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5223,329158), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(5224,329158)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (5292,329158), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(5293,329158)
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(6,6,0) tid=(3,2,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5309,329158), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(5310,329158)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (5340,329158), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5341,329158)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5342,329158), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(5343,329158)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (5352,329158), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5353,329158)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (5357,329158), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5358,329158)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (5382,329158), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5383,329158)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (5393,329158), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(5394,329158)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (5394,329158), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5405,329158), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5407,329158), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (5441,329158), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5442,329158), 5 CTAs running
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(5,8,0) tid=(3,6,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5464,329158), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5466,329158), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 334658  inst.: 25251882 (ipc=403.1) sim_rate=83615 (inst/sec) elapsed = 0:0:05:02 / Wed Jan 30 01:38:29 2019
GPGPU-Sim uArch: Shader 13 finished CTA #3 (5501,329158), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (5533,329158), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5534,329158), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5550,329158), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (5589,329158), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (5608,329158), 5 CTAs running
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(10,7,0) tid=(3,4,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5612,329158), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (5613,329158), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (5614,329158), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (5714,329158), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (5736,329158), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (5738,329158), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (5744,329158), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (5758,329158), 3 CTAs running
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(3,5,0) tid=(3,10,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (5788,329158), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (5791,329158), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (5835,329158), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (5869,329158), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5874,329158), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (5898,329158), 2 CTAs running
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(8,5,0) tid=(3,8,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (5953,329158), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (5961,329158), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5963,329158), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (5966,329158), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (5983,329158), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (5990,329158), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 335158  inst.: 25562762 (ipc=421.3) sim_rate=84088 (inst/sec) elapsed = 0:0:05:04 / Wed Jan 30 01:38:31 2019
GPGPU-Sim uArch: Shader 13 finished CTA #4 (6041,329158), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (6053,329158), 2 CTAs running
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(2,10,0) tid=(3,14,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (6107,329158), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (6136,329158), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (6174,329158), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (6204,329158), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (6206,329158), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (6210,329158), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (6240,329158), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (6296,329158), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6312,329158), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (6335,329158), 2 CTAs running
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(7,7,0) tid=(3,14,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (6375,329158), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (6391,329158), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (6471,329158), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (6471,329158), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (6480,329158), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 335658  inst.: 25767146 (ipc=420.4) sim_rate=84482 (inst/sec) elapsed = 0:0:05:05 / Wed Jan 30 01:38:32 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6503,329158), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (6542,329158), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (6559,329158), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (6576,329158), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 15 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (6580,329158), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (6594,329158), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (6610,329158), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 15 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (6623,329158), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (6625,329158), 1 CTAs running
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(1,10,0) tid=(3,2,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (6719,329158), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 15 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (6726,329158), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6735,329158), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (6758,329158), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 15 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (6837,329158), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 15 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (6860,329158), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (6952,329158), 3 CTAs running
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(1,10,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 336158  inst.: 25937706 (ipc=414.7) sim_rate=84763 (inst/sec) elapsed = 0:0:05:06 / Wed Jan 30 01:38:33 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (7044,329158), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (7167,329158), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (7265,329158), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (7265,329158), 1 CTAs running
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(6,9,0) tid=(3,2,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (7384,329158), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (7420,329158), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (7421,329158), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7474,329158), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 15 '_Z12lud_internalPfii').
GPGPU-Sim uArch: cycles simulated: 336658  inst.: 26070922 (ipc=404.8) sim_rate=84921 (inst/sec) elapsed = 0:0:05:07 / Wed Jan 30 01:38:34 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (7511,329158), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 15 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (7511,329158), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 15 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7551,329158), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (7606,329158), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (7648,329158), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (7666,329158), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 15 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (7746,329158), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (7774,329158), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (7884,329158), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 15 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (7903,329158), 1 CTAs running
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(10,10,0) tid=(3,6,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (8004,329158), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (8097,329158), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 15 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (8116,329158), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 15 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (8193,329158), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 15 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (8235,329158), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 15 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (8306,329158), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 15 '_Z12lud_internalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 6.
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 15 
gpu_sim_cycle = 8307
gpu_sim_insn = 3097600
gpu_ipc =     372.8903
gpu_tot_sim_cycle = 337465
gpu_tot_sim_insn = 26132330
gpu_tot_ipc =      77.4372
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 56250
gpu_stall_icnt2sh    = 93378
gpu_total_sim_rate=85121

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 507919
	L1I_total_cache_misses = 11084
	L1I_total_cache_miss_rate = 0.0218
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6152
L1D_cache:
	L1D_cache_core[0]: Access = 137, Miss = 100, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 139, Miss = 120, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 157, Miss = 115, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[3]: Access = 166, Miss = 131, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[4]: Access = 166, Miss = 129, Miss_rate = 0.777, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 173, Miss = 116, Miss_rate = 0.671, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 170, Miss = 147, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 146, Miss = 125, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 102, Miss = 96, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 126, Miss = 78, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 132, Miss = 117, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[11]: Access = 87, Miss = 62, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 102, Miss = 94, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[13]: Access = 104, Miss = 98, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[14]: Access = 198, Miss = 139, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2105
	L1D_total_cache_misses = 1667
	L1D_total_cache_miss_rate = 0.7919
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 11
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 21135
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0008
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 581
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 21118
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 53
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1086
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 496835
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 11084
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6152
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
21005, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 
gpgpu_n_tot_thrd_icount = 30794080
gpgpu_n_tot_w_icount = 962315
gpgpu_n_stall_shd_mem = 316213
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 43855
gpgpu_n_mem_write_global = 15770
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 707840
gpgpu_n_store_insn = 252320
gpgpu_n_shmem_insn = 8378005
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 667520
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 133315
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 182898
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:400408	W0_Idle:2913138	W0_Scoreboard:1751047	W1:1885	W2:1765	W3:1645	W4:1525	W5:1405	W6:1285	W7:1165	W8:1045	W9:925	W10:805	W11:685	W12:565	W13:445	W14:325	W15:185	W16:261425	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:685235
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 350840 {8:43855,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1135440 {72:15770,}
traffic_breakdown_coretomem[INST_ACC_R] = 20640 {8:2580,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3194744 {72:43274,136:581,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 126160 {8:15770,}
traffic_breakdown_memtocore[INST_ACC_R] = 350880 {136:2580,}
maxmrqlatency = 190 
maxdqlatency = 0 
maxmflatency = 1002 
averagemflatency = 261 
max_icnt2mem_latency = 1037 
max_icnt2sh_latency = 337464 
mrq_lat_table:1771 	78 	36 	80 	38 	33 	45 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	38424 	14796 	6420 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	31722 	8401 	6332 	3982 	3713 	7104 	965 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	13565 	20985 	8967 	353 	0 	0 	0 	0 	0 	0 	0 	15 	430 	3650 	6707 	4968 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	242 	49 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626     25733         0         0      1444      3430      8754      3990      9717      4091      9738      6778      9780      8269      9762     10428 
dram[1]:      2345     26474         0         0      2920      3400      4068      4001      4450      4093      7129      6754      8231      8647      9790     10496 
dram[2]:      4686     27218         0         0      2968       853      3992      9342      4093      9730      6782      9774      8271      9756     10430      9744 
dram[3]:      7006      6717         0         0      2926      2609      4003      4070      4095      4560      6756      7131      8649      8252     10498      9848 
dram[4]:      7637      8408         0         0      1762      2657      9047      3994      9723      4164      9768      6784      9786      8290      9750     10454 
dram[5]:      8346     11002         0         0      3388      2615      4066      4005      4448      4097      7127      6758      8227      8666      9786     10510 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        8779      7884     12285      9552     17934      6246     16074      3989     11568      3444      8130      3037
dram[1]:          0         0    none      none        8277      7695      9638      9884      8404      5671      7147      3648      6704      3265      4238      3013
dram[2]:          0         0    none      none        7988      8934      9405     12238      6600     17738      3846     16004      3364     11883      3032      8693
dram[3]:          0         0    none      none        7950      8916      9444      9813      6540      7585      3634      6380      3312      6105      3010      4152
dram[4]:          0         0    none      none        7908      9096     11717      9483     17173      5785     14718      3859     10226      3361      7834      3031
dram[5]:          0         0    none      none        8258      8774      9272     10001      7734      5708      6714      3741      6470      3315      4139      3016
maximum mf latency per bank:
dram[0]:        285         0         0         0       770       547       996       715      1002       619       984       562       820       429       681       295
dram[1]:          0         0         0         0       514       580       737       779       803       649       858       474       866       388       770       285
dram[2]:          0         0         0         0       553       812       636       974       665       987       549       950       372       773       286       707
dram[3]:          0         0         0         0       541       622       639       741       654       738       434       795       402       763       288       683
dram[4]:          0         0         0         0       670       649       980       728       984       591       896       571       752       405       626       290
dram[5]:          0         0         0         0       547       639       730       721       745       506       801       476       837       387       778       296
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337465 n_nop=336745 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.00416
n_activity=4651 dram_eff=0.3019
bk0: 14a 337375i bk1: 8a 337432i bk2: 0a 337463i bk3: 0a 337464i bk4: 20a 337412i bk5: 20a 337412i bk6: 64a 337305i bk7: 64a 337193i bk8: 64a 337305i bk9: 64a 337288i bk10: 64a 337325i bk11: 64a 337305i bk12: 64a 337324i bk13: 64a 337309i bk14: 64a 337298i bk15: 64a 337312i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00226987
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337465 n_nop=336751 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.004149
n_activity=3863 dram_eff=0.3624
bk0: 12a 337424i bk1: 8a 337433i bk2: 0a 337462i bk3: 0a 337464i bk4: 20a 337411i bk5: 20a 337415i bk6: 64a 337263i bk7: 64a 337098i bk8: 64a 337316i bk9: 64a 337262i bk10: 64a 337308i bk11: 64a 337273i bk12: 64a 337309i bk13: 64a 337292i bk14: 64a 337305i bk15: 64a 337295i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00852829
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337465 n_nop=336747 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.004172
n_activity=4518 dram_eff=0.3116
bk0: 12a 337426i bk1: 8a 337434i bk2: 0a 337461i bk3: 0a 337462i bk4: 20a 337408i bk5: 24a 337405i bk6: 64a 337297i bk7: 64a 337216i bk8: 64a 337316i bk9: 64a 337299i bk10: 64a 337305i bk11: 64a 337321i bk12: 64a 337321i bk13: 64a 337309i bk14: 64a 337318i bk15: 64a 337297i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00263435
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337465 n_nop=336751 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.004149
n_activity=3938 dram_eff=0.3555
bk0: 8a 337432i bk1: 8a 337434i bk2: 0a 337464i bk3: 0a 337465i bk4: 20a 337415i bk5: 24a 337409i bk6: 64a 337248i bk7: 64a 337146i bk8: 64a 337296i bk9: 64a 337275i bk10: 64a 337303i bk11: 64a 337293i bk12: 64a 337308i bk13: 64a 337283i bk14: 64a 337306i bk15: 64a 337297i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00887499
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337465 n_nop=336751 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.004149
n_activity=4515 dram_eff=0.3101
bk0: 8a 337435i bk1: 8a 337434i bk2: 0a 337461i bk3: 0a 337464i bk4: 20a 337413i bk5: 24a 337401i bk6: 64a 337309i bk7: 64a 337211i bk8: 64a 337305i bk9: 64a 337323i bk10: 64a 337325i bk11: 64a 337303i bk12: 64a 337322i bk13: 64a 337301i bk14: 64a 337296i bk15: 64a 337310i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00190538
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337465 n_nop=336751 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.004149
n_activity=3937 dram_eff=0.3556
bk0: 8a 337434i bk1: 8a 337435i bk2: 0a 337463i bk3: 0a 337465i bk4: 20a 337412i bk5: 24a 337403i bk6: 64a 337269i bk7: 64a 337104i bk8: 64a 337314i bk9: 64a 337286i bk10: 64a 337314i bk11: 64a 337282i bk12: 64a 337312i bk13: 64a 337300i bk14: 64a 337295i bk15: 64a 337289i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.008552

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6489, Miss = 177, Miss_rate = 0.027, Pending_hits = 37, Reservation_fails = 266
L2_cache_bank[1]: Access = 4439, Miss = 174, Miss_rate = 0.039, Pending_hits = 55, Reservation_fails = 95
L2_cache_bank[2]: Access = 5257, Miss = 176, Miss_rate = 0.033, Pending_hits = 56, Reservation_fails = 97
L2_cache_bank[3]: Access = 4437, Miss = 174, Miss_rate = 0.039, Pending_hits = 45, Reservation_fails = 190
L2_cache_bank[4]: Access = 4619, Miss = 176, Miss_rate = 0.038, Pending_hits = 55, Reservation_fails = 56
L2_cache_bank[5]: Access = 6529, Miss = 176, Miss_rate = 0.027, Pending_hits = 37, Reservation_fails = 190
L2_cache_bank[6]: Access = 4473, Miss = 174, Miss_rate = 0.039, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[7]: Access = 5284, Miss = 176, Miss_rate = 0.033, Pending_hits = 73, Reservation_fails = 190
L2_cache_bank[8]: Access = 6344, Miss = 174, Miss_rate = 0.027, Pending_hits = 31, Reservation_fails = 32
L2_cache_bank[9]: Access = 4630, Miss = 176, Miss_rate = 0.038, Pending_hits = 60, Reservation_fails = 190
L2_cache_bank[10]: Access = 5093, Miss = 174, Miss_rate = 0.034, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[11]: Access = 4626, Miss = 176, Miss_rate = 0.038, Pending_hits = 44, Reservation_fails = 190
L2_total_cache_accesses = 62220
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0338
L2_total_cache_pending_hits = 579
L2_total_cache_reservation_fails = 1496
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 41281
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 526
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15770
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2473
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1496
L2_cache_data_port_util = 0.031
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=161442
icnt_total_pkts_simt_to_mem=93760
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 56.8167
	minimum = 6
	maximum = 623
Network latency average = 33.3972
	minimum = 6
	maximum = 406
Slowest packet = 109873
Flit latency average = 23.3476
	minimum = 6
	maximum = 406
Slowest flit = 230694
Fragmentation average = 0.0324933
	minimum = 0
	maximum = 237
Injected packet rate average = 0.0697047
	minimum = 0 (at node 20)
	maximum = 0.14542 (at node 17)
Accepted packet rate average = 0.0697047
	minimum = 0 (at node 20)
	maximum = 0.14542 (at node 17)
Injected flit rate average = 0.140069
	minimum = 0 (at node 20)
	maximum = 0.400144 (at node 17)
Accepted flit rate average= 0.140069
	minimum = 0 (at node 20)
	maximum = 0.215481 (at node 12)
Injected packet length average = 2.00947
Accepted packet length average = 2.00947
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.9718 (15 samples)
	minimum = 6 (15 samples)
	maximum = 241.333 (15 samples)
Network latency average = 14.7769 (15 samples)
	minimum = 6 (15 samples)
	maximum = 153.733 (15 samples)
Flit latency average = 11.1068 (15 samples)
	minimum = 6 (15 samples)
	maximum = 152.4 (15 samples)
Fragmentation average = 0.00661183 (15 samples)
	minimum = 0 (15 samples)
	maximum = 45 (15 samples)
Injected packet rate average = 0.0282042 (15 samples)
	minimum = 0.0178268 (15 samples)
	maximum = 0.0469825 (15 samples)
Accepted packet rate average = 0.0282042 (15 samples)
	minimum = 0.0178268 (15 samples)
	maximum = 0.0469825 (15 samples)
Injected flit rate average = 0.057178 (15 samples)
	minimum = 0.0268528 (15 samples)
	maximum = 0.133786 (15 samples)
Accepted flit rate average = 0.057178 (15 samples)
	minimum = 0.0322675 (15 samples)
	maximum = 0.0810233 (15 samples)
Injected packet size average = 2.02729 (15 samples)
Accepted packet size average = 2.02729 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 7 sec (307 sec)
gpgpu_simulation_rate = 85121 (inst/sec)
gpgpu_simulation_rate = 1099 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401d40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,337465)
GPGPU-Sim uArch: cycles simulated: 337965  inst.: 26132586 (ipc= 0.5) sim_rate=84846 (inst/sec) elapsed = 0:0:05:08 / Wed Jan 30 01:38:35 2019
GPGPU-Sim uArch: cycles simulated: 341465  inst.: 26134106 (ipc= 0.4) sim_rate=84576 (inst/sec) elapsed = 0:0:05:09 / Wed Jan 30 01:38:36 2019
GPGPU-Sim uArch: cycles simulated: 345465  inst.: 26142478 (ipc= 1.3) sim_rate=84330 (inst/sec) elapsed = 0:0:05:10 / Wed Jan 30 01:38:37 2019
GPGPU-Sim uArch: cycles simulated: 349465  inst.: 26149376 (ipc= 1.4) sim_rate=84081 (inst/sec) elapsed = 0:0:05:11 / Wed Jan 30 01:38:38 2019
GPGPU-Sim uArch: cycles simulated: 353465  inst.: 26153796 (ipc= 1.3) sim_rate=83826 (inst/sec) elapsed = 0:0:05:12 / Wed Jan 30 01:38:39 2019
GPGPU-Sim uArch: cycles simulated: 357465  inst.: 26156473 (ipc= 1.2) sim_rate=83567 (inst/sec) elapsed = 0:0:05:13 / Wed Jan 30 01:38:40 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (23037,337465), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 16 '_Z12lud_diagonalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 4.
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 16 
gpu_sim_cycle = 23038
gpu_sim_insn = 26018
gpu_ipc =       1.1294
gpu_tot_sim_cycle = 360503
gpu_tot_sim_insn = 26158348
gpu_tot_ipc =      72.5607
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 56250
gpu_stall_icnt2sh    = 93378
gpu_total_sim_rate=83572

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 509965
	L1I_total_cache_misses = 11101
	L1I_total_cache_miss_rate = 0.0218
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6152
L1D_cache:
	L1D_cache_core[0]: Access = 137, Miss = 100, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 139, Miss = 120, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 157, Miss = 115, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[3]: Access = 166, Miss = 131, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[4]: Access = 166, Miss = 129, Miss_rate = 0.777, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 173, Miss = 116, Miss_rate = 0.671, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 170, Miss = 147, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 146, Miss = 125, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 102, Miss = 96, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 126, Miss = 78, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 132, Miss = 117, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[11]: Access = 87, Miss = 62, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 102, Miss = 94, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[13]: Access = 104, Miss = 98, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[14]: Access = 198, Miss = 139, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2105
	L1D_total_cache_misses = 1667
	L1D_total_cache_miss_rate = 0.7919
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 11
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 21141
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0008
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 581
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 21124
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 53
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1086
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 498864
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 11101
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6152
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
21005, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 
gpgpu_n_tot_thrd_icount = 30910880
gpgpu_n_tot_w_icount = 965965
gpgpu_n_stall_shd_mem = 316759
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 43871
gpgpu_n_mem_write_global = 15785
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 708096
gpgpu_n_store_insn = 252560
gpgpu_n_shmem_insn = 8382806
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 667616
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 133861
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 182898
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:400408	W0_Idle:2941021	W0_Scoreboard:1765618	W1:2262	W2:2118	W3:1974	W4:1830	W5:1686	W6:1542	W7:1398	W8:1254	W9:1110	W10:966	W11:822	W12:678	W13:534	W14:390	W15:222	W16:261944	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:685235
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 350968 {8:43871,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1136520 {72:15785,}
traffic_breakdown_coretomem[INST_ACC_R] = 20776 {8:2597,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3195896 {72:43290,136:581,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 126280 {8:15785,}
traffic_breakdown_memtocore[INST_ACC_R] = 353192 {136:2597,}
maxmrqlatency = 190 
maxdqlatency = 0 
maxmflatency = 1002 
averagemflatency = 261 
max_icnt2mem_latency = 1037 
max_icnt2sh_latency = 360502 
mrq_lat_table:1771 	78 	36 	80 	38 	33 	45 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	38455 	14796 	6420 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	31770 	8401 	6332 	3982 	3713 	7104 	965 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	13581 	20985 	8967 	353 	0 	0 	0 	0 	0 	0 	0 	15 	430 	3650 	6707 	4983 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	254 	49 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626     25733         0         0      1444      3430      8754      3990      9717      4091      9738      6778      9780      8269      9762     10428 
dram[1]:      2345     26474         0         0      2920      3400      4068      4001      4450      4093      7129      6754      8231      8647      9790     10496 
dram[2]:      4686     27218         0         0      2968       853      3992      9342      4093      9730      6782      9774      8271      9756     10430      9744 
dram[3]:      7006      6717         0         0      2926      2609      4003      4070      4095      4560      6756      7131      8649      8252     10498      9848 
dram[4]:      7637      8408         0         0      1762      2657      9047      3994      9723      4164      9768      6784      9786      8290      9750     10454 
dram[5]:      8346     11002         0         0      3388      2615      4066      4005      4448      4097      7127      6758      8227      8666      9786     10510 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        8779      7884     12285      9552     17934      6246     16074      3989     11568      3444      8130      3037
dram[1]:          0         0    none      none        8277      7695      9638      9884      8448      5671      7147      3648      6704      3265      4238      3013
dram[2]:          0         0    none      none        7988      8934      9405     12238      6600     17738      3846     16004      3364     11883      3032      8693
dram[3]:          0         0    none      none        7950      8916      9444      9813      6540      7629      3634      6380      3312      6105      3010      4152
dram[4]:          0         0    none      none        7908      9096     11717      9483     17173      5785     14718      3859     10226      3361      7834      3031
dram[5]:          0         0    none      none        8258      8774      9272     10001      7783      5708      6714      3741      6470      3315      4139      3016
maximum mf latency per bank:
dram[0]:        285         0         0         0       770       547       996       715      1002       619       984       562       820       429       681       295
dram[1]:          0         0         0         0       514       580       737       779       803       649       858       474       866       388       770       285
dram[2]:          0         0         0         0       553       812       636       974       665       987       549       950       372       773       286       707
dram[3]:          0         0         0         0       541       622       639       741       654       738       434       795       402       763       288       683
dram[4]:          0         0         0         0       670       649       980       728       984       591       896       571       752       405       626       290
dram[5]:          0         0         0         0       547       639       730       721       745       506       801       476       837       387       778       296
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=360503 n_nop=359783 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.003895
n_activity=4651 dram_eff=0.3019
bk0: 14a 360413i bk1: 8a 360470i bk2: 0a 360501i bk3: 0a 360502i bk4: 20a 360450i bk5: 20a 360450i bk6: 64a 360343i bk7: 64a 360231i bk8: 64a 360343i bk9: 64a 360326i bk10: 64a 360363i bk11: 64a 360343i bk12: 64a 360362i bk13: 64a 360347i bk14: 64a 360336i bk15: 64a 360350i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00212481
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=360503 n_nop=359789 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003883
n_activity=3863 dram_eff=0.3624
bk0: 12a 360462i bk1: 8a 360471i bk2: 0a 360500i bk3: 0a 360502i bk4: 20a 360449i bk5: 20a 360453i bk6: 64a 360301i bk7: 64a 360136i bk8: 64a 360354i bk9: 64a 360300i bk10: 64a 360346i bk11: 64a 360311i bk12: 64a 360347i bk13: 64a 360330i bk14: 64a 360343i bk15: 64a 360333i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00798329
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=360503 n_nop=359785 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.003906
n_activity=4518 dram_eff=0.3116
bk0: 12a 360464i bk1: 8a 360472i bk2: 0a 360499i bk3: 0a 360500i bk4: 20a 360446i bk5: 24a 360443i bk6: 64a 360335i bk7: 64a 360254i bk8: 64a 360354i bk9: 64a 360337i bk10: 64a 360343i bk11: 64a 360359i bk12: 64a 360359i bk13: 64a 360347i bk14: 64a 360356i bk15: 64a 360335i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.002466
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=360503 n_nop=359789 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003883
n_activity=3938 dram_eff=0.3555
bk0: 8a 360470i bk1: 8a 360472i bk2: 0a 360502i bk3: 0a 360503i bk4: 20a 360453i bk5: 24a 360447i bk6: 64a 360286i bk7: 64a 360184i bk8: 64a 360334i bk9: 64a 360313i bk10: 64a 360341i bk11: 64a 360331i bk12: 64a 360346i bk13: 64a 360321i bk14: 64a 360344i bk15: 64a 360335i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00830784
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=360503 n_nop=359789 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003883
n_activity=4515 dram_eff=0.3101
bk0: 8a 360473i bk1: 8a 360472i bk2: 0a 360499i bk3: 0a 360502i bk4: 20a 360451i bk5: 24a 360439i bk6: 64a 360347i bk7: 64a 360249i bk8: 64a 360343i bk9: 64a 360361i bk10: 64a 360363i bk11: 64a 360341i bk12: 64a 360360i bk13: 64a 360339i bk14: 64a 360334i bk15: 64a 360348i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00178362
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=360503 n_nop=359789 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003883
n_activity=3937 dram_eff=0.3556
bk0: 8a 360472i bk1: 8a 360473i bk2: 0a 360501i bk3: 0a 360503i bk4: 20a 360450i bk5: 24a 360441i bk6: 64a 360307i bk7: 64a 360142i bk8: 64a 360352i bk9: 64a 360324i bk10: 64a 360352i bk11: 64a 360320i bk12: 64a 360350i bk13: 64a 360338i bk14: 64a 360333i bk15: 64a 360327i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00800548

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6491, Miss = 177, Miss_rate = 0.027, Pending_hits = 37, Reservation_fails = 266
L2_cache_bank[1]: Access = 4441, Miss = 174, Miss_rate = 0.039, Pending_hits = 55, Reservation_fails = 95
L2_cache_bank[2]: Access = 5269, Miss = 176, Miss_rate = 0.033, Pending_hits = 56, Reservation_fails = 97
L2_cache_bank[3]: Access = 4439, Miss = 174, Miss_rate = 0.039, Pending_hits = 45, Reservation_fails = 190
L2_cache_bank[4]: Access = 4621, Miss = 176, Miss_rate = 0.038, Pending_hits = 55, Reservation_fails = 56
L2_cache_bank[5]: Access = 6530, Miss = 176, Miss_rate = 0.027, Pending_hits = 37, Reservation_fails = 190
L2_cache_bank[6]: Access = 4475, Miss = 174, Miss_rate = 0.039, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[7]: Access = 5294, Miss = 176, Miss_rate = 0.033, Pending_hits = 73, Reservation_fails = 190
L2_cache_bank[8]: Access = 6346, Miss = 174, Miss_rate = 0.027, Pending_hits = 31, Reservation_fails = 32
L2_cache_bank[9]: Access = 4630, Miss = 176, Miss_rate = 0.038, Pending_hits = 60, Reservation_fails = 190
L2_cache_bank[10]: Access = 5106, Miss = 174, Miss_rate = 0.034, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[11]: Access = 4626, Miss = 176, Miss_rate = 0.038, Pending_hits = 44, Reservation_fails = 190
L2_total_cache_accesses = 62268
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0338
L2_total_cache_pending_hits = 579
L2_total_cache_reservation_fails = 1496
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 41297
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 526
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15785
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2490
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1496
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=161590
icnt_total_pkts_simt_to_mem=93838
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.35417
	minimum = 6
	maximum = 10
Network latency average = 7.35417
	minimum = 6
	maximum = 10
Slowest packet = 124441
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 255202
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000154334
	minimum = 0 (at node 0)
	maximum = 0.00208351 (at node 4)
Accepted packet rate average = 0.000154334
	minimum = 0 (at node 0)
	maximum = 0.00208351 (at node 4)
Injected flit rate average = 0.000363329
	minimum = 0 (at node 0)
	maximum = 0.00338571 (at node 4)
Accepted flit rate average= 0.000363329
	minimum = 0 (at node 0)
	maximum = 0.00642417 (at node 4)
Injected packet length average = 2.35417
Accepted packet length average = 2.35417
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.1207 (16 samples)
	minimum = 6 (16 samples)
	maximum = 226.875 (16 samples)
Network latency average = 14.313 (16 samples)
	minimum = 6 (16 samples)
	maximum = 144.75 (16 samples)
Flit latency average = 10.7876 (16 samples)
	minimum = 6 (16 samples)
	maximum = 143.25 (16 samples)
Fragmentation average = 0.00619859 (16 samples)
	minimum = 0 (16 samples)
	maximum = 42.1875 (16 samples)
Injected packet rate average = 0.0264511 (16 samples)
	minimum = 0.0167127 (16 samples)
	maximum = 0.0441763 (16 samples)
Accepted packet rate average = 0.0264511 (16 samples)
	minimum = 0.0167127 (16 samples)
	maximum = 0.0441763 (16 samples)
Injected flit rate average = 0.0536271 (16 samples)
	minimum = 0.0251745 (16 samples)
	maximum = 0.125636 (16 samples)
Accepted flit rate average = 0.0536271 (16 samples)
	minimum = 0.0302508 (16 samples)
	maximum = 0.0763609 (16 samples)
Injected packet size average = 2.0274 (16 samples)
Accepted packet size average = 2.0274 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 13 sec (313 sec)
gpgpu_simulation_rate = 83572 (inst/sec)
gpgpu_simulation_rate = 1151 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401cc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (10,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,360503)
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,360503)
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,360503)
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,360503)
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,360503)
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,360503)
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,360503)
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,360503)
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,360503)
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,360503)
GPGPU-Sim uArch: cycles simulated: 361003  inst.: 26163228 (ipc= 9.8) sim_rate=83322 (inst/sec) elapsed = 0:0:05:14 / Wed Jan 30 01:38:41 2019
GPGPU-Sim uArch: cycles simulated: 362503  inst.: 26168524 (ipc= 5.1) sim_rate=83074 (inst/sec) elapsed = 0:0:05:15 / Wed Jan 30 01:38:42 2019
GPGPU-Sim uArch: cycles simulated: 364503  inst.: 26176732 (ipc= 4.6) sim_rate=82837 (inst/sec) elapsed = 0:0:05:16 / Wed Jan 30 01:38:43 2019
GPGPU-Sim uArch: cycles simulated: 366003  inst.: 26182748 (ipc= 4.4) sim_rate=82595 (inst/sec) elapsed = 0:0:05:17 / Wed Jan 30 01:38:44 2019
GPGPU-Sim uArch: cycles simulated: 368003  inst.: 26190524 (ipc= 4.3) sim_rate=82360 (inst/sec) elapsed = 0:0:05:18 / Wed Jan 30 01:38:45 2019
GPGPU-Sim uArch: cycles simulated: 370003  inst.: 26196604 (ipc= 4.0) sim_rate=82121 (inst/sec) elapsed = 0:0:05:19 / Wed Jan 30 01:38:46 2019
GPGPU-Sim uArch: cycles simulated: 371503  inst.: 26214748 (ipc= 5.1) sim_rate=81921 (inst/sec) elapsed = 0:0:05:20 / Wed Jan 30 01:38:47 2019
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(0,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 373003  inst.: 26264780 (ipc= 8.5) sim_rate=81821 (inst/sec) elapsed = 0:0:05:21 / Wed Jan 30 01:38:48 2019
GPGPU-Sim uArch: cycles simulated: 374503  inst.: 26314620 (ipc=11.2) sim_rate=81722 (inst/sec) elapsed = 0:0:05:22 / Wed Jan 30 01:38:49 2019
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(0,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 376003  inst.: 26364524 (ipc=13.3) sim_rate=81623 (inst/sec) elapsed = 0:0:05:23 / Wed Jan 30 01:38:50 2019
GPGPU-Sim uArch: cycles simulated: 377503  inst.: 26414252 (ipc=15.1) sim_rate=81525 (inst/sec) elapsed = 0:0:05:24 / Wed Jan 30 01:38:51 2019
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(8,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 379503  inst.: 26472156 (ipc=16.5) sim_rate=81452 (inst/sec) elapsed = 0:0:05:25 / Wed Jan 30 01:38:52 2019
GPGPU-Sim uArch: cycles simulated: 381003  inst.: 26508828 (ipc=17.1) sim_rate=81315 (inst/sec) elapsed = 0:0:05:26 / Wed Jan 30 01:38:53 2019
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(2,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 382503  inst.: 26549468 (ipc=17.8) sim_rate=81191 (inst/sec) elapsed = 0:0:05:27 / Wed Jan 30 01:38:54 2019
GPGPU-Sim uArch: cycles simulated: 384003  inst.: 26590284 (ipc=18.4) sim_rate=81067 (inst/sec) elapsed = 0:0:05:28 / Wed Jan 30 01:38:55 2019
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(5,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 385503  inst.: 26631116 (ipc=18.9) sim_rate=80945 (inst/sec) elapsed = 0:0:05:29 / Wed Jan 30 01:38:56 2019
GPGPU-Sim uArch: cycles simulated: 387003  inst.: 26671820 (ipc=19.4) sim_rate=80823 (inst/sec) elapsed = 0:0:05:30 / Wed Jan 30 01:38:57 2019
GPGPU-Sim uArch: cycles simulated: 388503  inst.: 26713916 (ipc=19.8) sim_rate=80706 (inst/sec) elapsed = 0:0:05:31 / Wed Jan 30 01:38:58 2019
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(5,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 390003  inst.: 26755884 (ipc=20.3) sim_rate=80590 (inst/sec) elapsed = 0:0:05:32 / Wed Jan 30 01:38:59 2019
GPGPU-Sim uArch: cycles simulated: 392003  inst.: 26778956 (ipc=19.7) sim_rate=80417 (inst/sec) elapsed = 0:0:05:33 / Wed Jan 30 01:39:00 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (32313,360503), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 17 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (32319,360503), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 17 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (32438,360503), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 17 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (32445,360503), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 17 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (32450,360503), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 17 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (32457,360503), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 17 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (32464,360503), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 17 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (32472,360503), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 17 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (32475,360503), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 17 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (32481,360503), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 17 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 13.
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 17 
gpu_sim_cycle = 32482
gpu_sim_insn = 632960
gpu_ipc =      19.4865
gpu_tot_sim_cycle = 392985
gpu_tot_sim_insn = 26791308
gpu_tot_ipc =      68.1739
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 56250
gpu_stall_icnt2sh    = 93395
gpu_total_sim_rate=80454

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 532543
	L1I_total_cache_misses = 11419
	L1I_total_cache_miss_rate = 0.0214
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6152
L1D_cache:
	L1D_cache_core[0]: Access = 137, Miss = 100, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 139, Miss = 120, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 157, Miss = 115, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[3]: Access = 166, Miss = 131, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[4]: Access = 166, Miss = 129, Miss_rate = 0.777, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 173, Miss = 116, Miss_rate = 0.671, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 170, Miss = 147, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 146, Miss = 125, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 102, Miss = 96, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 126, Miss = 78, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 132, Miss = 117, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[11]: Access = 87, Miss = 62, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 102, Miss = 94, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[13]: Access = 104, Miss = 98, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[14]: Access = 198, Miss = 139, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2105
	L1D_total_cache_misses = 1667
	L1D_total_cache_miss_rate = 0.7919
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 11
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 21231
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0008
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 581
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 21214
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 53
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1086
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 521124
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 11419
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6152
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
21005, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 800, 
gpgpu_n_tot_thrd_icount = 32191200
gpgpu_n_tot_w_icount = 1005975
gpgpu_n_stall_shd_mem = 336849
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 44351
gpgpu_n_mem_write_global = 16095
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 715776
gpgpu_n_store_insn = 257520
gpgpu_n_shmem_insn = 8523126
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 669216
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 153951
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 182898
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:400408	W0_Idle:3337314	W0_Scoreboard:1977973	W1:2262	W2:2118	W3:1974	W4:1830	W5:1686	W6:1542	W7:1398	W8:1254	W9:1110	W10:966	W11:822	W12:678	W13:534	W14:390	W15:222	W16:301764	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:685425
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 354808 {8:44351,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1158840 {72:16095,}
traffic_breakdown_coretomem[INST_ACC_R] = 23320 {8:2915,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3230456 {72:43770,136:581,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 128760 {8:16095,}
traffic_breakdown_memtocore[INST_ACC_R] = 396440 {136:2915,}
maxmrqlatency = 190 
maxdqlatency = 0 
maxmflatency = 1002 
averagemflatency = 260 
max_icnt2mem_latency = 1037 
max_icnt2sh_latency = 392984 
mrq_lat_table:1771 	78 	36 	80 	38 	33 	45 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	39245 	14796 	6420 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	32869 	8410 	6332 	3982 	3713 	7104 	965 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	14061 	20985 	8967 	353 	0 	0 	0 	0 	0 	0 	0 	15 	430 	3650 	6707 	5293 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	279 	49 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626     25733         0         0      1444      3430      8754      3990      9717      4091      9738      6778      9780      8269      9762     10428 
dram[1]:      2345     26474         0         0      2920      3400      4068      4001      4450      4093      7129      6754      8231      8647      9790     10496 
dram[2]:      4686     27218         0         0      2968       853      3992      9342      4093      9730      6782      9774      8271      9756     10430      9744 
dram[3]:      7006      6717         0         0      2926      2609      4003      4070      4095      4560      6756      7131      8649      8252     10498      9848 
dram[4]:      7637      8408         0         0      1762      2657      9047      3994      9723      4164      9768      6784      9786      8290      9750     10454 
dram[5]:      8346     11002         0         0      3388      2615      4066      4005      4448      4097      7127      6758      8227      8666      9786     10510 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        8779      7884     12285      9552     17934      6439     16074      3989     11568      3444      8130      3037
dram[1]:          0         0    none      none        8277      7695      9638      9884      8799      5863      7287      3648      6844      3265      4378      3013
dram[2]:          0         0    none      none        7988      8934      9405     12238      6775     17738      3846     16004      3364     11883      3032      8693
dram[3]:          0         0    none      none        7950      8916      9444      9813      6715      7988      3634      6520      3312      6245      3010      4292
dram[4]:          0         0    none      none        7908      9096     11717      9483     17173      5960     14718      3859     10226      3361      7834      3031
dram[5]:          0         0    none      none        8258      8774      9272     10001      8185      5884      6854      3741      6611      3315      4280      3016
maximum mf latency per bank:
dram[0]:        285         0         0         0       770       547       996       715      1002       619       984       562       820       429       681       295
dram[1]:          0         0         0         0       514       580       737       779       803       649       858       474       866       388       770       285
dram[2]:          0         0         0         0       553       812       636       974       665       987       549       950       372       773       286       707
dram[3]:          0         0         0         0       541       622       639       741       654       738       434       795       402       763       288       683
dram[4]:          0         0         0         0       670       649       980       728       984       591       896       571       752       405       626       290
dram[5]:          0         0         0         0       547       639       730       721       745       506       801       476       837       387       778       296
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=392985 n_nop=392265 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.003573
n_activity=4651 dram_eff=0.3019
bk0: 14a 392895i bk1: 8a 392952i bk2: 0a 392983i bk3: 0a 392984i bk4: 20a 392932i bk5: 20a 392932i bk6: 64a 392825i bk7: 64a 392713i bk8: 64a 392825i bk9: 64a 392808i bk10: 64a 392845i bk11: 64a 392825i bk12: 64a 392844i bk13: 64a 392829i bk14: 64a 392818i bk15: 64a 392832i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00194918
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=392985 n_nop=392271 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003562
n_activity=3863 dram_eff=0.3624
bk0: 12a 392944i bk1: 8a 392953i bk2: 0a 392982i bk3: 0a 392984i bk4: 20a 392931i bk5: 20a 392935i bk6: 64a 392783i bk7: 64a 392618i bk8: 64a 392836i bk9: 64a 392782i bk10: 64a 392828i bk11: 64a 392793i bk12: 64a 392829i bk13: 64a 392812i bk14: 64a 392825i bk15: 64a 392815i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00732343
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=392985 n_nop=392267 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.003583
n_activity=4518 dram_eff=0.3116
bk0: 12a 392946i bk1: 8a 392954i bk2: 0a 392981i bk3: 0a 392982i bk4: 20a 392928i bk5: 24a 392925i bk6: 64a 392817i bk7: 64a 392736i bk8: 64a 392836i bk9: 64a 392819i bk10: 64a 392825i bk11: 64a 392841i bk12: 64a 392841i bk13: 64a 392829i bk14: 64a 392838i bk15: 64a 392817i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00226217
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=392985 n_nop=392271 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003562
n_activity=3938 dram_eff=0.3555
bk0: 8a 392952i bk1: 8a 392954i bk2: 0a 392984i bk3: 0a 392985i bk4: 20a 392935i bk5: 24a 392929i bk6: 64a 392768i bk7: 64a 392666i bk8: 64a 392816i bk9: 64a 392795i bk10: 64a 392823i bk11: 64a 392813i bk12: 64a 392828i bk13: 64a 392803i bk14: 64a 392826i bk15: 64a 392817i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00762116
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=392985 n_nop=392271 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003562
n_activity=4515 dram_eff=0.3101
bk0: 8a 392955i bk1: 8a 392954i bk2: 0a 392981i bk3: 0a 392984i bk4: 20a 392933i bk5: 24a 392921i bk6: 64a 392829i bk7: 64a 392731i bk8: 64a 392825i bk9: 64a 392843i bk10: 64a 392845i bk11: 64a 392823i bk12: 64a 392842i bk13: 64a 392821i bk14: 64a 392816i bk15: 64a 392830i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00163619
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=392985 n_nop=392271 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003562
n_activity=3937 dram_eff=0.3556
bk0: 8a 392954i bk1: 8a 392955i bk2: 0a 392983i bk3: 0a 392985i bk4: 20a 392932i bk5: 24a 392923i bk6: 64a 392789i bk7: 64a 392624i bk8: 64a 392834i bk9: 64a 392806i bk10: 64a 392834i bk11: 64a 392802i bk12: 64a 392832i bk13: 64a 392820i bk14: 64a 392815i bk15: 64a 392809i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00734379

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6511, Miss = 177, Miss_rate = 0.027, Pending_hits = 37, Reservation_fails = 266
L2_cache_bank[1]: Access = 4505, Miss = 174, Miss_rate = 0.039, Pending_hits = 55, Reservation_fails = 95
L2_cache_bank[2]: Access = 5465, Miss = 176, Miss_rate = 0.032, Pending_hits = 56, Reservation_fails = 97
L2_cache_bank[3]: Access = 4503, Miss = 174, Miss_rate = 0.039, Pending_hits = 45, Reservation_fails = 190
L2_cache_bank[4]: Access = 4681, Miss = 176, Miss_rate = 0.038, Pending_hits = 55, Reservation_fails = 56
L2_cache_bank[5]: Access = 6568, Miss = 176, Miss_rate = 0.027, Pending_hits = 37, Reservation_fails = 190
L2_cache_bank[6]: Access = 4535, Miss = 174, Miss_rate = 0.038, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[7]: Access = 5512, Miss = 176, Miss_rate = 0.032, Pending_hits = 73, Reservation_fails = 190
L2_cache_bank[8]: Access = 6366, Miss = 174, Miss_rate = 0.027, Pending_hits = 31, Reservation_fails = 32
L2_cache_bank[9]: Access = 4710, Miss = 176, Miss_rate = 0.037, Pending_hits = 60, Reservation_fails = 190
L2_cache_bank[10]: Access = 5314, Miss = 174, Miss_rate = 0.033, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[11]: Access = 4706, Miss = 176, Miss_rate = 0.037, Pending_hits = 44, Reservation_fails = 190
L2_total_cache_accesses = 63376
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0332
L2_total_cache_pending_hits = 579
L2_total_cache_reservation_fails = 1496
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 41777
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 526
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16095
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2808
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1496
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=164930
icnt_total_pkts_simt_to_mem=95566
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.45081
	minimum = 6
	maximum = 20
Network latency average = 7.43141
	minimum = 6
	maximum = 20
Slowest packet = 124543
Flit latency average = 6.17561
	minimum = 6
	maximum = 20
Slowest flit = 255435
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00252676
	minimum = 0 (at node 0)
	maximum = 0.00671141 (at node 22)
Accepted packet rate average = 0.00252676
	minimum = 0 (at node 0)
	maximum = 0.00671141 (at node 22)
Injected flit rate average = 0.0057787
	minimum = 0 (at node 0)
	maximum = 0.0186565 (at node 22)
Accepted flit rate average= 0.0057787
	minimum = 0 (at node 0)
	maximum = 0.0106521 (at node 22)
Injected packet length average = 2.287
Accepted packet length average = 2.287
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.3755 (17 samples)
	minimum = 6 (17 samples)
	maximum = 214.706 (17 samples)
Network latency average = 13.9082 (17 samples)
	minimum = 6 (17 samples)
	maximum = 137.412 (17 samples)
Flit latency average = 10.5163 (17 samples)
	minimum = 6 (17 samples)
	maximum = 136 (17 samples)
Fragmentation average = 0.00583397 (17 samples)
	minimum = 0 (17 samples)
	maximum = 39.7059 (17 samples)
Injected packet rate average = 0.0250438 (17 samples)
	minimum = 0.0157296 (17 samples)
	maximum = 0.0419725 (17 samples)
Accepted packet rate average = 0.0250438 (17 samples)
	minimum = 0.0157296 (17 samples)
	maximum = 0.0419725 (17 samples)
Injected flit rate average = 0.0508125 (17 samples)
	minimum = 0.0236937 (17 samples)
	maximum = 0.119343 (17 samples)
Accepted flit rate average = 0.0508125 (17 samples)
	minimum = 0.0284714 (17 samples)
	maximum = 0.0724956 (17 samples)
Injected packet size average = 2.02895 (17 samples)
Accepted packet size average = 2.02895 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 33 sec (333 sec)
gpgpu_simulation_rate = 80454 (inst/sec)
gpgpu_simulation_rate = 1180 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401c40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (10,10,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,392985)
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,392985)
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,392985)
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,392985)
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,392985)
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,392985)
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,392985)
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,392985)
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,392985)
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,392985)
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,392985)
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,392985)
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,392985)
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,392985)
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,392985)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,392985)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,392985)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,392985)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,392985)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,392985)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,392985)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,392985)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,392985)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,392985)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,392985)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,392985)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,392985)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,392985)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,392985)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,392985)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,392985)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,392985)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,392985)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,392985)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,392985)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,392985)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,392985)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,392985)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,392985)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,392985)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,392985)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,392985)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,392985)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,392985)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,392985)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,392985)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,392985)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,392985)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,392985)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,392985)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,392985)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,392985)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,392985)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,392985)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,392985)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,392985)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,392985)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,392985)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,392985)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,392985)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,392985)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,392985)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,392985)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,392985)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,392985)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,392985)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,392985)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,392985)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,392985)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,392985)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,392985)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,392985)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,392985)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,392985)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,392985)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,392985)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,392985)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,392985)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,392985)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,392985)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,392985)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,392985)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,392985)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,392985)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,392985)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,392985)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,392985)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,392985)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,392985)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,392985)
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(5,2,0) tid=(7,5,0)
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(3,3,0) tid=(7,9,0)
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(7,1,0) tid=(7,5,0)
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(2,2,0) tid=(7,9,0)
GPGPU-Sim uArch: cycles simulated: 393485  inst.: 27177740 (ipc=772.9) sim_rate=81127 (inst/sec) elapsed = 0:0:05:35 / Wed Jan 30 01:39:02 2019
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(4,6,0) tid=(7,1,0)
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(9,6,0) tid=(7,9,0)
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(8,4,0) tid=(7,9,0)
GPGPU-Sim uArch: cycles simulated: 393985  inst.: 27431884 (ipc=640.6) sim_rate=81400 (inst/sec) elapsed = 0:0:05:37 / Wed Jan 30 01:39:04 2019
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(1,0,0) tid=(7,1,0)
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(0,0,0) tid=(7,15,0)
GPGPU-Sim uArch: cycles simulated: 394485  inst.: 27619564 (ipc=552.2) sim_rate=81473 (inst/sec) elapsed = 0:0:05:39 / Wed Jan 30 01:39:06 2019
GPGPU-Sim uArch: cycles simulated: 394985  inst.: 27700844 (ipc=454.8) sim_rate=81473 (inst/sec) elapsed = 0:0:05:40 / Wed Jan 30 01:39:07 2019
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(9,6,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2192,392985), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2193,392985)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2378,392985), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2379,392985)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2481,392985), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2482,392985)
GPGPU-Sim uArch: cycles simulated: 395485  inst.: 27802188 (ipc=404.4) sim_rate=81531 (inst/sec) elapsed = 0:0:05:41 / Wed Jan 30 01:39:08 2019
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(0,3,0) tid=(7,13,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2640,392985), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2641,392985)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2646,392985), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2647,392985)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2836,392985), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2837,392985)
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(0,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 395985  inst.: 27939820 (ipc=382.8) sim_rate=81695 (inst/sec) elapsed = 0:0:05:42 / Wed Jan 30 01:39:09 2019
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(7,2,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3235,392985), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(3236,392985)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3277,392985), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3278,392985)
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(2,2,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3483,392985), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3484,392985)
GPGPU-Sim uArch: cycles simulated: 396485  inst.: 28174476 (ipc=395.2) sim_rate=81902 (inst/sec) elapsed = 0:0:05:44 / Wed Jan 30 01:39:11 2019
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3539,392985), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3540,392985)
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(8,6,0) tid=(7,15,0)
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(7,9,0) tid=(7,1,0)
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(9,1,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3889,392985), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3945,392985), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3963,392985), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 396985  inst.: 28488780 (ipc=424.4) sim_rate=82337 (inst/sec) elapsed = 0:0:05:46 / Wed Jan 30 01:39:13 2019
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(1,6,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4116,392985), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4185,392985), 4 CTAs running
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(6,7,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4223,392985), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4226,392985), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4258,392985), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (4278,392985), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4289,392985), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (4368,392985), 4 CTAs running
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(0,5,0) tid=(7,11,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4379,392985), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4435,392985), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4439,392985), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4439,392985), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (4469,392985), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4490,392985), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 397485  inst.: 28780428 (ipc=442.0) sim_rate=82940 (inst/sec) elapsed = 0:0:05:47 / Wed Jan 30 01:39:14 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4507,392985), 5 CTAs running
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(8,5,0) tid=(7,15,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (4692,392985), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4692,392985), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (4751,392985), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (4755,392985), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4767,392985), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4768,392985), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4778,392985), 5 CTAs running
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(0,7,0) tid=(7,15,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4802,392985), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4808,392985), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4825,392985), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (4850,392985), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4855,392985), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4905,392985), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (4909,392985), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4919,392985), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4923,392985), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4947,392985), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4971,392985), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (4983,392985), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 397985  inst.: 29005324 (ipc=442.8) sim_rate=83109 (inst/sec) elapsed = 0:0:05:49 / Wed Jan 30 01:39:16 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5013,392985), 5 CTAs running
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(5,8,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (5046,392985), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (5059,392985), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (5064,392985), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (5073,392985), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (5077,392985), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (5091,392985), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (5111,392985), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (5124,392985), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (5155,392985), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (5155,392985), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (5170,392985), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (5181,392985), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5188,392985), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (5197,392985), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (5234,392985), 2 CTAs running
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(8,8,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (5266,392985), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (5284,392985), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (5335,392985), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (5341,392985), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (5350,392985), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (5365,392985), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (5440,392985), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (5443,392985), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (5447,392985), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (5451,392985), 1 CTAs running
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(7,9,0) tid=(7,13,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (5480,392985), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5485,392985), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (5492,392985), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 398485  inst.: 29223532 (ipc=442.2) sim_rate=83495 (inst/sec) elapsed = 0:0:05:50 / Wed Jan 30 01:39:17 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5606,392985), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (5609,392985), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (5661,392985), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (5713,392985), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (5733,392985), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (5745,392985), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (5795,392985), 1 CTAs running
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(6,9,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (5880,392985), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (5916,392985), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (5948,392985), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (5958,392985), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (5962,392985), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 398985  inst.: 29335980 (ipc=424.1) sim_rate=83578 (inst/sec) elapsed = 0:0:05:51 / Wed Jan 30 01:39:18 2019
GPGPU-Sim uArch: Shader 11 finished CTA #5 (6056,392985), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6057,392985), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (6081,392985), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (6091,392985), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6133,392985), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (6179,392985), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (6234,392985), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (6264,392985), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (6298,392985), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (6353,392985), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (6513,392985), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (6610,392985), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z12lud_internalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 3.
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 18 
gpu_sim_cycle = 6611
gpu_sim_insn = 2560000
gpu_ipc =     387.2334
gpu_tot_sim_cycle = 399596
gpu_tot_sim_insn = 29351308
gpu_tot_ipc =      73.4525
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 64171
gpu_stall_icnt2sh    = 105649
gpu_total_sim_rate=83621

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 573936
	L1I_total_cache_misses = 12812
	L1I_total_cache_miss_rate = 0.0223
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6486
L1D_cache:
	L1D_cache_core[0]: Access = 137, Miss = 100, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 139, Miss = 120, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 157, Miss = 115, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[3]: Access = 166, Miss = 131, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[4]: Access = 166, Miss = 129, Miss_rate = 0.777, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 173, Miss = 116, Miss_rate = 0.671, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 170, Miss = 147, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 146, Miss = 125, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 102, Miss = 96, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 126, Miss = 78, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 132, Miss = 117, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[11]: Access = 87, Miss = 62, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 102, Miss = 94, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[13]: Access = 104, Miss = 98, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[14]: Access = 198, Miss = 139, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2105
	L1D_total_cache_misses = 1667
	L1D_total_cache_miss_rate = 0.7919
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 11
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 23631
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0007
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 581
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23614
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 53
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1086
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 561124
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12812
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6486
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
21205, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 
gpgpu_n_tot_thrd_icount = 34751200
gpgpu_n_tot_w_icount = 1085975
gpgpu_n_stall_shd_mem = 366002
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 49151
gpgpu_n_mem_write_global = 17695
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 792576
gpgpu_n_store_insn = 283120
gpgpu_n_shmem_insn = 9393526
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 746016
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 153951
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 212051
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:459711	W0_Idle:3349763	W0_Scoreboard:2006181	W1:2262	W2:2118	W3:1974	W4:1830	W5:1686	W6:1542	W7:1398	W8:1254	W9:1110	W10:966	W11:822	W12:678	W13:534	W14:390	W15:222	W16:301764	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:765425
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 393208 {8:49151,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1274040 {72:17695,}
traffic_breakdown_coretomem[INST_ACC_R] = 23856 {8:2982,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3576056 {72:48570,136:581,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 141560 {8:17695,}
traffic_breakdown_memtocore[INST_ACC_R] = 405552 {136:2982,}
maxmrqlatency = 190 
maxdqlatency = 0 
maxmflatency = 1002 
averagemflatency = 263 
max_icnt2mem_latency = 1037 
max_icnt2sh_latency = 399595 
mrq_lat_table:1771 	78 	36 	80 	38 	33 	45 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	42905 	16493 	7463 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	35035 	9554 	7264 	4403 	4140 	8378 	1068 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	15011 	23698 	10074 	383 	0 	0 	0 	0 	0 	0 	0 	15 	430 	3650 	6707 	6893 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	288 	54 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626     25733         0         0      1444      3430      8754      3990      9717      4091      9738      6778      9780      8269      9762     10428 
dram[1]:      2345     26474         0         0      2920      3400      4068      4001      4450      4093      7129      6754      8231      8647      9790     10496 
dram[2]:      4686     27218         0         0      2968       853      3992      9342      4093      9730      6782      9774      8271      9756     10430      9744 
dram[3]:      7006      6717         0         0      2926      2609      4003      4070      4095      4560      6756      7131      8649      8252     10498      9848 
dram[4]:      7637      8408         0         0      1762      2657      9047      3994      9723      4164      9768      6784      9786      8290      9750     10454 
dram[5]:      8346     11002         0         0      3388      2615      4066      4005      4448      4097      7127      6758      8227      8666      9786     10510 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        8779      7884     12285      9552     17934      9447     16074      4897     11568      4302      8130      3629
dram[1]:          0         0    none      none        8277      7695      9638      9884     10608      8914     10059      4411      9662      3950      6667      3630
dram[2]:          0         0    none      none        7988      8934      9405     12238      8990     17738      4759     16004      4197     11883      3623      8693
dram[3]:          0         0    none      none        7950      8916      9444      9813      8884     10084      4354      9588      3981      9372      3612      6673
dram[4]:          0         0    none      none        7908      9096     11717      9483     17173      8147     14718      4627     10226      4039      7834      3614
dram[5]:          0         0    none      none        8258      8774      9272     10001     10468      8144      9955      4498      9822      4003      6848      3616
maximum mf latency per bank:
dram[0]:        285         0         0         0       770       547       996       715      1002       714       984       562       820       429       681       295
dram[1]:          0         0         0         0       514       580       737       779       803       746       858       474       866       388       770       291
dram[2]:          0         0         0         0       553       812       636       974       665       987       549       950       373       773       286       707
dram[3]:          0         0         0         0       541       622       639       741       654       738       434       803       402       813       288       789
dram[4]:          0         0         0         0       670       649       980       728       984       596       896       571       752       405       626       290
dram[5]:          0         0         0         0       547       639       730       721       766       614       810       476       837       387       794       296
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=399596 n_nop=398876 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.003514
n_activity=4651 dram_eff=0.3019
bk0: 14a 399506i bk1: 8a 399563i bk2: 0a 399594i bk3: 0a 399595i bk4: 20a 399543i bk5: 20a 399543i bk6: 64a 399436i bk7: 64a 399324i bk8: 64a 399436i bk9: 64a 399419i bk10: 64a 399456i bk11: 64a 399436i bk12: 64a 399455i bk13: 64a 399440i bk14: 64a 399429i bk15: 64a 399443i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00191694
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=399596 n_nop=398882 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003504
n_activity=3863 dram_eff=0.3624
bk0: 12a 399555i bk1: 8a 399564i bk2: 0a 399593i bk3: 0a 399595i bk4: 20a 399542i bk5: 20a 399546i bk6: 64a 399394i bk7: 64a 399229i bk8: 64a 399447i bk9: 64a 399393i bk10: 64a 399439i bk11: 64a 399404i bk12: 64a 399440i bk13: 64a 399423i bk14: 64a 399436i bk15: 64a 399426i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00720227
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=399596 n_nop=398878 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.003524
n_activity=4518 dram_eff=0.3116
bk0: 12a 399557i bk1: 8a 399565i bk2: 0a 399592i bk3: 0a 399593i bk4: 20a 399539i bk5: 24a 399536i bk6: 64a 399428i bk7: 64a 399347i bk8: 64a 399447i bk9: 64a 399430i bk10: 64a 399436i bk11: 64a 399452i bk12: 64a 399452i bk13: 64a 399440i bk14: 64a 399449i bk15: 64a 399428i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00222475
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=399596 n_nop=398882 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003504
n_activity=3938 dram_eff=0.3555
bk0: 8a 399563i bk1: 8a 399565i bk2: 0a 399595i bk3: 0a 399596i bk4: 20a 399546i bk5: 24a 399540i bk6: 64a 399379i bk7: 64a 399277i bk8: 64a 399427i bk9: 64a 399406i bk10: 64a 399434i bk11: 64a 399424i bk12: 64a 399439i bk13: 64a 399414i bk14: 64a 399437i bk15: 64a 399428i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00749507
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=399596 n_nop=398882 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003504
n_activity=4515 dram_eff=0.3101
bk0: 8a 399566i bk1: 8a 399565i bk2: 0a 399592i bk3: 0a 399595i bk4: 20a 399544i bk5: 24a 399532i bk6: 64a 399440i bk7: 64a 399342i bk8: 64a 399436i bk9: 64a 399454i bk10: 64a 399456i bk11: 64a 399434i bk12: 64a 399453i bk13: 64a 399432i bk14: 64a 399427i bk15: 64a 399441i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00160913
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=399596 n_nop=398882 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003504
n_activity=3937 dram_eff=0.3556
bk0: 8a 399565i bk1: 8a 399566i bk2: 0a 399594i bk3: 0a 399596i bk4: 20a 399543i bk5: 24a 399534i bk6: 64a 399400i bk7: 64a 399235i bk8: 64a 399445i bk9: 64a 399417i bk10: 64a 399445i bk11: 64a 399413i bk12: 64a 399443i bk13: 64a 399431i bk14: 64a 399426i bk15: 64a 399420i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00722229

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6533, Miss = 177, Miss_rate = 0.027, Pending_hits = 37, Reservation_fails = 266
L2_cache_bank[1]: Access = 5169, Miss = 174, Miss_rate = 0.034, Pending_hits = 55, Reservation_fails = 95
L2_cache_bank[2]: Access = 6329, Miss = 176, Miss_rate = 0.028, Pending_hits = 56, Reservation_fails = 97
L2_cache_bank[3]: Access = 5167, Miss = 174, Miss_rate = 0.034, Pending_hits = 45, Reservation_fails = 190
L2_cache_bank[4]: Access = 5327, Miss = 176, Miss_rate = 0.033, Pending_hits = 55, Reservation_fails = 56
L2_cache_bank[5]: Access = 6568, Miss = 176, Miss_rate = 0.027, Pending_hits = 37, Reservation_fails = 190
L2_cache_bank[6]: Access = 5159, Miss = 174, Miss_rate = 0.034, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[7]: Access = 6368, Miss = 176, Miss_rate = 0.028, Pending_hits = 73, Reservation_fails = 190
L2_cache_bank[8]: Access = 6366, Miss = 174, Miss_rate = 0.027, Pending_hits = 31, Reservation_fails = 32
L2_cache_bank[9]: Access = 5342, Miss = 176, Miss_rate = 0.033, Pending_hits = 60, Reservation_fails = 190
L2_cache_bank[10]: Access = 6176, Miss = 174, Miss_rate = 0.028, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[11]: Access = 5339, Miss = 176, Miss_rate = 0.033, Pending_hits = 44, Reservation_fails = 190
L2_total_cache_accesses = 69843
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0301
L2_total_cache_pending_hits = 579
L2_total_cache_reservation_fails = 1496
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46577
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 526
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17695
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2875
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1496
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=181265
icnt_total_pkts_simt_to_mem=105233
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 58.1053
	minimum = 6
	maximum = 585
Network latency average = 34.4143
	minimum = 6
	maximum = 420
Slowest packet = 127967
Flit latency average = 23.6817
	minimum = 6
	maximum = 420
Slowest flit = 267360
Fragmentation average = 0.0436833
	minimum = 0
	maximum = 127
Injected packet rate average = 0.0724606
	minimum = 0 (at node 20)
	maximum = 0.130691 (at node 17)
Accepted packet rate average = 0.0724606
	minimum = 0 (at node 20)
	maximum = 0.130691 (at node 17)
Injected flit rate average = 0.145672
	minimum = 0 (at node 20)
	maximum = 0.366662 (at node 17)
Accepted flit rate average= 0.145672
	minimum = 0 (at node 20)
	maximum = 0.217819 (at node 2)
Injected packet length average = 2.01036
Accepted packet length average = 2.01036
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.5271 (18 samples)
	minimum = 6 (18 samples)
	maximum = 235.278 (18 samples)
Network latency average = 15.0474 (18 samples)
	minimum = 6 (18 samples)
	maximum = 153.111 (18 samples)
Flit latency average = 11.2477 (18 samples)
	minimum = 6 (18 samples)
	maximum = 151.778 (18 samples)
Fragmentation average = 0.00793671 (18 samples)
	minimum = 0 (18 samples)
	maximum = 44.5556 (18 samples)
Injected packet rate average = 0.0276781 (18 samples)
	minimum = 0.0148557 (18 samples)
	maximum = 0.0469013 (18 samples)
Accepted packet rate average = 0.0276781 (18 samples)
	minimum = 0.0148557 (18 samples)
	maximum = 0.0469013 (18 samples)
Injected flit rate average = 0.0560825 (18 samples)
	minimum = 0.0223773 (18 samples)
	maximum = 0.133083 (18 samples)
Accepted flit rate average = 0.0560825 (18 samples)
	minimum = 0.0268896 (18 samples)
	maximum = 0.0805692 (18 samples)
Injected packet size average = 2.02624 (18 samples)
Accepted packet size average = 2.02624 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 51 sec (351 sec)
gpgpu_simulation_rate = 83621 (inst/sec)
gpgpu_simulation_rate = 1138 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401d40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,399596)
GPGPU-Sim uArch: cycles simulated: 400096  inst.: 29351564 (ipc= 0.5) sim_rate=83385 (inst/sec) elapsed = 0:0:05:52 / Wed Jan 30 01:39:19 2019
GPGPU-Sim uArch: cycles simulated: 403596  inst.: 29353084 (ipc= 0.4) sim_rate=83153 (inst/sec) elapsed = 0:0:05:53 / Wed Jan 30 01:39:20 2019
GPGPU-Sim uArch: cycles simulated: 407596  inst.: 29361456 (ipc= 1.3) sim_rate=82941 (inst/sec) elapsed = 0:0:05:54 / Wed Jan 30 01:39:21 2019
GPGPU-Sim uArch: cycles simulated: 411596  inst.: 29368354 (ipc= 1.4) sim_rate=82727 (inst/sec) elapsed = 0:0:05:55 / Wed Jan 30 01:39:22 2019
GPGPU-Sim uArch: cycles simulated: 415596  inst.: 29372774 (ipc= 1.3) sim_rate=82507 (inst/sec) elapsed = 0:0:05:56 / Wed Jan 30 01:39:23 2019
GPGPU-Sim uArch: cycles simulated: 419596  inst.: 29375451 (ipc= 1.2) sim_rate=82284 (inst/sec) elapsed = 0:0:05:57 / Wed Jan 30 01:39:24 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (23037,399596), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 19 '_Z12lud_diagonalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 4.
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 19 
gpu_sim_cycle = 23038
gpu_sim_insn = 26018
gpu_ipc =       1.1294
gpu_tot_sim_cycle = 422634
gpu_tot_sim_insn = 29377326
gpu_tot_ipc =      69.5101
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 64171
gpu_stall_icnt2sh    = 105649
gpu_total_sim_rate=82289

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 575982
	L1I_total_cache_misses = 12829
	L1I_total_cache_miss_rate = 0.0223
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6486
L1D_cache:
	L1D_cache_core[0]: Access = 137, Miss = 100, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 139, Miss = 120, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 157, Miss = 115, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[3]: Access = 166, Miss = 131, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[4]: Access = 166, Miss = 129, Miss_rate = 0.777, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 173, Miss = 116, Miss_rate = 0.671, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 170, Miss = 147, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 146, Miss = 125, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 102, Miss = 96, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 126, Miss = 78, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 132, Miss = 117, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[11]: Access = 87, Miss = 62, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 102, Miss = 94, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[13]: Access = 104, Miss = 98, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[14]: Access = 198, Miss = 139, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2105
	L1D_total_cache_misses = 1667
	L1D_total_cache_miss_rate = 0.7919
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 11
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 23637
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0007
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 581
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23620
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 53
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1086
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 563153
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12829
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6486
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
21205, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 
gpgpu_n_tot_thrd_icount = 34868000
gpgpu_n_tot_w_icount = 1089625
gpgpu_n_stall_shd_mem = 366548
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 49167
gpgpu_n_mem_write_global = 17710
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 792832
gpgpu_n_store_insn = 283360
gpgpu_n_shmem_insn = 9398327
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 746112
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 154497
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 212051
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:459711	W0_Idle:3377646	W0_Scoreboard:2020752	W1:2639	W2:2471	W3:2303	W4:2135	W5:1967	W6:1799	W7:1631	W8:1463	W9:1295	W10:1127	W11:959	W12:791	W13:623	W14:455	W15:259	W16:302283	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:765425
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 393336 {8:49167,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1275120 {72:17710,}
traffic_breakdown_coretomem[INST_ACC_R] = 23992 {8:2999,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3577208 {72:48586,136:581,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 141680 {8:17710,}
traffic_breakdown_memtocore[INST_ACC_R] = 407864 {136:2999,}
maxmrqlatency = 190 
maxdqlatency = 0 
maxmflatency = 1002 
averagemflatency = 263 
max_icnt2mem_latency = 1037 
max_icnt2sh_latency = 422633 
mrq_lat_table:1771 	78 	36 	80 	38 	33 	45 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	42936 	16493 	7463 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	35083 	9554 	7264 	4403 	4140 	8378 	1068 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	15027 	23698 	10074 	383 	0 	0 	0 	0 	0 	0 	0 	15 	430 	3650 	6707 	6908 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	300 	54 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626     25733         0         0      1444      3430      8754      3990      9717      4091      9738      6778      9780      8269      9762     10428 
dram[1]:      2345     26474         0         0      2920      3400      4068      4001      4450      4093      7129      6754      8231      8647      9790     10496 
dram[2]:      4686     27218         0         0      2968       853      3992      9342      4093      9730      6782      9774      8271      9756     10430      9744 
dram[3]:      7006      6717         0         0      2926      2609      4003      4070      4095      4560      6756      7131      8649      8252     10498      9848 
dram[4]:      7637      8408         0         0      1762      2657      9047      3994      9723      4164      9768      6784      9786      8290      9750     10454 
dram[5]:      8346     11002         0         0      3388      2615      4066      4005      4448      4097      7127      6758      8227      8666      9786     10510 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        8779      7884     12285      9552     17934      9447     16074      4897     11568      4302      8130      3629
dram[1]:          0         0    none      none        8277      7695      9638      9884     10652      8914     10059      4411      9662      3950      6667      3630
dram[2]:          0         0    none      none        7988      8934      9405     12238      8990     17738      4759     16004      4197     11883      3623      8693
dram[3]:          0         0    none      none        7950      8916      9444      9813      8884     10132      4354      9588      3981      9372      3612      6673
dram[4]:          0         0    none      none        7908      9096     11717      9483     17173      8147     14718      4627     10226      4039      7834      3614
dram[5]:          0         0    none      none        8258      8774      9272     10001     10512      8144      9955      4498      9822      4003      6848      3616
maximum mf latency per bank:
dram[0]:        285         0         0         0       770       547       996       715      1002       714       984       562       820       429       681       295
dram[1]:          0         0         0         0       514       580       737       779       803       746       858       474       866       388       770       291
dram[2]:          0         0         0         0       553       812       636       974       665       987       549       950       373       773       286       707
dram[3]:          0         0         0         0       541       622       639       741       654       738       434       803       402       813       288       789
dram[4]:          0         0         0         0       670       649       980       728       984       596       896       571       752       405       626       290
dram[5]:          0         0         0         0       547       639       730       721       766       614       810       476       837       387       794       296
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=422634 n_nop=421914 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.003322
n_activity=4651 dram_eff=0.3019
bk0: 14a 422544i bk1: 8a 422601i bk2: 0a 422632i bk3: 0a 422633i bk4: 20a 422581i bk5: 20a 422581i bk6: 64a 422474i bk7: 64a 422362i bk8: 64a 422474i bk9: 64a 422457i bk10: 64a 422494i bk11: 64a 422474i bk12: 64a 422493i bk13: 64a 422478i bk14: 64a 422467i bk15: 64a 422481i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00181244
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=422634 n_nop=421920 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003313
n_activity=3863 dram_eff=0.3624
bk0: 12a 422593i bk1: 8a 422602i bk2: 0a 422631i bk3: 0a 422633i bk4: 20a 422580i bk5: 20a 422584i bk6: 64a 422432i bk7: 64a 422267i bk8: 64a 422485i bk9: 64a 422431i bk10: 64a 422477i bk11: 64a 422442i bk12: 64a 422478i bk13: 64a 422461i bk14: 64a 422474i bk15: 64a 422464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00680967
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=422634 n_nop=421916 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.003331
n_activity=4518 dram_eff=0.3116
bk0: 12a 422595i bk1: 8a 422603i bk2: 0a 422630i bk3: 0a 422631i bk4: 20a 422577i bk5: 24a 422574i bk6: 64a 422466i bk7: 64a 422385i bk8: 64a 422485i bk9: 64a 422468i bk10: 64a 422474i bk11: 64a 422490i bk12: 64a 422490i bk13: 64a 422478i bk14: 64a 422487i bk15: 64a 422466i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00210347
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=422634 n_nop=421920 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003313
n_activity=3938 dram_eff=0.3555
bk0: 8a 422601i bk1: 8a 422603i bk2: 0a 422633i bk3: 0a 422634i bk4: 20a 422584i bk5: 24a 422578i bk6: 64a 422417i bk7: 64a 422315i bk8: 64a 422465i bk9: 64a 422444i bk10: 64a 422472i bk11: 64a 422462i bk12: 64a 422477i bk13: 64a 422452i bk14: 64a 422475i bk15: 64a 422466i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00708651
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=422634 n_nop=421920 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003313
n_activity=4515 dram_eff=0.3101
bk0: 8a 422604i bk1: 8a 422603i bk2: 0a 422630i bk3: 0a 422633i bk4: 20a 422582i bk5: 24a 422570i bk6: 64a 422478i bk7: 64a 422380i bk8: 64a 422474i bk9: 64a 422492i bk10: 64a 422494i bk11: 64a 422472i bk12: 64a 422491i bk13: 64a 422470i bk14: 64a 422465i bk15: 64a 422479i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00152141
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=422634 n_nop=421920 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003313
n_activity=3937 dram_eff=0.3556
bk0: 8a 422603i bk1: 8a 422604i bk2: 0a 422632i bk3: 0a 422634i bk4: 20a 422581i bk5: 24a 422572i bk6: 64a 422438i bk7: 64a 422273i bk8: 64a 422483i bk9: 64a 422455i bk10: 64a 422483i bk11: 64a 422451i bk12: 64a 422481i bk13: 64a 422469i bk14: 64a 422464i bk15: 64a 422458i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0068286

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6535, Miss = 177, Miss_rate = 0.027, Pending_hits = 37, Reservation_fails = 266
L2_cache_bank[1]: Access = 5171, Miss = 174, Miss_rate = 0.034, Pending_hits = 55, Reservation_fails = 95
L2_cache_bank[2]: Access = 6341, Miss = 176, Miss_rate = 0.028, Pending_hits = 56, Reservation_fails = 97
L2_cache_bank[3]: Access = 5169, Miss = 174, Miss_rate = 0.034, Pending_hits = 45, Reservation_fails = 190
L2_cache_bank[4]: Access = 5329, Miss = 176, Miss_rate = 0.033, Pending_hits = 55, Reservation_fails = 56
L2_cache_bank[5]: Access = 6569, Miss = 176, Miss_rate = 0.027, Pending_hits = 37, Reservation_fails = 190
L2_cache_bank[6]: Access = 5161, Miss = 174, Miss_rate = 0.034, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[7]: Access = 6379, Miss = 176, Miss_rate = 0.028, Pending_hits = 73, Reservation_fails = 190
L2_cache_bank[8]: Access = 6368, Miss = 174, Miss_rate = 0.027, Pending_hits = 31, Reservation_fails = 32
L2_cache_bank[9]: Access = 5342, Miss = 176, Miss_rate = 0.033, Pending_hits = 60, Reservation_fails = 190
L2_cache_bank[10]: Access = 6188, Miss = 174, Miss_rate = 0.028, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[11]: Access = 5339, Miss = 176, Miss_rate = 0.033, Pending_hits = 44, Reservation_fails = 190
L2_total_cache_accesses = 69891
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0301
L2_total_cache_pending_hits = 579
L2_total_cache_reservation_fails = 1496
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46593
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 526
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17710
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2892
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1496
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=181413
icnt_total_pkts_simt_to_mem=105311
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.35417
	minimum = 6
	maximum = 10
Network latency average = 7.35417
	minimum = 6
	maximum = 10
Slowest packet = 139687
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 286498
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000154334
	minimum = 0 (at node 0)
	maximum = 0.00208351 (at node 4)
Accepted packet rate average = 0.000154334
	minimum = 0 (at node 0)
	maximum = 0.00208351 (at node 4)
Injected flit rate average = 0.000363329
	minimum = 0 (at node 0)
	maximum = 0.00338571 (at node 4)
Accepted flit rate average= 0.000363329
	minimum = 0 (at node 0)
	maximum = 0.00642417 (at node 4)
Injected packet length average = 2.35417
Accepted packet length average = 2.35417
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.7812 (19 samples)
	minimum = 6 (19 samples)
	maximum = 223.421 (19 samples)
Network latency average = 14.6425 (19 samples)
	minimum = 6 (19 samples)
	maximum = 145.579 (19 samples)
Flit latency average = 10.9715 (19 samples)
	minimum = 6 (19 samples)
	maximum = 144.105 (19 samples)
Fragmentation average = 0.00751899 (19 samples)
	minimum = 0 (19 samples)
	maximum = 42.2105 (19 samples)
Injected packet rate average = 0.0262295 (19 samples)
	minimum = 0.0140738 (19 samples)
	maximum = 0.0445425 (19 samples)
Accepted packet rate average = 0.0262295 (19 samples)
	minimum = 0.0140738 (19 samples)
	maximum = 0.0445425 (19 samples)
Injected flit rate average = 0.0531499 (19 samples)
	minimum = 0.0211996 (19 samples)
	maximum = 0.126257 (19 samples)
Accepted flit rate average = 0.0531499 (19 samples)
	minimum = 0.0254744 (19 samples)
	maximum = 0.0766668 (19 samples)
Injected packet size average = 2.02634 (19 samples)
Accepted packet size average = 2.02634 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 57 sec (357 sec)
gpgpu_simulation_rate = 82289 (inst/sec)
gpgpu_simulation_rate = 1183 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401cc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (9,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,422634)
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,422634)
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,422634)
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,422634)
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,422634)
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,422634)
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,422634)
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,422634)
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,422634)
GPGPU-Sim uArch: cycles simulated: 423134  inst.: 29381518 (ipc= 8.4) sim_rate=82071 (inst/sec) elapsed = 0:0:05:58 / Wed Jan 30 01:39:25 2019
GPGPU-Sim uArch: cycles simulated: 424634  inst.: 29386334 (ipc= 4.5) sim_rate=81856 (inst/sec) elapsed = 0:0:05:59 / Wed Jan 30 01:39:26 2019
GPGPU-Sim uArch: cycles simulated: 426634  inst.: 29393742 (ipc= 4.1) sim_rate=81649 (inst/sec) elapsed = 0:0:06:00 / Wed Jan 30 01:39:27 2019
GPGPU-Sim uArch: cycles simulated: 428634  inst.: 29401118 (ipc= 4.0) sim_rate=81443 (inst/sec) elapsed = 0:0:06:01 / Wed Jan 30 01:39:28 2019
GPGPU-Sim uArch: cycles simulated: 430134  inst.: 29406094 (ipc= 3.8) sim_rate=81232 (inst/sec) elapsed = 0:0:06:02 / Wed Jan 30 01:39:29 2019
GPGPU-Sim uArch: cycles simulated: 432134  inst.: 29411646 (ipc= 3.6) sim_rate=81023 (inst/sec) elapsed = 0:0:06:03 / Wed Jan 30 01:39:30 2019
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(4,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 434134  inst.: 29441982 (ipc= 5.6) sim_rate=80884 (inst/sec) elapsed = 0:0:06:04 / Wed Jan 30 01:39:31 2019
GPGPU-Sim uArch: cycles simulated: 435634  inst.: 29486958 (ipc= 8.4) sim_rate=80786 (inst/sec) elapsed = 0:0:06:05 / Wed Jan 30 01:39:32 2019
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(5,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 437134  inst.: 29531774 (ipc=10.7) sim_rate=80687 (inst/sec) elapsed = 0:0:06:06 / Wed Jan 30 01:39:33 2019
GPGPU-Sim uArch: cycles simulated: 438634  inst.: 29576622 (ipc=12.5) sim_rate=80590 (inst/sec) elapsed = 0:0:06:07 / Wed Jan 30 01:39:34 2019
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(7,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 440634  inst.: 29636398 (ipc=14.4) sim_rate=80533 (inst/sec) elapsed = 0:0:06:08 / Wed Jan 30 01:39:35 2019
GPGPU-Sim uArch: cycles simulated: 442134  inst.: 29668654 (ipc=14.9) sim_rate=80402 (inst/sec) elapsed = 0:0:06:09 / Wed Jan 30 01:39:36 2019
GPGPU-Sim uArch: cycles simulated: 443634  inst.: 29704190 (ipc=15.6) sim_rate=80281 (inst/sec) elapsed = 0:0:06:10 / Wed Jan 30 01:39:37 2019
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(7,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 445634  inst.: 29752094 (ipc=16.3) sim_rate=80194 (inst/sec) elapsed = 0:0:06:11 / Wed Jan 30 01:39:38 2019
GPGPU-Sim uArch: cycles simulated: 447134  inst.: 29790046 (ipc=16.8) sim_rate=80080 (inst/sec) elapsed = 0:0:06:12 / Wed Jan 30 01:39:39 2019
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(7,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 448634  inst.: 29826718 (ipc=17.3) sim_rate=79964 (inst/sec) elapsed = 0:0:06:13 / Wed Jan 30 01:39:40 2019
GPGPU-Sim uArch: cycles simulated: 450134  inst.: 29864238 (ipc=17.7) sim_rate=79850 (inst/sec) elapsed = 0:0:06:14 / Wed Jan 30 01:39:41 2019
GPGPU-Sim uArch: cycles simulated: 451634  inst.: 29901246 (ipc=18.1) sim_rate=79736 (inst/sec) elapsed = 0:0:06:15 / Wed Jan 30 01:39:42 2019
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(3,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 453134  inst.: 29926254 (ipc=18.0) sim_rate=79591 (inst/sec) elapsed = 0:0:06:16 / Wed Jan 30 01:39:43 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (32431,422634), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 20 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (32445,422634), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 20 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (32446,422634), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 20 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (32460,422634), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 20 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (32467,422634), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 20 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (32474,422634), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 20 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (32480,422634), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 20 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (32486,422634), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 20 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (32492,422634), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 20 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 13.
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 20 
gpu_sim_cycle = 32493
gpu_sim_insn = 569664
gpu_ipc =      17.5319
gpu_tot_sim_cycle = 455127
gpu_tot_sim_insn = 29946990
gpu_tot_ipc =      65.7992
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 64171
gpu_stall_icnt2sh    = 105685
gpu_total_sim_rate=79434

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 596304
	L1I_total_cache_misses = 13117
	L1I_total_cache_miss_rate = 0.0220
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6486
L1D_cache:
	L1D_cache_core[0]: Access = 137, Miss = 100, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 139, Miss = 120, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 157, Miss = 115, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[3]: Access = 166, Miss = 131, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[4]: Access = 166, Miss = 129, Miss_rate = 0.777, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 173, Miss = 116, Miss_rate = 0.671, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 170, Miss = 147, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 146, Miss = 125, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 102, Miss = 96, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 126, Miss = 78, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 132, Miss = 117, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[11]: Access = 87, Miss = 62, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 102, Miss = 94, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[13]: Access = 104, Miss = 98, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[14]: Access = 198, Miss = 139, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2105
	L1D_total_cache_misses = 1667
	L1D_total_cache_miss_rate = 0.7919
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 11
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 23718
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0007
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 581
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23701
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 53
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1086
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 583187
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 13117
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6486
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
21205, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 900, 
gpgpu_n_tot_thrd_icount = 36020288
gpgpu_n_tot_w_icount = 1125634
gpgpu_n_stall_shd_mem = 384629
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 49599
gpgpu_n_mem_write_global = 17989
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 799744
gpgpu_n_store_insn = 287824
gpgpu_n_shmem_insn = 9524615
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 747552
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 172578
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 212051
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:459711	W0_Idle:3734932	W0_Scoreboard:2211849	W1:2639	W2:2471	W3:2303	W4:2135	W5:1967	W6:1799	W7:1631	W8:1463	W9:1295	W10:1127	W11:959	W12:791	W13:623	W14:455	W15:259	W16:338121	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:765596
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 396792 {8:49599,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1295208 {72:17989,}
traffic_breakdown_coretomem[INST_ACC_R] = 26296 {8:3287,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3608312 {72:49018,136:581,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143912 {8:17989,}
traffic_breakdown_memtocore[INST_ACC_R] = 447032 {136:3287,}
maxmrqlatency = 190 
maxdqlatency = 0 
maxmflatency = 1002 
averagemflatency = 262 
max_icnt2mem_latency = 1037 
max_icnt2sh_latency = 455126 
mrq_lat_table:1771 	78 	36 	80 	38 	33 	45 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	43647 	16493 	7463 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	36071 	9565 	7264 	4403 	4140 	8378 	1068 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	15456 	23701 	10074 	383 	0 	0 	0 	0 	0 	0 	0 	15 	430 	3650 	6707 	7187 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	325 	54 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626     25733         0         0      1444      3430      8754      3990      9717      4091      9738      6778      9780      8269      9762     10428 
dram[1]:      2345     26474         0         0      2920      3400      4068      4001      4450      4093      7129      6754      8231      8647      9790     10496 
dram[2]:      4686     27218         0         0      2968       853      3992      9342      4093      9730      6782      9774      8271      9756     10430      9744 
dram[3]:      7006      6717         0         0      2926      2609      4003      4070      4095      4560      6756      7131      8649      8252     10498      9848 
dram[4]:      7637      8408         0         0      1762      2657      9047      3994      9723      4164      9768      6784      9786      8290      9750     10454 
dram[5]:      8346     11002         0         0      3388      2615      4066      4005      4448      4097      7127      6758      8227      8666      9786     10510 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        8779      7884     12285      9552     17934      9622     16074      4897     11568      4302      8130      3629
dram[1]:          0         0    none      none        8277      7695      9638      9884     10893      9089     10200      4411      9803      3950      6807      3630
dram[2]:          0         0    none      none        7988      8934      9405     12238      9166     17738      4759     16004      4197     11883      3623      8693
dram[3]:          0         0    none      none        7950      8916      9444      9813      9059     10416      4354      9729      3981      9512      3612      6813
dram[4]:          0         0    none      none        7908      9096     11717      9483     17173      8340     14718      4627     10226      4039      7834      3614
dram[5]:          0         0    none      none        8258      8774      9272     10001     10753      8336     10095      4498      9962      4003      6988      3616
maximum mf latency per bank:
dram[0]:        285         0         0         0       770       547       996       715      1002       714       984       562       820       429       681       295
dram[1]:          0         0         0         0       514       580       737       779       803       746       858       474       866       388       770       291
dram[2]:          0         0         0         0       553       812       636       974       665       987       549       950       373       773       286       707
dram[3]:          0         0         0         0       541       622       639       741       654       738       434       803       402       813       288       789
dram[4]:          0         0         0         0       670       649       980       728       984       596       896       571       752       405       626       290
dram[5]:          0         0         0         0       547       639       730       721       766       614       810       476       837       387       794       296
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=455127 n_nop=454407 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.003085
n_activity=4651 dram_eff=0.3019
bk0: 14a 455037i bk1: 8a 455094i bk2: 0a 455125i bk3: 0a 455126i bk4: 20a 455074i bk5: 20a 455074i bk6: 64a 454967i bk7: 64a 454855i bk8: 64a 454967i bk9: 64a 454950i bk10: 64a 454987i bk11: 64a 454967i bk12: 64a 454986i bk13: 64a 454971i bk14: 64a 454960i bk15: 64a 454974i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00168305
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=455127 n_nop=454413 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003076
n_activity=3863 dram_eff=0.3624
bk0: 12a 455086i bk1: 8a 455095i bk2: 0a 455124i bk3: 0a 455126i bk4: 20a 455073i bk5: 20a 455077i bk6: 64a 454925i bk7: 64a 454760i bk8: 64a 454978i bk9: 64a 454924i bk10: 64a 454970i bk11: 64a 454935i bk12: 64a 454971i bk13: 64a 454954i bk14: 64a 454967i bk15: 64a 454957i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00632351
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=455127 n_nop=454409 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.003094
n_activity=4518 dram_eff=0.3116
bk0: 12a 455088i bk1: 8a 455096i bk2: 0a 455123i bk3: 0a 455124i bk4: 20a 455070i bk5: 24a 455067i bk6: 64a 454959i bk7: 64a 454878i bk8: 64a 454978i bk9: 64a 454961i bk10: 64a 454967i bk11: 64a 454983i bk12: 64a 454983i bk13: 64a 454971i bk14: 64a 454980i bk15: 64a 454959i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0019533
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=455127 n_nop=454413 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003076
n_activity=3938 dram_eff=0.3555
bk0: 8a 455094i bk1: 8a 455096i bk2: 0a 455126i bk3: 0a 455127i bk4: 20a 455077i bk5: 24a 455071i bk6: 64a 454910i bk7: 64a 454808i bk8: 64a 454958i bk9: 64a 454937i bk10: 64a 454965i bk11: 64a 454955i bk12: 64a 454970i bk13: 64a 454945i bk14: 64a 454968i bk15: 64a 454959i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00658058
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=455127 n_nop=454413 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003076
n_activity=4515 dram_eff=0.3101
bk0: 8a 455097i bk1: 8a 455096i bk2: 0a 455123i bk3: 0a 455126i bk4: 20a 455075i bk5: 24a 455063i bk6: 64a 454971i bk7: 64a 454873i bk8: 64a 454967i bk9: 64a 454985i bk10: 64a 454987i bk11: 64a 454965i bk12: 64a 454984i bk13: 64a 454963i bk14: 64a 454958i bk15: 64a 454972i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00141279
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=455127 n_nop=454413 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003076
n_activity=3937 dram_eff=0.3556
bk0: 8a 455096i bk1: 8a 455097i bk2: 0a 455125i bk3: 0a 455127i bk4: 20a 455074i bk5: 24a 455065i bk6: 64a 454931i bk7: 64a 454766i bk8: 64a 454976i bk9: 64a 454948i bk10: 64a 454976i bk11: 64a 454944i bk12: 64a 454974i bk13: 64a 454962i bk14: 64a 454957i bk15: 64a 454951i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00634109

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6553, Miss = 177, Miss_rate = 0.027, Pending_hits = 37, Reservation_fails = 266
L2_cache_bank[1]: Access = 5229, Miss = 174, Miss_rate = 0.033, Pending_hits = 55, Reservation_fails = 95
L2_cache_bank[2]: Access = 6510, Miss = 176, Miss_rate = 0.027, Pending_hits = 56, Reservation_fails = 97
L2_cache_bank[3]: Access = 5227, Miss = 174, Miss_rate = 0.033, Pending_hits = 45, Reservation_fails = 190
L2_cache_bank[4]: Access = 5387, Miss = 176, Miss_rate = 0.033, Pending_hits = 55, Reservation_fails = 56
L2_cache_bank[5]: Access = 6605, Miss = 176, Miss_rate = 0.027, Pending_hits = 37, Reservation_fails = 190
L2_cache_bank[6]: Access = 5219, Miss = 174, Miss_rate = 0.033, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[7]: Access = 6576, Miss = 176, Miss_rate = 0.027, Pending_hits = 73, Reservation_fails = 190
L2_cache_bank[8]: Access = 6386, Miss = 174, Miss_rate = 0.027, Pending_hits = 31, Reservation_fails = 32
L2_cache_bank[9]: Access = 5422, Miss = 176, Miss_rate = 0.032, Pending_hits = 60, Reservation_fails = 190
L2_cache_bank[10]: Access = 6357, Miss = 174, Miss_rate = 0.027, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[11]: Access = 5419, Miss = 176, Miss_rate = 0.032, Pending_hits = 44, Reservation_fails = 190
L2_total_cache_accesses = 70890
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0297
L2_total_cache_pending_hits = 579
L2_total_cache_reservation_fails = 1496
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 47025
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 526
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17989
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3180
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1496
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=184428
icnt_total_pkts_simt_to_mem=106868
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.4995
	minimum = 6
	maximum = 22
Network latency average = 7.46046
	minimum = 6
	maximum = 22
Slowest packet = 139790
Flit latency average = 6.21522
	minimum = 6
	maximum = 22
Slowest flit = 286732
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00227741
	minimum = 0 (at node 0)
	maximum = 0.00606284 (at node 22)
Accepted packet rate average = 0.00227741
	minimum = 0 (at node 0)
	maximum = 0.00606284 (at node 22)
Injected flit rate average = 0.00521138
	minimum = 0 (at node 0)
	maximum = 0.0171422 (at node 22)
Accepted flit rate average= 0.00521138
	minimum = 0 (at node 0)
	maximum = 0.0103099 (at node 5)
Injected packet length average = 2.28829
Accepted packet length average = 2.28829
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.1171 (20 samples)
	minimum = 6 (20 samples)
	maximum = 213.35 (20 samples)
Network latency average = 14.2834 (20 samples)
	minimum = 6 (20 samples)
	maximum = 139.4 (20 samples)
Flit latency average = 10.7337 (20 samples)
	minimum = 6 (20 samples)
	maximum = 138 (20 samples)
Fragmentation average = 0.00714304 (20 samples)
	minimum = 0 (20 samples)
	maximum = 40.1 (20 samples)
Injected packet rate average = 0.0250318 (20 samples)
	minimum = 0.0133701 (20 samples)
	maximum = 0.0426185 (20 samples)
Accepted packet rate average = 0.0250318 (20 samples)
	minimum = 0.0133701 (20 samples)
	maximum = 0.0426185 (20 samples)
Injected flit rate average = 0.050753 (20 samples)
	minimum = 0.0201396 (20 samples)
	maximum = 0.120801 (20 samples)
Accepted flit rate average = 0.050753 (20 samples)
	minimum = 0.0242007 (20 samples)
	maximum = 0.0733489 (20 samples)
Injected packet size average = 2.02754 (20 samples)
Accepted packet size average = 2.02754 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 17 sec (377 sec)
gpgpu_simulation_rate = 79434 (inst/sec)
gpgpu_simulation_rate = 1207 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401c40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (9,9,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,455127)
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,455127)
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,455127)
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,455127)
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,455127)
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,455127)
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,455127)
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,455127)
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,455127)
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,455127)
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,455127)
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,455127)
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,455127)
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,455127)
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,455127)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,455127)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,455127)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,455127)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,455127)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,455127)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,455127)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,455127)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,455127)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,455127)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,455127)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,455127)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,455127)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,455127)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,455127)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,455127)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,455127)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,455127)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,455127)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,455127)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,455127)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,455127)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,455127)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,455127)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,455127)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,455127)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,455127)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,455127)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,455127)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,455127)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,455127)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,455127)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,455127)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,455127)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,455127)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,455127)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,455127)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,455127)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,455127)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,455127)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,455127)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,455127)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,455127)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,455127)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,455127)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,455127)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,455127)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,455127)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,455127)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,455127)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,455127)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,455127)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,455127)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,455127)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,455127)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,455127)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,455127)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,455127)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,455127)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,455127)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,455127)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,455127)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,455127)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,455127)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,455127)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,455127)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,455127)
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(4,1,0) tid=(11,4,0)
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(5,0,0) tid=(11,14,0)
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(0,6,0) tid=(11,2,0)
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(3,2,0) tid=(11,6,0)
GPGPU-Sim uArch: cycles simulated: 455627  inst.: 30329870 (ipc=765.8) sim_rate=80026 (inst/sec) elapsed = 0:0:06:19 / Wed Jan 30 01:39:46 2019
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(7,6,0) tid=(11,0,0)
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(6,8,0) tid=(11,12,0)
GPGPU-Sim uArch: cycles simulated: 456127  inst.: 30534286 (ipc=587.3) sim_rate=80353 (inst/sec) elapsed = 0:0:06:20 / Wed Jan 30 01:39:47 2019
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(3,0,0) tid=(11,4,0)
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(2,0,0) tid=(11,8,0)
GPGPU-Sim uArch: cycles simulated: 456627  inst.: 30720878 (ipc=515.9) sim_rate=80632 (inst/sec) elapsed = 0:0:06:21 / Wed Jan 30 01:39:48 2019
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(7,3,0) tid=(11,4,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1897,455127), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 457127  inst.: 30825966 (ipc=439.5) sim_rate=80485 (inst/sec) elapsed = 0:0:06:23 / Wed Jan 30 01:39:50 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2162,455127), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2250,455127), 5 CTAs running
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(3,3,0) tid=(11,8,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2387,455127), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 457627  inst.: 30960814 (ipc=405.5) sim_rate=80627 (inst/sec) elapsed = 0:0:06:24 / Wed Jan 30 01:39:51 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2565,455127), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2601,455127), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2637,455127), 5 CTAs running
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(7,4,0) tid=(11,12,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2728,455127), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2801,455127), 3 CTAs running
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(1,5,0) tid=(11,12,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2950,455127), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2960,455127), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 458127  inst.: 31135374 (ipc=396.1) sim_rate=80871 (inst/sec) elapsed = 0:0:06:25 / Wed Jan 30 01:39:52 2019
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(1,4,0) tid=(11,14,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3138,455127), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3180,455127), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3253,455127), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3285,455127), 3 CTAs running
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(3,5,0) tid=(11,4,0)
GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(7,0,0) tid=(11,8,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (3494,455127), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 458627  inst.: 31430670 (ipc=423.9) sim_rate=81216 (inst/sec) elapsed = 0:0:06:27 / Wed Jan 30 01:39:54 2019
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(4,4,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (3656,455127), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3661,455127), 4 CTAs running
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(6,8,0) tid=(11,8,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (3844,455127), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3863,455127), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (3953,455127), 1 CTAs running
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(4,6,0) tid=(11,2,0)
GPGPU-Sim uArch: cycles simulated: 459127  inst.: 31711086 (ipc=441.0) sim_rate=81729 (inst/sec) elapsed = 0:0:06:28 / Wed Jan 30 01:39:55 2019
GPGPU-Sim uArch: Shader 14 finished CTA #3 (4010,455127), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4140,455127), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4154,455127), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4161,455127), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4192,455127), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (4328,455127), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 21 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4341,455127), 4 CTAs running
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(5,7,0) tid=(11,12,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (4399,455127), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4402,455127), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4406,455127), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4417,455127), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (4444,455127), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (4446,455127), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (4446,455127), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4460,455127), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (4472,455127), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 21 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4488,455127), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 459627  inst.: 31837358 (ipc=420.1) sim_rate=81844 (inst/sec) elapsed = 0:0:06:29 / Wed Jan 30 01:39:56 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4502,455127), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4514,455127), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (4536,455127), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (4538,455127), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 21 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4561,455127), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4595,455127), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (4615,455127), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 21 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4637,455127), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4645,455127), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4668,455127), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4713,455127), 5 CTAs running
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(8,7,0) tid=(11,12,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (4732,455127), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 21 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4744,455127), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4745,455127), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4756,455127), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4777,455127), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4792,455127), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (4834,455127), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 21 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (4848,455127), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (4898,455127), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4965,455127), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4967,455127), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (4996,455127), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 460127  inst.: 31968526 (ipc=404.3) sim_rate=81970 (inst/sec) elapsed = 0:0:06:30 / Wed Jan 30 01:39:57 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (5015,455127), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5030,455127), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (5040,455127), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 21 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (5047,455127), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (5055,455127), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (5103,455127), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 21 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (5190,455127), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (5203,455127), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (5208,455127), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 21 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (5271,455127), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (5313,455127), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 21 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (5314,455127), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 21 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (5338,455127), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (5383,455127), 1 CTAs running
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(8,8,0) tid=(11,12,0)
GPGPU-Sim uArch: cycles simulated: 460627  inst.: 32010766 (ipc=375.2) sim_rate=81868 (inst/sec) elapsed = 0:0:06:31 / Wed Jan 30 01:39:58 2019
GPGPU-Sim uArch: Shader 10 finished CTA #4 (5519,455127), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 21 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (5554,455127), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (5573,455127), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 21 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (5606,455127), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 21 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (5960,455127), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (6141,455127), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 21 '_Z12lud_internalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 4.
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 21 
gpu_sim_cycle = 6142
gpu_sim_insn = 2073600
gpu_ipc =     337.6099
gpu_tot_sim_cycle = 461269
gpu_tot_sim_insn = 32020590
gpu_tot_ipc =      69.4185
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 71013
gpu_stall_icnt2sh    = 117100
gpu_total_sim_rate=81894

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 630060
	L1I_total_cache_misses = 14473
	L1I_total_cache_miss_rate = 0.0230
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6819
L1D_cache:
	L1D_cache_core[0]: Access = 137, Miss = 100, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 139, Miss = 120, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 157, Miss = 115, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[3]: Access = 166, Miss = 131, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[4]: Access = 166, Miss = 129, Miss_rate = 0.777, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 173, Miss = 116, Miss_rate = 0.671, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 170, Miss = 147, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 146, Miss = 125, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 102, Miss = 96, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 126, Miss = 78, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 132, Miss = 117, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[11]: Access = 87, Miss = 62, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 102, Miss = 94, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[13]: Access = 104, Miss = 98, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[14]: Access = 198, Miss = 139, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2105
	L1D_total_cache_misses = 1667
	L1D_total_cache_miss_rate = 0.7919
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 11
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 25662
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0007
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 581
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 25645
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 53
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1086
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 615587
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 14473
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6819
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
21305, 1300, 1300, 1300, 1300, 1300, 1300, 1300, 1300, 1300, 1300, 1300, 1300, 1300, 1300, 1300, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 
gpgpu_n_tot_thrd_icount = 38093888
gpgpu_n_tot_w_icount = 1190434
gpgpu_n_stall_shd_mem = 405535
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 53487
gpgpu_n_mem_write_global = 19285
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 861952
gpgpu_n_store_insn = 308560
gpgpu_n_shmem_insn = 10229639
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 809760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 172578
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 232957
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:504120	W0_Idle:3749825	W0_Scoreboard:2240449	W1:2639	W2:2471	W3:2303	W4:2135	W5:1967	W6:1799	W7:1631	W8:1463	W9:1295	W10:1127	W11:959	W12:791	W13:623	W14:455	W15:259	W16:338121	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:830396
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 427896 {8:53487,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1388520 {72:19285,}
traffic_breakdown_coretomem[INST_ACC_R] = 26784 {8:3348,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3888248 {72:52906,136:581,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 154280 {8:19285,}
traffic_breakdown_memtocore[INST_ACC_R] = 455328 {136:3348,}
maxmrqlatency = 190 
maxdqlatency = 0 
maxmflatency = 1002 
averagemflatency = 263 
max_icnt2mem_latency = 1037 
max_icnt2sh_latency = 461268 
mrq_lat_table:1771 	78 	36 	80 	38 	33 	45 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	46446 	18250 	8091 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	37861 	10329 	7981 	4934 	4753 	9173 	1103 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	16232 	25767 	11095 	408 	0 	0 	0 	0 	0 	0 	0 	15 	430 	3650 	6707 	8483 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	333 	59 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626     25733         0         0      1444      3430      8754      3990      9717      4091      9738      6778      9780      8269      9762     10428 
dram[1]:      2345     26474         0         0      2920      3400      4068      4001      4450      4093      7129      6754      8231      8647      9790     10496 
dram[2]:      4686     27218         0         0      2968       853      3992      9342      4093      9730      6782      9774      8271      9756     10430      9744 
dram[3]:      7006      6717         0         0      2926      2609      4003      4070      4095      4560      6756      7131      8649      8252     10498      9848 
dram[4]:      7637      8408         0         0      1762      2657      9047      3994      9723      4164      9768      6784      9786      8290      9750     10454 
dram[5]:      8346     11002         0         0      3388      2615      4066      4005      4448      4097      7127      6758      8227      8666      9786     10510 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        8779      7884     12285      9552     17934     11474     16074      5668     11568      5031      8130      4281
dram[1]:          0         0    none      none        8277      7695      9638      9884     11292     10765     12366      5180     12267      4669      9217      4329
dram[2]:          0         0    none      none        7988      8934      9405     12238     10741     17738      5529     16004      4917     11883      4294      8693
dram[3]:          0         0    none      none        7950      8916      9444      9813     10895     10863      5229     11676      4768     11680      4406      8905
dram[4]:          0         0    none      none        7908      9096     11717      9483     17173     11054     14718      5365     10226      4711      7834      4240
dram[5]:          0         0    none      none        8258      8774      9272     10001     11123     11051     11986      5346     12210      4797      9152      4405
maximum mf latency per bank:
dram[0]:        285         0         0         0       770       547       996       715      1002       714       984       562       820       429       681       295
dram[1]:          0         0         0         0       514       580       737       779       803       746       858       474       866       388       839       299
dram[2]:          0         0         0         0       553       812       636       974       665       987       549       950       373       773       286       707
dram[3]:          0         0         0         0       541       622       639       741       654       738       434       803       402       813       330       789
dram[4]:          0         0         0         0       670       649       980       728       984       752       896       571       752       405       626       290
dram[5]:          0         0         0         0       547       639       730       721       766       737       810       476       837       399       794       367
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461269 n_nop=460549 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.003044
n_activity=4651 dram_eff=0.3019
bk0: 14a 461179i bk1: 8a 461236i bk2: 0a 461267i bk3: 0a 461268i bk4: 20a 461216i bk5: 20a 461216i bk6: 64a 461109i bk7: 64a 460997i bk8: 64a 461109i bk9: 64a 461092i bk10: 64a 461129i bk11: 64a 461109i bk12: 64a 461128i bk13: 64a 461113i bk14: 64a 461102i bk15: 64a 461116i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00166064
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461269 n_nop=460555 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003035
n_activity=3863 dram_eff=0.3624
bk0: 12a 461228i bk1: 8a 461237i bk2: 0a 461266i bk3: 0a 461268i bk4: 20a 461215i bk5: 20a 461219i bk6: 64a 461067i bk7: 64a 460902i bk8: 64a 461120i bk9: 64a 461066i bk10: 64a 461112i bk11: 64a 461077i bk12: 64a 461113i bk13: 64a 461096i bk14: 64a 461109i bk15: 64a 461099i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00623931
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461269 n_nop=460551 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.003052
n_activity=4518 dram_eff=0.3116
bk0: 12a 461230i bk1: 8a 461238i bk2: 0a 461265i bk3: 0a 461266i bk4: 20a 461212i bk5: 24a 461209i bk6: 64a 461101i bk7: 64a 461020i bk8: 64a 461120i bk9: 64a 461103i bk10: 64a 461109i bk11: 64a 461125i bk12: 64a 461125i bk13: 64a 461113i bk14: 64a 461122i bk15: 64a 461101i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00192729
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461269 n_nop=460555 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003035
n_activity=3938 dram_eff=0.3555
bk0: 8a 461236i bk1: 8a 461238i bk2: 0a 461268i bk3: 0a 461269i bk4: 20a 461219i bk5: 24a 461213i bk6: 64a 461052i bk7: 64a 460950i bk8: 64a 461100i bk9: 64a 461079i bk10: 64a 461107i bk11: 64a 461097i bk12: 64a 461112i bk13: 64a 461087i bk14: 64a 461110i bk15: 64a 461101i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00649296
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461269 n_nop=460555 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003035
n_activity=4515 dram_eff=0.3101
bk0: 8a 461239i bk1: 8a 461238i bk2: 0a 461265i bk3: 0a 461268i bk4: 20a 461217i bk5: 24a 461205i bk6: 64a 461113i bk7: 64a 461015i bk8: 64a 461109i bk9: 64a 461127i bk10: 64a 461129i bk11: 64a 461107i bk12: 64a 461126i bk13: 64a 461105i bk14: 64a 461100i bk15: 64a 461114i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00139398
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=461269 n_nop=460555 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.003035
n_activity=3937 dram_eff=0.3556
bk0: 8a 461238i bk1: 8a 461239i bk2: 0a 461267i bk3: 0a 461269i bk4: 20a 461216i bk5: 24a 461207i bk6: 64a 461073i bk7: 64a 460908i bk8: 64a 461118i bk9: 64a 461090i bk10: 64a 461118i bk11: 64a 461086i bk12: 64a 461116i bk13: 64a 461104i bk14: 64a 461099i bk15: 64a 461093i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00625665

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6573, Miss = 177, Miss_rate = 0.027, Pending_hits = 37, Reservation_fails = 266
L2_cache_bank[1]: Access = 5793, Miss = 174, Miss_rate = 0.030, Pending_hits = 55, Reservation_fails = 95
L2_cache_bank[2]: Access = 7103, Miss = 176, Miss_rate = 0.025, Pending_hits = 56, Reservation_fails = 97
L2_cache_bank[3]: Access = 5791, Miss = 174, Miss_rate = 0.030, Pending_hits = 45, Reservation_fails = 190
L2_cache_bank[4]: Access = 5971, Miss = 176, Miss_rate = 0.029, Pending_hits = 55, Reservation_fails = 56
L2_cache_bank[5]: Access = 6605, Miss = 176, Miss_rate = 0.027, Pending_hits = 37, Reservation_fails = 190
L2_cache_bank[6]: Access = 5783, Miss = 174, Miss_rate = 0.030, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[7]: Access = 7158, Miss = 176, Miss_rate = 0.025, Pending_hits = 73, Reservation_fails = 190
L2_cache_bank[8]: Access = 6386, Miss = 174, Miss_rate = 0.027, Pending_hits = 31, Reservation_fails = 32
L2_cache_bank[9]: Access = 6022, Miss = 176, Miss_rate = 0.029, Pending_hits = 60, Reservation_fails = 190
L2_cache_bank[10]: Access = 6930, Miss = 174, Miss_rate = 0.025, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[11]: Access = 6020, Miss = 176, Miss_rate = 0.029, Pending_hits = 44, Reservation_fails = 190
L2_total_cache_accesses = 76135
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0276
L2_total_cache_pending_hits = 579
L2_total_cache_reservation_fails = 1496
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 50913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 526
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19285
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3241
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1496
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=197693
icnt_total_pkts_simt_to_mem=114705
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 52.4562
	minimum = 6
	maximum = 625
Network latency average = 31.6581
	minimum = 6
	maximum = 347
Slowest packet = 143013
Flit latency average = 22.3938
	minimum = 6
	maximum = 347
Slowest flit = 297585
Fragmentation average = 0.0199237
	minimum = 0
	maximum = 175
Injected packet rate average = 0.063256
	minimum = 0 (at node 20)
	maximum = 0.0978509 (at node 26)
Accepted packet rate average = 0.063256
	minimum = 0 (at node 20)
	maximum = 0.0978509 (at node 26)
Injected flit rate average = 0.127248
	minimum = 0 (at node 20)
	maximum = 0.280528 (at node 17)
Accepted flit rate average= 0.127248
	minimum = 0 (at node 20)
	maximum = 0.161999 (at node 4)
Injected packet length average = 2.01163
Accepted packet length average = 2.01163
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.657 (21 samples)
	minimum = 6 (21 samples)
	maximum = 232.952 (21 samples)
Network latency average = 15.1108 (21 samples)
	minimum = 6 (21 samples)
	maximum = 149.286 (21 samples)
Flit latency average = 11.2889 (21 samples)
	minimum = 6 (21 samples)
	maximum = 147.952 (21 samples)
Fragmentation average = 0.00775165 (21 samples)
	minimum = 0 (21 samples)
	maximum = 46.5238 (21 samples)
Injected packet rate average = 0.026852 (21 samples)
	minimum = 0.0127335 (21 samples)
	maximum = 0.0452486 (21 samples)
Accepted packet rate average = 0.026852 (21 samples)
	minimum = 0.0127335 (21 samples)
	maximum = 0.0452486 (21 samples)
Injected flit rate average = 0.0543956 (21 samples)
	minimum = 0.0191806 (21 samples)
	maximum = 0.128407 (21 samples)
Accepted flit rate average = 0.0543956 (21 samples)
	minimum = 0.0230482 (21 samples)
	maximum = 0.0775704 (21 samples)
Injected packet size average = 2.02575 (21 samples)
Accepted packet size average = 2.02575 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 31 sec (391 sec)
gpgpu_simulation_rate = 81894 (inst/sec)
gpgpu_simulation_rate = 1179 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401d40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,461269)
GPGPU-Sim uArch: cycles simulated: 463769  inst.: 32021614 (ipc= 0.4) sim_rate=81687 (inst/sec) elapsed = 0:0:06:32 / Wed Jan 30 01:39:59 2019
GPGPU-Sim uArch: cycles simulated: 467269  inst.: 32026344 (ipc= 1.0) sim_rate=81491 (inst/sec) elapsed = 0:0:06:33 / Wed Jan 30 01:40:00 2019
GPGPU-Sim uArch: cycles simulated: 471269  inst.: 32034456 (ipc= 1.4) sim_rate=81305 (inst/sec) elapsed = 0:0:06:34 / Wed Jan 30 01:40:01 2019
GPGPU-Sim uArch: cycles simulated: 474769  inst.: 32039536 (ipc= 1.4) sim_rate=81112 (inst/sec) elapsed = 0:0:06:35 / Wed Jan 30 01:40:02 2019
GPGPU-Sim uArch: cycles simulated: 478769  inst.: 32043155 (ipc= 1.3) sim_rate=80917 (inst/sec) elapsed = 0:0:06:36 / Wed Jan 30 01:40:03 2019
GPGPU-Sim uArch: cycles simulated: 482769  inst.: 32045184 (ipc= 1.1) sim_rate=80718 (inst/sec) elapsed = 0:0:06:37 / Wed Jan 30 01:40:04 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (23038,461269), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 22 '_Z12lud_diagonalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 5.
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 22 
gpu_sim_cycle = 23039
gpu_sim_insn = 26018
gpu_ipc =       1.1293
gpu_tot_sim_cycle = 484308
gpu_tot_sim_insn = 32046608
gpu_tot_ipc =      66.1699
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 71013
gpu_stall_icnt2sh    = 117100
gpu_total_sim_rate=80721

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 632106
	L1I_total_cache_misses = 14490
	L1I_total_cache_miss_rate = 0.0229
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6819
L1D_cache:
	L1D_cache_core[0]: Access = 137, Miss = 100, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 139, Miss = 120, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 157, Miss = 115, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[3]: Access = 166, Miss = 131, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[4]: Access = 166, Miss = 129, Miss_rate = 0.777, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 173, Miss = 116, Miss_rate = 0.671, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 170, Miss = 147, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 146, Miss = 125, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 102, Miss = 96, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 126, Miss = 78, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 132, Miss = 117, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[11]: Access = 87, Miss = 62, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 102, Miss = 94, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[13]: Access = 104, Miss = 98, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[14]: Access = 198, Miss = 139, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2105
	L1D_total_cache_misses = 1667
	L1D_total_cache_miss_rate = 0.7919
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 11
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 25668
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0007
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 581
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 25651
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 53
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1086
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 617616
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 14490
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6819
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
21305, 1300, 1300, 1300, 1300, 1300, 1300, 1300, 1300, 1300, 1300, 1300, 1300, 1300, 1300, 1300, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 
gpgpu_n_tot_thrd_icount = 38210688
gpgpu_n_tot_w_icount = 1194084
gpgpu_n_stall_shd_mem = 406081
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 53503
gpgpu_n_mem_write_global = 19300
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 862208
gpgpu_n_store_insn = 308800
gpgpu_n_shmem_insn = 10234440
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 809856
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 173124
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 232957
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:504120	W0_Idle:3777709	W0_Scoreboard:2255021	W1:3016	W2:2824	W3:2632	W4:2440	W5:2248	W6:2056	W7:1864	W8:1672	W9:1480	W10:1288	W11:1096	W12:904	W13:712	W14:520	W15:296	W16:338640	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:830396
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 428024 {8:53503,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1389600 {72:19300,}
traffic_breakdown_coretomem[INST_ACC_R] = 26920 {8:3365,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3889400 {72:52922,136:581,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 154400 {8:19300,}
traffic_breakdown_memtocore[INST_ACC_R] = 457640 {136:3365,}
maxmrqlatency = 190 
maxdqlatency = 0 
maxmflatency = 1002 
averagemflatency = 263 
max_icnt2mem_latency = 1037 
max_icnt2sh_latency = 484307 
mrq_lat_table:1771 	78 	36 	80 	38 	33 	45 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	46477 	18250 	8091 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	37909 	10329 	7981 	4934 	4753 	9173 	1103 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	16248 	25767 	11095 	408 	0 	0 	0 	0 	0 	0 	0 	15 	430 	3650 	6707 	8498 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	345 	59 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626     25733         0         0      1444      3430      8754      3990      9717      4091      9738      6778      9780      8269      9762     10428 
dram[1]:      2345     26474         0         0      2920      3400      4068      4001      4450      4093      7129      6754      8231      8647      9790     10496 
dram[2]:      4686     27218         0         0      2968       853      3992      9342      4093      9730      6782      9774      8271      9756     10430      9744 
dram[3]:      7006      6717         0         0      2926      2609      4003      4070      4095      4560      6756      7131      8649      8252     10498      9848 
dram[4]:      7637      8408         0         0      1762      2657      9047      3994      9723      4164      9768      6784      9786      8290      9750     10454 
dram[5]:      8346     11002         0         0      3388      2615      4066      4005      4448      4097      7127      6758      8227      8666      9786     10510 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        8779      7884     12285      9552     17934     11474     16074      5668     11568      5031      8130      4281
dram[1]:          0         0    none      none        8277      7695      9638      9884     11292     10765     12414      5180     12267      4669      9217      4329
dram[2]:          0         0    none      none        7988      8934      9405     12238     10741     17738      5529     16004      4917     11883      4294      8693
dram[3]:          0         0    none      none        7950      8916      9444      9813     10895     10863      5229     11720      4768     11680      4406      8905
dram[4]:          0         0    none      none        7908      9096     11717      9483     17173     11054     14718      5365     10226      4711      7834      4240
dram[5]:          0         0    none      none        8258      8774      9272     10001     11123     11051     12030      5346     12210      4797      9152      4405
maximum mf latency per bank:
dram[0]:        285         0         0         0       770       547       996       715      1002       714       984       562       820       429       681       295
dram[1]:          0         0         0         0       514       580       737       779       803       746       858       474       866       388       839       299
dram[2]:          0         0         0         0       553       812       636       974       665       987       549       950       373       773       286       707
dram[3]:          0         0         0         0       541       622       639       741       654       738       434       803       402       813       330       789
dram[4]:          0         0         0         0       670       649       980       728       984       752       896       571       752       405       626       290
dram[5]:          0         0         0         0       547       639       730       721       766       737       810       476       837       399       794       367
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=484308 n_nop=483588 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.002899
n_activity=4651 dram_eff=0.3019
bk0: 14a 484218i bk1: 8a 484275i bk2: 0a 484306i bk3: 0a 484307i bk4: 20a 484255i bk5: 20a 484255i bk6: 64a 484148i bk7: 64a 484036i bk8: 64a 484148i bk9: 64a 484131i bk10: 64a 484168i bk11: 64a 484148i bk12: 64a 484167i bk13: 64a 484152i bk14: 64a 484141i bk15: 64a 484155i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00158164
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=484308 n_nop=483594 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002891
n_activity=3863 dram_eff=0.3624
bk0: 12a 484267i bk1: 8a 484276i bk2: 0a 484305i bk3: 0a 484307i bk4: 20a 484254i bk5: 20a 484258i bk6: 64a 484106i bk7: 64a 483941i bk8: 64a 484159i bk9: 64a 484105i bk10: 64a 484151i bk11: 64a 484116i bk12: 64a 484152i bk13: 64a 484135i bk14: 64a 484148i bk15: 64a 484138i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0059425
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=484308 n_nop=483590 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002907
n_activity=4518 dram_eff=0.3116
bk0: 12a 484269i bk1: 8a 484277i bk2: 0a 484304i bk3: 0a 484305i bk4: 20a 484251i bk5: 24a 484248i bk6: 64a 484140i bk7: 64a 484059i bk8: 64a 484159i bk9: 64a 484142i bk10: 64a 484148i bk11: 64a 484164i bk12: 64a 484164i bk13: 64a 484152i bk14: 64a 484161i bk15: 64a 484140i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00183561
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=484308 n_nop=483594 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002891
n_activity=3938 dram_eff=0.3555
bk0: 8a 484275i bk1: 8a 484277i bk2: 0a 484307i bk3: 0a 484308i bk4: 20a 484258i bk5: 24a 484252i bk6: 64a 484091i bk7: 64a 483989i bk8: 64a 484139i bk9: 64a 484118i bk10: 64a 484146i bk11: 64a 484136i bk12: 64a 484151i bk13: 64a 484126i bk14: 64a 484149i bk15: 64a 484140i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00618408
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=484308 n_nop=483594 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002891
n_activity=4515 dram_eff=0.3101
bk0: 8a 484278i bk1: 8a 484277i bk2: 0a 484304i bk3: 0a 484307i bk4: 20a 484256i bk5: 24a 484244i bk6: 64a 484152i bk7: 64a 484054i bk8: 64a 484148i bk9: 64a 484166i bk10: 64a 484168i bk11: 64a 484146i bk12: 64a 484165i bk13: 64a 484144i bk14: 64a 484139i bk15: 64a 484153i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00132767
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=484308 n_nop=483594 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002891
n_activity=3937 dram_eff=0.3556
bk0: 8a 484277i bk1: 8a 484278i bk2: 0a 484306i bk3: 0a 484308i bk4: 20a 484255i bk5: 24a 484246i bk6: 64a 484112i bk7: 64a 483947i bk8: 64a 484157i bk9: 64a 484129i bk10: 64a 484157i bk11: 64a 484125i bk12: 64a 484155i bk13: 64a 484143i bk14: 64a 484138i bk15: 64a 484132i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00595902

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6575, Miss = 177, Miss_rate = 0.027, Pending_hits = 37, Reservation_fails = 266
L2_cache_bank[1]: Access = 5795, Miss = 174, Miss_rate = 0.030, Pending_hits = 55, Reservation_fails = 95
L2_cache_bank[2]: Access = 7116, Miss = 176, Miss_rate = 0.025, Pending_hits = 56, Reservation_fails = 97
L2_cache_bank[3]: Access = 5793, Miss = 174, Miss_rate = 0.030, Pending_hits = 45, Reservation_fails = 190
L2_cache_bank[4]: Access = 5973, Miss = 176, Miss_rate = 0.029, Pending_hits = 55, Reservation_fails = 56
L2_cache_bank[5]: Access = 6606, Miss = 176, Miss_rate = 0.027, Pending_hits = 37, Reservation_fails = 190
L2_cache_bank[6]: Access = 5785, Miss = 174, Miss_rate = 0.030, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[7]: Access = 7168, Miss = 176, Miss_rate = 0.025, Pending_hits = 73, Reservation_fails = 190
L2_cache_bank[8]: Access = 6388, Miss = 174, Miss_rate = 0.027, Pending_hits = 31, Reservation_fails = 32
L2_cache_bank[9]: Access = 6022, Miss = 176, Miss_rate = 0.029, Pending_hits = 60, Reservation_fails = 190
L2_cache_bank[10]: Access = 6942, Miss = 174, Miss_rate = 0.025, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[11]: Access = 6020, Miss = 176, Miss_rate = 0.029, Pending_hits = 44, Reservation_fails = 190
L2_total_cache_accesses = 76183
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0276
L2_total_cache_pending_hits = 579
L2_total_cache_reservation_fails = 1496
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 50929
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 526
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19300
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3258
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1496
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=197841
icnt_total_pkts_simt_to_mem=114783
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.35417
	minimum = 6
	maximum = 10
Network latency average = 7.35417
	minimum = 6
	maximum = 10
Slowest packet = 152271
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 312398
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000154328
	minimum = 0 (at node 0)
	maximum = 0.00208342 (at node 5)
Accepted packet rate average = 0.000154328
	minimum = 0 (at node 0)
	maximum = 0.00208342 (at node 5)
Injected flit rate average = 0.000363313
	minimum = 0 (at node 0)
	maximum = 0.00338556 (at node 5)
Accepted flit rate average= 0.000363313
	minimum = 0 (at node 0)
	maximum = 0.00642389 (at node 5)
Injected packet length average = 2.35417
Accepted packet length average = 2.35417
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.0069 (22 samples)
	minimum = 6 (22 samples)
	maximum = 222.818 (22 samples)
Network latency average = 14.7582 (22 samples)
	minimum = 6 (22 samples)
	maximum = 142.955 (22 samples)
Flit latency average = 11.0485 (22 samples)
	minimum = 6 (22 samples)
	maximum = 141.5 (22 samples)
Fragmentation average = 0.0073993 (22 samples)
	minimum = 0 (22 samples)
	maximum = 44.4091 (22 samples)
Injected packet rate average = 0.0256385 (22 samples)
	minimum = 0.0121547 (22 samples)
	maximum = 0.0432866 (22 samples)
Accepted packet rate average = 0.0256385 (22 samples)
	minimum = 0.0121547 (22 samples)
	maximum = 0.0432866 (22 samples)
Injected flit rate average = 0.0519396 (22 samples)
	minimum = 0.0183087 (22 samples)
	maximum = 0.122724 (22 samples)
Accepted flit rate average = 0.0519396 (22 samples)
	minimum = 0.0220006 (22 samples)
	maximum = 0.0743365 (22 samples)
Injected packet size average = 2.02584 (22 samples)
Accepted packet size average = 2.02584 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 37 sec (397 sec)
gpgpu_simulation_rate = 80721 (inst/sec)
gpgpu_simulation_rate = 1219 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401cc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (8,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,484308)
GPGPU-Sim uArch: Shader 7 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,484308)
GPGPU-Sim uArch: Shader 8 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,484308)
GPGPU-Sim uArch: Shader 9 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,484308)
GPGPU-Sim uArch: Shader 10 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,484308)
GPGPU-Sim uArch: Shader 11 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,484308)
GPGPU-Sim uArch: Shader 12 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,484308)
GPGPU-Sim uArch: Shader 13 bind to kernel 23 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,484308)
GPGPU-Sim uArch: cycles simulated: 485308  inst.: 32052112 (ipc= 5.5) sim_rate=80532 (inst/sec) elapsed = 0:0:06:38 / Wed Jan 30 01:40:05 2019
GPGPU-Sim uArch: cycles simulated: 487308  inst.: 32057872 (ipc= 3.8) sim_rate=80345 (inst/sec) elapsed = 0:0:06:39 / Wed Jan 30 01:40:06 2019
GPGPU-Sim uArch: cycles simulated: 489308  inst.: 32064128 (ipc= 3.5) sim_rate=80160 (inst/sec) elapsed = 0:0:06:40 / Wed Jan 30 01:40:07 2019
GPGPU-Sim uArch: cycles simulated: 491308  inst.: 32070544 (ipc= 3.4) sim_rate=79976 (inst/sec) elapsed = 0:0:06:41 / Wed Jan 30 01:40:08 2019
GPGPU-Sim uArch: cycles simulated: 493308  inst.: 32076048 (ipc= 3.3) sim_rate=79791 (inst/sec) elapsed = 0:0:06:42 / Wed Jan 30 01:40:09 2019
GPGPU-Sim uArch: cycles simulated: 495308  inst.: 32090624 (ipc= 4.0) sim_rate=79629 (inst/sec) elapsed = 0:0:06:43 / Wed Jan 30 01:40:10 2019
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(4,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 496808  inst.: 32130720 (ipc= 6.7) sim_rate=79531 (inst/sec) elapsed = 0:0:06:44 / Wed Jan 30 01:40:11 2019
GPGPU-Sim uArch: cycles simulated: 498808  inst.: 32183824 (ipc= 9.5) sim_rate=79466 (inst/sec) elapsed = 0:0:06:45 / Wed Jan 30 01:40:12 2019
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(5,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 500808  inst.: 32237056 (ipc=11.5) sim_rate=79401 (inst/sec) elapsed = 0:0:06:46 / Wed Jan 30 01:40:13 2019
GPGPU-Sim uArch: cycles simulated: 502308  inst.: 32276848 (ipc=12.8) sim_rate=79304 (inst/sec) elapsed = 0:0:06:47 / Wed Jan 30 01:40:14 2019
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(4,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 504308  inst.: 32316256 (ipc=13.5) sim_rate=79206 (inst/sec) elapsed = 0:0:06:48 / Wed Jan 30 01:40:15 2019
GPGPU-Sim uArch: cycles simulated: 505808  inst.: 32348080 (ipc=14.0) sim_rate=79090 (inst/sec) elapsed = 0:0:06:49 / Wed Jan 30 01:40:16 2019
GPGPU-Sim uArch: cycles simulated: 507808  inst.: 32391328 (ipc=14.7) sim_rate=79003 (inst/sec) elapsed = 0:0:06:50 / Wed Jan 30 01:40:17 2019
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(7,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 509808  inst.: 32434816 (ipc=15.2) sim_rate=78916 (inst/sec) elapsed = 0:0:06:51 / Wed Jan 30 01:40:18 2019
GPGPU-Sim uArch: cycles simulated: 511308  inst.: 32468112 (ipc=15.6) sim_rate=78806 (inst/sec) elapsed = 0:0:06:52 / Wed Jan 30 01:40:19 2019
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(4,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 513308  inst.: 32512272 (ipc=16.1) sim_rate=78722 (inst/sec) elapsed = 0:0:06:53 / Wed Jan 30 01:40:20 2019
GPGPU-Sim uArch: cycles simulated: 515308  inst.: 32538640 (ipc=15.9) sim_rate=78595 (inst/sec) elapsed = 0:0:06:54 / Wed Jan 30 01:40:21 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (32432,484308), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 23 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (32442,484308), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 23 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (32452,484308), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 23 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (32462,484308), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 23 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (32472,484308), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 23 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (32482,484308), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 23 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (32492,484308), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 23 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (32501,484308), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 23 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 13.
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 23 
gpu_sim_cycle = 32502
gpu_sim_insn = 506368
gpu_ipc =      15.5796
gpu_tot_sim_cycle = 516810
gpu_tot_sim_insn = 32552976
gpu_tot_ipc =      62.9883
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 71013
gpu_stall_icnt2sh    = 117139
gpu_total_sim_rate=78630

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 650170
	L1I_total_cache_misses = 14746
	L1I_total_cache_miss_rate = 0.0227
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6819
L1D_cache:
	L1D_cache_core[0]: Access = 137, Miss = 100, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 139, Miss = 120, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 157, Miss = 115, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[3]: Access = 166, Miss = 131, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[4]: Access = 166, Miss = 129, Miss_rate = 0.777, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 173, Miss = 116, Miss_rate = 0.671, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 170, Miss = 147, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 146, Miss = 125, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 102, Miss = 96, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 126, Miss = 78, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 132, Miss = 117, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[11]: Access = 87, Miss = 62, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 102, Miss = 94, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[13]: Access = 104, Miss = 98, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[14]: Access = 198, Miss = 139, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2105
	L1D_total_cache_misses = 1667
	L1D_total_cache_miss_rate = 0.7919
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 11
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 25740
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0007
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 581
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 25723
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 53
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1086
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 635424
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 14746
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6819
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
21305, 1300, 1300, 1300, 1300, 1300, 1300, 1300, 1300, 1300, 1300, 1300, 1300, 1300, 1300, 1300, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1200, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 
gpgpu_n_tot_thrd_icount = 39234944
gpgpu_n_tot_w_icount = 1226092
gpgpu_n_stall_shd_mem = 422153
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 53887
gpgpu_n_mem_write_global = 19548
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 868352
gpgpu_n_store_insn = 312768
gpgpu_n_shmem_insn = 10346696
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 811136
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 189196
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 232957
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:504120	W0_Idle:4095319	W0_Scoreboard:2424903	W1:3016	W2:2824	W3:2632	W4:2440	W5:2248	W6:2056	W7:1864	W8:1672	W9:1480	W10:1288	W11:1096	W12:904	W13:712	W14:520	W15:296	W16:370496	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:830548
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 431096 {8:53887,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1407456 {72:19548,}
traffic_breakdown_coretomem[INST_ACC_R] = 28968 {8:3621,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3917048 {72:53306,136:581,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 156384 {8:19548,}
traffic_breakdown_memtocore[INST_ACC_R] = 492456 {136:3621,}
maxmrqlatency = 190 
maxdqlatency = 0 
maxmflatency = 1002 
averagemflatency = 262 
max_icnt2mem_latency = 1037 
max_icnt2sh_latency = 516809 
mrq_lat_table:1771 	78 	36 	80 	38 	33 	45 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	47109 	18250 	8091 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	38793 	10333 	7981 	4934 	4753 	9173 	1103 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	16625 	25774 	11095 	408 	0 	0 	0 	0 	0 	0 	0 	15 	430 	3650 	6707 	8746 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	371 	59 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626     25733         0         0      1444      3430      8754      3990      9717      4091      9738      6778      9780      8269      9762     10428 
dram[1]:      2345     26474         0         0      2920      3400      4068      4001      4450      4093      7129      6754      8231      8647      9790     10496 
dram[2]:      4686     27218         0         0      2968       853      3992      9342      4093      9730      6782      9774      8271      9756     10430      9744 
dram[3]:      7006      6717         0         0      2926      2609      4003      4070      4095      4560      6756      7131      8649      8252     10498      9848 
dram[4]:      7637      8408         0         0      1762      2657      9047      3994      9723      4164      9768      6784      9786      8290      9750     10454 
dram[5]:      8346     11002         0         0      3388      2615      4066      4005      4448      4097      7127      6758      8227      8666      9786     10510 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        8779      7884     12285      9552     17934     11474     16074      5844     11568      5031      8130      4281
dram[1]:          0         0    none      none        8277      7695      9638      9884     11292     10765     12712      5355     12408      4669      9357      4329
dram[2]:          0         0    none      none        7988      8934      9405     12238     10741     17738      5722     16004      4917     11883      4294      8693
dram[3]:          0         0    none      none        7950      8916      9444      9813     10895     10863      5422     11995      4768     11821      4406      9045
dram[4]:          0         0    none      none        7908      9096     11717      9483     17173     11054     14718      5540     10226      4711      7834      4240
dram[5]:          0         0    none      none        8258      8774      9272     10001     11123     11051     12302      5522     12350      4797      9292      4405
maximum mf latency per bank:
dram[0]:        285         0         0         0       770       547       996       715      1002       714       984       562       820       429       681       295
dram[1]:          0         0         0         0       514       580       737       779       803       746       858       474       866       388       839       299
dram[2]:          0         0         0         0       553       812       636       974       665       987       549       950       373       773       286       707
dram[3]:          0         0         0         0       541       622       639       741       654       738       434       803       402       813       330       789
dram[4]:          0         0         0         0       670       649       980       728       984       752       896       571       752       405       626       290
dram[5]:          0         0         0         0       547       639       730       721       766       737       810       476       837       399       794       367
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=516810 n_nop=516090 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.002717
n_activity=4651 dram_eff=0.3019
bk0: 14a 516720i bk1: 8a 516777i bk2: 0a 516808i bk3: 0a 516809i bk4: 20a 516757i bk5: 20a 516757i bk6: 64a 516650i bk7: 64a 516538i bk8: 64a 516650i bk9: 64a 516633i bk10: 64a 516670i bk11: 64a 516650i bk12: 64a 516669i bk13: 64a 516654i bk14: 64a 516643i bk15: 64a 516657i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00148217
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=516810 n_nop=516096 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002709
n_activity=3863 dram_eff=0.3624
bk0: 12a 516769i bk1: 8a 516778i bk2: 0a 516807i bk3: 0a 516809i bk4: 20a 516756i bk5: 20a 516760i bk6: 64a 516608i bk7: 64a 516443i bk8: 64a 516661i bk9: 64a 516607i bk10: 64a 516653i bk11: 64a 516618i bk12: 64a 516654i bk13: 64a 516637i bk14: 64a 516650i bk15: 64a 516640i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00556878
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=516810 n_nop=516092 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002724
n_activity=4518 dram_eff=0.3116
bk0: 12a 516771i bk1: 8a 516779i bk2: 0a 516806i bk3: 0a 516807i bk4: 20a 516753i bk5: 24a 516750i bk6: 64a 516642i bk7: 64a 516561i bk8: 64a 516661i bk9: 64a 516644i bk10: 64a 516650i bk11: 64a 516666i bk12: 64a 516666i bk13: 64a 516654i bk14: 64a 516663i bk15: 64a 516642i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00172017
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=516810 n_nop=516096 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002709
n_activity=3938 dram_eff=0.3555
bk0: 8a 516777i bk1: 8a 516779i bk2: 0a 516809i bk3: 0a 516810i bk4: 20a 516760i bk5: 24a 516754i bk6: 64a 516593i bk7: 64a 516491i bk8: 64a 516641i bk9: 64a 516620i bk10: 64a 516648i bk11: 64a 516638i bk12: 64a 516653i bk13: 64a 516628i bk14: 64a 516651i bk15: 64a 516642i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00579517
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=516810 n_nop=516096 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002709
n_activity=4515 dram_eff=0.3101
bk0: 8a 516780i bk1: 8a 516779i bk2: 0a 516806i bk3: 0a 516809i bk4: 20a 516758i bk5: 24a 516746i bk6: 64a 516654i bk7: 64a 516556i bk8: 64a 516650i bk9: 64a 516668i bk10: 64a 516670i bk11: 64a 516648i bk12: 64a 516667i bk13: 64a 516646i bk14: 64a 516641i bk15: 64a 516655i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00124417
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=516810 n_nop=516096 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002709
n_activity=3937 dram_eff=0.3556
bk0: 8a 516779i bk1: 8a 516780i bk2: 0a 516808i bk3: 0a 516810i bk4: 20a 516757i bk5: 24a 516748i bk6: 64a 516614i bk7: 64a 516449i bk8: 64a 516659i bk9: 64a 516631i bk10: 64a 516659i bk11: 64a 516627i bk12: 64a 516657i bk13: 64a 516645i bk14: 64a 516640i bk15: 64a 516634i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00558426

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6591, Miss = 177, Miss_rate = 0.027, Pending_hits = 37, Reservation_fails = 266
L2_cache_bank[1]: Access = 5851, Miss = 174, Miss_rate = 0.030, Pending_hits = 55, Reservation_fails = 95
L2_cache_bank[2]: Access = 7264, Miss = 176, Miss_rate = 0.024, Pending_hits = 56, Reservation_fails = 97
L2_cache_bank[3]: Access = 5849, Miss = 174, Miss_rate = 0.030, Pending_hits = 45, Reservation_fails = 190
L2_cache_bank[4]: Access = 6033, Miss = 176, Miss_rate = 0.029, Pending_hits = 55, Reservation_fails = 56
L2_cache_bank[5]: Access = 6638, Miss = 176, Miss_rate = 0.027, Pending_hits = 37, Reservation_fails = 190
L2_cache_bank[6]: Access = 5845, Miss = 174, Miss_rate = 0.030, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[7]: Access = 7326, Miss = 176, Miss_rate = 0.024, Pending_hits = 73, Reservation_fails = 190
L2_cache_bank[8]: Access = 6404, Miss = 174, Miss_rate = 0.027, Pending_hits = 31, Reservation_fails = 32
L2_cache_bank[9]: Access = 6094, Miss = 176, Miss_rate = 0.029, Pending_hits = 60, Reservation_fails = 190
L2_cache_bank[10]: Access = 7084, Miss = 174, Miss_rate = 0.025, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[11]: Access = 6092, Miss = 176, Miss_rate = 0.029, Pending_hits = 44, Reservation_fails = 190
L2_total_cache_accesses = 77071
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0273
L2_total_cache_pending_hits = 579
L2_total_cache_reservation_fails = 1496
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 51313
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 526
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19548
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3514
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1496
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=200521
icnt_total_pkts_simt_to_mem=116167
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.47016
	minimum = 6
	maximum = 21
Network latency average = 7.40822
	minimum = 6
	maximum = 20
Slowest packet = 152373
Flit latency average = 6.1533
	minimum = 6
	maximum = 20
Slowest flit = 312631
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00202381
	minimum = 0 (at node 0)
	maximum = 0.00486124 (at node 22)
Accepted packet rate average = 0.00202381
	minimum = 0 (at node 0)
	maximum = 0.00486124 (at node 22)
Injected flit rate average = 0.00463105
	minimum = 0 (at node 0)
	maximum = 0.0139068 (at node 22)
Accepted flit rate average= 0.00463105
	minimum = 0 (at node 0)
	maximum = 0.0103071 (at node 6)
Injected packet length average = 2.28829
Accepted packet length average = 2.28829
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.4184 (23 samples)
	minimum = 6 (23 samples)
	maximum = 214.043 (23 samples)
Network latency average = 14.4386 (23 samples)
	minimum = 6 (23 samples)
	maximum = 137.609 (23 samples)
Flit latency average = 10.8357 (23 samples)
	minimum = 6 (23 samples)
	maximum = 136.217 (23 samples)
Fragmentation average = 0.00707759 (23 samples)
	minimum = 0 (23 samples)
	maximum = 42.4783 (23 samples)
Injected packet rate average = 0.0246118 (23 samples)
	minimum = 0.0116262 (23 samples)
	maximum = 0.0416159 (23 samples)
Accepted packet rate average = 0.0246118 (23 samples)
	minimum = 0.0116262 (23 samples)
	maximum = 0.0416159 (23 samples)
Injected flit rate average = 0.0498827 (23 samples)
	minimum = 0.0175127 (23 samples)
	maximum = 0.117993 (23 samples)
Accepted flit rate average = 0.0498827 (23 samples)
	minimum = 0.021044 (23 samples)
	maximum = 0.0715526 (23 samples)
Injected packet size average = 2.02678 (23 samples)
Accepted packet size average = 2.02678 (23 samples)
Hops average = 1 (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 54 sec (414 sec)
gpgpu_simulation_rate = 78630 (inst/sec)
gpgpu_simulation_rate = 1248 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401c40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,516810)
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,516810)
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,516810)
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,516810)
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,516810)
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,516810)
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,516810)
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,516810)
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,516810)
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,516810)
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,516810)
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,516810)
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,516810)
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,516810)
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,516810)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,516810)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,516810)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,516810)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,516810)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,516810)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,516810)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,516810)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,516810)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,516810)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,516810)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,516810)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,516810)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,516810)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,516810)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,516810)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,516810)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,516810)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,516810)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,516810)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,516810)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,516810)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,516810)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,516810)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,516810)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,516810)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,516810)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,516810)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,516810)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,516810)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,516810)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,516810)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,516810)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,516810)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,516810)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,516810)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,516810)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,516810)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,516810)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,516810)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,516810)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,516810)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,516810)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,516810)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,516810)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,516810)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,516810)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,516810)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,516810)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,516810)
GPGPU-Sim PTX: 32700000 instructions simulated : ctaid=(1,2,0) tid=(15,11,0)
GPGPU-Sim PTX: 32800000 instructions simulated : ctaid=(7,7,0) tid=(15,3,0)
GPGPU-Sim PTX: 32900000 instructions simulated : ctaid=(4,5,0) tid=(15,11,0)
GPGPU-Sim PTX: 33000000 instructions simulated : ctaid=(1,3,0) tid=(15,13,0)
GPGPU-Sim uArch: cycles simulated: 517310  inst.: 32917872 (ipc=729.8) sim_rate=79129 (inst/sec) elapsed = 0:0:06:56 / Wed Jan 30 01:40:23 2019
GPGPU-Sim PTX: 33100000 instructions simulated : ctaid=(2,2,0) tid=(15,13,0)
GPGPU-Sim uArch: cycles simulated: 517810  inst.: 33062992 (ipc=510.0) sim_rate=79098 (inst/sec) elapsed = 0:0:06:58 / Wed Jan 30 01:40:25 2019
GPGPU-Sim PTX: 33200000 instructions simulated : ctaid=(4,0,0) tid=(15,7,0)
GPGPU-Sim PTX: 33300000 instructions simulated : ctaid=(5,4,0) tid=(15,11,0)
GPGPU-Sim uArch: cycles simulated: 518310  inst.: 33257680 (ipc=469.8) sim_rate=79373 (inst/sec) elapsed = 0:0:06:59 / Wed Jan 30 01:40:26 2019
GPGPU-Sim PTX: 33400000 instructions simulated : ctaid=(1,2,0) tid=(15,13,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1727,516810), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1945,516810), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1963,516810), 3 CTAs running
GPGPU-Sim PTX: 33500000 instructions simulated : ctaid=(5,3,0) tid=(15,9,0)
GPGPU-Sim uArch: cycles simulated: 518810  inst.: 33395280 (ipc=421.2) sim_rate=79512 (inst/sec) elapsed = 0:0:07:00 / Wed Jan 30 01:40:27 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2061,516810), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2096,516810), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2178,516810), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2292,516810), 3 CTAs running
GPGPU-Sim PTX: 33600000 instructions simulated : ctaid=(7,3,0) tid=(15,5,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2327,516810), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2422,516810), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2435,516810), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 519310  inst.: 33587856 (ipc=414.0) sim_rate=79781 (inst/sec) elapsed = 0:0:07:01 / Wed Jan 30 01:40:28 2019
GPGPU-Sim PTX: 33700000 instructions simulated : ctaid=(5,1,0) tid=(15,13,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2519,516810), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2606,516810), 3 CTAs running
GPGPU-Sim PTX: 33800000 instructions simulated : ctaid=(5,5,0) tid=(15,13,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2745,516810), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2766,516810), 2 CTAs running
GPGPU-Sim PTX: 33900000 instructions simulated : ctaid=(1,5,0) tid=(15,9,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2909,516810), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2918,516810), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2926,516810), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 519810  inst.: 33873296 (ipc=440.1) sim_rate=80078 (inst/sec) elapsed = 0:0:07:03 / Wed Jan 30 01:40:30 2019
GPGPU-Sim PTX: 34000000 instructions simulated : ctaid=(3,3,0) tid=(15,13,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3068,516810), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3140,516810), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3144,516810), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (3170,516810), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 24 '_Z12lud_internalPfii').
GPGPU-Sim PTX: 34100000 instructions simulated : ctaid=(3,1,0) tid=(15,11,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3275,516810), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3341,516810), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (3418,516810), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (3425,516810), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 24 '_Z12lud_internalPfii').
GPGPU-Sim uArch: cycles simulated: 520310  inst.: 34074064 (ipc=434.6) sim_rate=80363 (inst/sec) elapsed = 0:0:07:04 / Wed Jan 30 01:40:31 2019
GPGPU-Sim uArch: Shader 14 finished CTA #3 (3511,516810), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (3513,516810), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 24 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (3571,516810), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3619,516810), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (3663,516810), 1 CTAs running
GPGPU-Sim PTX: 34200000 instructions simulated : ctaid=(1,5,0) tid=(15,11,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3783,516810), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (3791,516810), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 24 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3806,516810), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3809,516810), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3812,516810), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (3815,516810), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 24 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (3819,516810), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 24 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3903,516810), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (3907,516810), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 24 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3911,516810), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3919,516810), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (3962,516810), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 24 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3973,516810), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3980,516810), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3999,516810), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 520810  inst.: 34154768 (ipc=400.4) sim_rate=80364 (inst/sec) elapsed = 0:0:07:05 / Wed Jan 30 01:40:32 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4021,516810), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4035,516810), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4169,516810), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4186,516810), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4193,516810), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4226,516810), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4244,516810), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4246,516810), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4332,516810), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (4389,516810), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 24 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4396,516810), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4425,516810), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (4446,516810), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 24 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (4465,516810), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 24 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4479,516810), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (4543,516810), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 24 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (4605,516810), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 24 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (4619,516810), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 24 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (4666,516810), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 24 '_Z12lud_internalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 7.
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 24 
gpu_sim_cycle = 4667
gpu_sim_insn = 1638400
gpu_ipc =     351.0606
gpu_tot_sim_cycle = 521477
gpu_tot_sim_insn = 34191376
gpu_tot_ipc =      65.5664
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 75870
gpu_stall_icnt2sh    = 125130
gpu_total_sim_rate=80450

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 676874
	L1I_total_cache_misses = 15850
	L1I_total_cache_miss_rate = 0.0234
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6819
L1D_cache:
	L1D_cache_core[0]: Access = 137, Miss = 100, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 139, Miss = 120, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 157, Miss = 115, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[3]: Access = 166, Miss = 131, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[4]: Access = 166, Miss = 129, Miss_rate = 0.777, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 173, Miss = 116, Miss_rate = 0.671, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 170, Miss = 147, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 146, Miss = 125, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 102, Miss = 96, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 126, Miss = 78, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 132, Miss = 117, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[11]: Access = 87, Miss = 62, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 102, Miss = 94, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[13]: Access = 104, Miss = 98, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[14]: Access = 198, Miss = 139, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2105
	L1D_total_cache_misses = 1667
	L1D_total_cache_miss_rate = 0.7919
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 11
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 27276
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 581
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 27259
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 53
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1086
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 661024
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 15850
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6819
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
21405, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1300, 1300, 1300, 1300, 1300, 1300, 1300, 1300, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 
gpgpu_n_tot_thrd_icount = 40873344
gpgpu_n_tot_w_icount = 1277292
gpgpu_n_stall_shd_mem = 433166
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 56959
gpgpu_n_mem_write_global = 20572
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 917504
gpgpu_n_store_insn = 329152
gpgpu_n_shmem_insn = 10903752
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 860288
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 189196
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 243970
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:529601	W0_Idle:4111423	W0_Scoreboard:2454418	W1:3016	W2:2824	W3:2632	W4:2440	W5:2248	W6:2056	W7:1864	W8:1672	W9:1480	W10:1288	W11:1096	W12:904	W13:712	W14:520	W15:296	W16:370496	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:881748
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 455672 {8:56959,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1481184 {72:20572,}
traffic_breakdown_coretomem[INST_ACC_R] = 29408 {8:3676,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4138232 {72:56378,136:581,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 164576 {8:20572,}
traffic_breakdown_memtocore[INST_ACC_R] = 499936 {136:3676,}
maxmrqlatency = 190 
maxdqlatency = 0 
maxmflatency = 1002 
averagemflatency = 262 
max_icnt2mem_latency = 1037 
max_icnt2sh_latency = 521476 
mrq_lat_table:1771 	78 	36 	80 	38 	33 	45 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	49640 	19463 	8443 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	40388 	11034 	8581 	5303 	5170 	9641 	1104 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	17233 	27546 	11782 	413 	0 	0 	0 	0 	0 	0 	0 	15 	430 	3650 	6707 	9770 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	377 	63 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626     25733         0         0      1444      3430      8754      3990      9717      4091      9738      6778      9780      8269      9762     10428 
dram[1]:      2345     26474         0         0      2920      3400      4068      4001      4450      4093      7129      6754      8231      8647      9790     10496 
dram[2]:      4686     27218         0         0      2968       853      3992      9342      4093      9730      6782      9774      8271      9756     10430      9744 
dram[3]:      7006      6717         0         0      2926      2609      4003      4070      4095      4560      6756      7131      8649      8252     10498      9848 
dram[4]:      7637      8408         0         0      1762      2657      9047      3994      9723      4164      9768      6784      9786      8290      9750     10454 
dram[5]:      8346     11002         0         0      3388      2615      4066      4005      4448      4097      7127      6758      8227      8666      9786     10510 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        8779      7884     12285      9552     17934     11474     16074      7920     11568      5693      8130      4950
dram[1]:          0         0    none      none        8277      7695      9638      9884     11292     10765     13530      7226     13983      5350     11147      4998
dram[2]:          0         0    none      none        7988      8934      9405     12238     10741     17738      8460     16004      5578     11883      4978      8693
dram[3]:          0         0    none      none        7950      8916      9444      9813     10895     10863      8098     12790      5473     13213      5083     10625
dram[4]:          0         0    none      none        7908      9096     11717      9483     17173     11054     14718      7559     10226      5396      7834      4932
dram[5]:          0         0    none      none        8258      8774      9272     10001     11123     11051     13201      7524     13970      5525     11093      5156
maximum mf latency per bank:
dram[0]:        285         0         0         0       770       547       996       715      1002       714       984       562       820       429       681       312
dram[1]:          0         0         0         0       514       580       737       779       803       746       858       571       866       388       839       301
dram[2]:          0         0         0         0       553       812       636       974       665       987       681       950       396       773       319       707
dram[3]:          0         0         0         0       541       622       639       741       654       738       733       803       402       813       330       789
dram[4]:          0         0         0         0       670       649       980       728       984       752       896       591       752       405       626       342
dram[5]:          0         0         0         0       547       639       730       721       766       737       810       586       837       399       794       367
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=521477 n_nop=520757 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.002692
n_activity=4651 dram_eff=0.3019
bk0: 14a 521387i bk1: 8a 521444i bk2: 0a 521475i bk3: 0a 521476i bk4: 20a 521424i bk5: 20a 521424i bk6: 64a 521317i bk7: 64a 521205i bk8: 64a 521317i bk9: 64a 521300i bk10: 64a 521337i bk11: 64a 521317i bk12: 64a 521336i bk13: 64a 521321i bk14: 64a 521310i bk15: 64a 521324i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0014689
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=521477 n_nop=520763 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002685
n_activity=3863 dram_eff=0.3624
bk0: 12a 521436i bk1: 8a 521445i bk2: 0a 521474i bk3: 0a 521476i bk4: 20a 521423i bk5: 20a 521427i bk6: 64a 521275i bk7: 64a 521110i bk8: 64a 521328i bk9: 64a 521274i bk10: 64a 521320i bk11: 64a 521285i bk12: 64a 521321i bk13: 64a 521304i bk14: 64a 521317i bk15: 64a 521307i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00551894
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=521477 n_nop=520759 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.0027
n_activity=4518 dram_eff=0.3116
bk0: 12a 521438i bk1: 8a 521446i bk2: 0a 521473i bk3: 0a 521474i bk4: 20a 521420i bk5: 24a 521417i bk6: 64a 521309i bk7: 64a 521228i bk8: 64a 521328i bk9: 64a 521311i bk10: 64a 521317i bk11: 64a 521333i bk12: 64a 521333i bk13: 64a 521321i bk14: 64a 521330i bk15: 64a 521309i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00170477
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=521477 n_nop=520763 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002685
n_activity=3938 dram_eff=0.3555
bk0: 8a 521444i bk1: 8a 521446i bk2: 0a 521476i bk3: 0a 521477i bk4: 20a 521427i bk5: 24a 521421i bk6: 64a 521260i bk7: 64a 521158i bk8: 64a 521308i bk9: 64a 521287i bk10: 64a 521315i bk11: 64a 521305i bk12: 64a 521320i bk13: 64a 521295i bk14: 64a 521318i bk15: 64a 521309i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0057433
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=521477 n_nop=520763 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002685
n_activity=4515 dram_eff=0.3101
bk0: 8a 521447i bk1: 8a 521446i bk2: 0a 521473i bk3: 0a 521476i bk4: 20a 521425i bk5: 24a 521413i bk6: 64a 521321i bk7: 64a 521223i bk8: 64a 521317i bk9: 64a 521335i bk10: 64a 521337i bk11: 64a 521315i bk12: 64a 521334i bk13: 64a 521313i bk14: 64a 521308i bk15: 64a 521322i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00123304
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=521477 n_nop=520763 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002685
n_activity=3937 dram_eff=0.3556
bk0: 8a 521446i bk1: 8a 521447i bk2: 0a 521475i bk3: 0a 521477i bk4: 20a 521424i bk5: 24a 521415i bk6: 64a 521281i bk7: 64a 521116i bk8: 64a 521326i bk9: 64a 521298i bk10: 64a 521326i bk11: 64a 521294i bk12: 64a 521324i bk13: 64a 521312i bk14: 64a 521307i bk15: 64a 521301i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00553428

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6609, Miss = 177, Miss_rate = 0.027, Pending_hits = 37, Reservation_fails = 266
L2_cache_bank[1]: Access = 6355, Miss = 174, Miss_rate = 0.027, Pending_hits = 55, Reservation_fails = 95
L2_cache_bank[2]: Access = 7618, Miss = 176, Miss_rate = 0.023, Pending_hits = 56, Reservation_fails = 97
L2_cache_bank[3]: Access = 6353, Miss = 174, Miss_rate = 0.027, Pending_hits = 45, Reservation_fails = 190
L2_cache_bank[4]: Access = 6579, Miss = 176, Miss_rate = 0.027, Pending_hits = 55, Reservation_fails = 56
L2_cache_bank[5]: Access = 6638, Miss = 176, Miss_rate = 0.027, Pending_hits = 37, Reservation_fails = 190
L2_cache_bank[6]: Access = 6373, Miss = 174, Miss_rate = 0.027, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[7]: Access = 7670, Miss = 176, Miss_rate = 0.023, Pending_hits = 73, Reservation_fails = 190
L2_cache_bank[8]: Access = 6404, Miss = 174, Miss_rate = 0.027, Pending_hits = 31, Reservation_fails = 32
L2_cache_bank[9]: Access = 6598, Miss = 176, Miss_rate = 0.027, Pending_hits = 60, Reservation_fails = 190
L2_cache_bank[10]: Access = 7428, Miss = 174, Miss_rate = 0.023, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[11]: Access = 6597, Miss = 176, Miss_rate = 0.027, Pending_hits = 44, Reservation_fails = 190
L2_total_cache_accesses = 81222
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0259
L2_total_cache_pending_hits = 579
L2_total_cache_reservation_fails = 1496
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54385
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 526
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20572
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3569
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1496
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=211036
icnt_total_pkts_simt_to_mem=122366
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 41.8952
	minimum = 6
	maximum = 401
Network latency average = 27.466
	minimum = 6
	maximum = 370
Slowest packet = 155046
Flit latency average = 19.866
	minimum = 6
	maximum = 370
Slowest flit = 318506
Fragmentation average = 0.0168634
	minimum = 0
	maximum = 85
Injected packet rate average = 0.0658842
	minimum = 0 (at node 20)
	maximum = 0.116992 (at node 19)
Accepted packet rate average = 0.0658842
	minimum = 0 (at node 20)
	maximum = 0.116992 (at node 19)
Injected flit rate average = 0.132641
	minimum = 0 (at node 20)
	maximum = 0.286694 (at node 19)
Accepted flit rate average= 0.132641
	minimum = 0 (at node 20)
	maximum = 0.188987 (at node 19)
Injected packet length average = 2.01325
Accepted packet length average = 2.01325
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.3132 (24 samples)
	minimum = 6 (24 samples)
	maximum = 221.833 (24 samples)
Network latency average = 14.9814 (24 samples)
	minimum = 6 (24 samples)
	maximum = 147.292 (24 samples)
Flit latency average = 11.212 (24 samples)
	minimum = 6 (24 samples)
	maximum = 145.958 (24 samples)
Fragmentation average = 0.00748533 (24 samples)
	minimum = 0 (24 samples)
	maximum = 44.25 (24 samples)
Injected packet rate average = 0.0263315 (24 samples)
	minimum = 0.0111418 (24 samples)
	maximum = 0.0447566 (24 samples)
Accepted packet rate average = 0.0263315 (24 samples)
	minimum = 0.0111418 (24 samples)
	maximum = 0.0447566 (24 samples)
Injected flit rate average = 0.0533309 (24 samples)
	minimum = 0.016783 (24 samples)
	maximum = 0.125022 (24 samples)
Accepted flit rate average = 0.0533309 (24 samples)
	minimum = 0.0201672 (24 samples)
	maximum = 0.0764457 (24 samples)
Injected packet size average = 2.02537 (24 samples)
Accepted packet size average = 2.02537 (24 samples)
Hops average = 1 (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 5 sec (425 sec)
gpgpu_simulation_rate = 80450 (inst/sec)
gpgpu_simulation_rate = 1227 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401d40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 25 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,521477)
GPGPU-Sim uArch: cycles simulated: 522977  inst.: 34192000 (ipc= 0.4) sim_rate=80262 (inst/sec) elapsed = 0:0:07:06 / Wed Jan 30 01:40:33 2019
GPGPU-Sim uArch: cycles simulated: 526977  inst.: 34195719 (ipc= 0.8) sim_rate=80083 (inst/sec) elapsed = 0:0:07:07 / Wed Jan 30 01:40:34 2019
GPGPU-Sim PTX: 34300000 instructions simulated : ctaid=(0,0,0) tid=(12,0,0)
GPGPU-Sim uArch: cycles simulated: 530977  inst.: 34204490 (ipc= 1.4) sim_rate=79917 (inst/sec) elapsed = 0:0:07:08 / Wed Jan 30 01:40:35 2019
GPGPU-Sim uArch: cycles simulated: 534977  inst.: 34210322 (ipc= 1.4) sim_rate=79744 (inst/sec) elapsed = 0:0:07:09 / Wed Jan 30 01:40:36 2019
GPGPU-Sim uArch: cycles simulated: 538977  inst.: 34213941 (ipc= 1.3) sim_rate=79567 (inst/sec) elapsed = 0:0:07:10 / Wed Jan 30 01:40:37 2019
GPGPU-Sim uArch: cycles simulated: 542977  inst.: 34215970 (ipc= 1.1) sim_rate=79387 (inst/sec) elapsed = 0:0:07:11 / Wed Jan 30 01:40:38 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (23037,521477), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 25 '_Z12lud_diagonalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 3.
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 25 
gpu_sim_cycle = 23038
gpu_sim_insn = 26018
gpu_ipc =       1.1294
gpu_tot_sim_cycle = 544515
gpu_tot_sim_insn = 34217394
gpu_tot_ipc =      62.8401
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 75870
gpu_stall_icnt2sh    = 125130
gpu_total_sim_rate=79390

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 678920
	L1I_total_cache_misses = 15867
	L1I_total_cache_miss_rate = 0.0234
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6819
L1D_cache:
	L1D_cache_core[0]: Access = 137, Miss = 100, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 139, Miss = 120, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 157, Miss = 115, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[3]: Access = 166, Miss = 131, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[4]: Access = 166, Miss = 129, Miss_rate = 0.777, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 173, Miss = 116, Miss_rate = 0.671, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 170, Miss = 147, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 146, Miss = 125, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 102, Miss = 96, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 126, Miss = 78, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 132, Miss = 117, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[11]: Access = 87, Miss = 62, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 102, Miss = 94, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[13]: Access = 104, Miss = 98, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[14]: Access = 198, Miss = 139, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2105
	L1D_total_cache_misses = 1667
	L1D_total_cache_miss_rate = 0.7919
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 11
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 27282
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 581
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 27265
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 53
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1086
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 663053
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 15867
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6819
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
21405, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1300, 1300, 1300, 1300, 1300, 1300, 1300, 1300, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 
gpgpu_n_tot_thrd_icount = 40990144
gpgpu_n_tot_w_icount = 1280942
gpgpu_n_stall_shd_mem = 433712
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 56975
gpgpu_n_mem_write_global = 20587
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 917760
gpgpu_n_store_insn = 329392
gpgpu_n_shmem_insn = 10908553
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 860384
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 189742
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 243970
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:529601	W0_Idle:4139306	W0_Scoreboard:2468989	W1:3393	W2:3177	W3:2961	W4:2745	W5:2529	W6:2313	W7:2097	W8:1881	W9:1665	W10:1449	W11:1233	W12:1017	W13:801	W14:585	W15:333	W16:371015	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:881748
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 455800 {8:56975,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1482264 {72:20587,}
traffic_breakdown_coretomem[INST_ACC_R] = 29544 {8:3693,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4139384 {72:56394,136:581,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 164696 {8:20587,}
traffic_breakdown_memtocore[INST_ACC_R] = 502248 {136:3693,}
maxmrqlatency = 190 
maxdqlatency = 0 
maxmflatency = 1002 
averagemflatency = 262 
max_icnt2mem_latency = 1037 
max_icnt2sh_latency = 544514 
mrq_lat_table:1771 	78 	36 	80 	38 	33 	45 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	49671 	19463 	8443 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	40436 	11034 	8581 	5303 	5170 	9641 	1104 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	17249 	27546 	11782 	413 	0 	0 	0 	0 	0 	0 	0 	15 	430 	3650 	6707 	9770 	15 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	389 	63 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626     25733         0         0      1444      3430      8754      3990      9717      4091      9738      6778      9780      8269      9762     10428 
dram[1]:      2345     26474         0         0      2920      3400      4068      4001      4450      4093      7129      6754      8231      8647      9790     10496 
dram[2]:      4686     27218         0         0      2968       853      3992      9342      4093      9730      6782      9774      8271      9756     10430      9744 
dram[3]:      7006      6717         0         0      2926      2609      4003      4070      4095      4560      6756      7131      8649      8252     10498      9848 
dram[4]:      7637      8408         0         0      1762      2657      9047      3994      9723      4164      9768      6784      9786      8290      9750     10454 
dram[5]:      8346     11002         0         0      3388      2615      4066      4005      4448      4097      7127      6758      8227      8666      9786     10510 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        8779      7884     12285      9552     17934     11474     16074      7968     11568      5693      8130      4950
dram[1]:          0         0    none      none        8277      7695      9638      9884     11292     10765     13530      7226     13983      5350     11147      4998
dram[2]:          0         0    none      none        7988      8934      9405     12238     10741     17738      8504     16004      5578     11883      4978      8693
dram[3]:          0         0    none      none        7950      8916      9444      9813     10895     10863      8098     12790      5473     13213      5083     10625
dram[4]:          0         0    none      none        7908      9096     11717      9483     17173     11054     14718      7602     10226      5396      7834      4932
dram[5]:          0         0    none      none        8258      8774      9272     10001     11123     11051     13201      7524     13970      5525     11093      5156
maximum mf latency per bank:
dram[0]:        285         0         0         0       770       547       996       715      1002       714       984       562       820       429       681       312
dram[1]:          0         0         0         0       514       580       737       779       803       746       858       571       866       388       839       301
dram[2]:          0         0         0         0       553       812       636       974       665       987       681       950       396       773       319       707
dram[3]:          0         0         0         0       541       622       639       741       654       738       733       803       402       813       330       789
dram[4]:          0         0         0         0       670       649       980       728       984       752       896       591       752       405       626       342
dram[5]:          0         0         0         0       547       639       730       721       766       737       810       586       837       399       794       367
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544515 n_nop=543795 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.002578
n_activity=4651 dram_eff=0.3019
bk0: 14a 544425i bk1: 8a 544482i bk2: 0a 544513i bk3: 0a 544514i bk4: 20a 544462i bk5: 20a 544462i bk6: 64a 544355i bk7: 64a 544243i bk8: 64a 544355i bk9: 64a 544338i bk10: 64a 544375i bk11: 64a 544355i bk12: 64a 544374i bk13: 64a 544359i bk14: 64a 544348i bk15: 64a 544362i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00140676
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544515 n_nop=543801 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002571
n_activity=3863 dram_eff=0.3624
bk0: 12a 544474i bk1: 8a 544483i bk2: 0a 544512i bk3: 0a 544514i bk4: 20a 544461i bk5: 20a 544465i bk6: 64a 544313i bk7: 64a 544148i bk8: 64a 544366i bk9: 64a 544312i bk10: 64a 544358i bk11: 64a 544323i bk12: 64a 544359i bk13: 64a 544342i bk14: 64a 544355i bk15: 64a 544345i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00528544
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544515 n_nop=543797 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002586
n_activity=4518 dram_eff=0.3116
bk0: 12a 544476i bk1: 8a 544484i bk2: 0a 544511i bk3: 0a 544512i bk4: 20a 544458i bk5: 24a 544455i bk6: 64a 544347i bk7: 64a 544266i bk8: 64a 544366i bk9: 64a 544349i bk10: 64a 544355i bk11: 64a 544371i bk12: 64a 544371i bk13: 64a 544359i bk14: 64a 544368i bk15: 64a 544347i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00163265
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544515 n_nop=543801 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002571
n_activity=3938 dram_eff=0.3555
bk0: 8a 544482i bk1: 8a 544484i bk2: 0a 544514i bk3: 0a 544515i bk4: 20a 544465i bk5: 24a 544459i bk6: 64a 544298i bk7: 64a 544196i bk8: 64a 544346i bk9: 64a 544325i bk10: 64a 544353i bk11: 64a 544343i bk12: 64a 544358i bk13: 64a 544333i bk14: 64a 544356i bk15: 64a 544347i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00550031
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544515 n_nop=543801 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002571
n_activity=4515 dram_eff=0.3101
bk0: 8a 544485i bk1: 8a 544484i bk2: 0a 544511i bk3: 0a 544514i bk4: 20a 544463i bk5: 24a 544451i bk6: 64a 544359i bk7: 64a 544261i bk8: 64a 544355i bk9: 64a 544373i bk10: 64a 544375i bk11: 64a 544353i bk12: 64a 544372i bk13: 64a 544351i bk14: 64a 544346i bk15: 64a 544360i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00118087
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=544515 n_nop=543801 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002571
n_activity=3937 dram_eff=0.3556
bk0: 8a 544484i bk1: 8a 544485i bk2: 0a 544513i bk3: 0a 544515i bk4: 20a 544462i bk5: 24a 544453i bk6: 64a 544319i bk7: 64a 544154i bk8: 64a 544364i bk9: 64a 544336i bk10: 64a 544364i bk11: 64a 544332i bk12: 64a 544362i bk13: 64a 544350i bk14: 64a 544345i bk15: 64a 544339i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00530013

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6611, Miss = 177, Miss_rate = 0.027, Pending_hits = 37, Reservation_fails = 266
L2_cache_bank[1]: Access = 6368, Miss = 174, Miss_rate = 0.027, Pending_hits = 55, Reservation_fails = 95
L2_cache_bank[2]: Access = 7620, Miss = 176, Miss_rate = 0.023, Pending_hits = 56, Reservation_fails = 97
L2_cache_bank[3]: Access = 6355, Miss = 174, Miss_rate = 0.027, Pending_hits = 45, Reservation_fails = 190
L2_cache_bank[4]: Access = 6591, Miss = 176, Miss_rate = 0.027, Pending_hits = 55, Reservation_fails = 56
L2_cache_bank[5]: Access = 6639, Miss = 176, Miss_rate = 0.027, Pending_hits = 37, Reservation_fails = 190
L2_cache_bank[6]: Access = 6375, Miss = 174, Miss_rate = 0.027, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[7]: Access = 7670, Miss = 176, Miss_rate = 0.023, Pending_hits = 73, Reservation_fails = 190
L2_cache_bank[8]: Access = 6406, Miss = 174, Miss_rate = 0.027, Pending_hits = 31, Reservation_fails = 32
L2_cache_bank[9]: Access = 6608, Miss = 176, Miss_rate = 0.027, Pending_hits = 60, Reservation_fails = 190
L2_cache_bank[10]: Access = 7430, Miss = 174, Miss_rate = 0.023, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[11]: Access = 6597, Miss = 176, Miss_rate = 0.027, Pending_hits = 44, Reservation_fails = 190
L2_total_cache_accesses = 81270
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0259
L2_total_cache_pending_hits = 579
L2_total_cache_reservation_fails = 1496
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54401
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 526
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20587
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3586
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1496
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=211184
icnt_total_pkts_simt_to_mem=122444
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.35417
	minimum = 6
	maximum = 10
Network latency average = 7.35417
	minimum = 6
	maximum = 10
Slowest packet = 162445
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 333402
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000154334
	minimum = 0 (at node 0)
	maximum = 0.00208351 (at node 3)
Accepted packet rate average = 0.000154334
	minimum = 0 (at node 0)
	maximum = 0.00208351 (at node 3)
Injected flit rate average = 0.000363329
	minimum = 0 (at node 0)
	maximum = 0.00338571 (at node 3)
Accepted flit rate average= 0.000363329
	minimum = 0 (at node 0)
	maximum = 0.00642417 (at node 3)
Injected packet length average = 2.35417
Accepted packet length average = 2.35417
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.7549 (25 samples)
	minimum = 6 (25 samples)
	maximum = 213.36 (25 samples)
Network latency average = 14.6764 (25 samples)
	minimum = 6 (25 samples)
	maximum = 141.8 (25 samples)
Flit latency average = 11.0035 (25 samples)
	minimum = 6 (25 samples)
	maximum = 140.36 (25 samples)
Fragmentation average = 0.00718592 (25 samples)
	minimum = 0 (25 samples)
	maximum = 42.48 (25 samples)
Injected packet rate average = 0.0252844 (25 samples)
	minimum = 0.0106961 (25 samples)
	maximum = 0.0430496 (25 samples)
Accepted packet rate average = 0.0252844 (25 samples)
	minimum = 0.0106961 (25 samples)
	maximum = 0.0430496 (25 samples)
Injected flit rate average = 0.0512122 (25 samples)
	minimum = 0.0161117 (25 samples)
	maximum = 0.120157 (25 samples)
Accepted flit rate average = 0.0512122 (25 samples)
	minimum = 0.0193605 (25 samples)
	maximum = 0.0736448 (25 samples)
Injected packet size average = 2.02545 (25 samples)
Accepted packet size average = 2.02545 (25 samples)
Hops average = 1 (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 11 sec (431 sec)
gpgpu_simulation_rate = 79390 (inst/sec)
gpgpu_simulation_rate = 1263 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401cc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (7,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,544515)
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,544515)
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,544515)
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,544515)
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,544515)
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,544515)
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,544515)
GPGPU-Sim uArch: cycles simulated: 545515  inst.: 34222306 (ipc= 4.9) sim_rate=79218 (inst/sec) elapsed = 0:0:07:12 / Wed Jan 30 01:40:39 2019
GPGPU-Sim uArch: cycles simulated: 547515  inst.: 34227410 (ipc= 3.3) sim_rate=79047 (inst/sec) elapsed = 0:0:07:13 / Wed Jan 30 01:40:40 2019
GPGPU-Sim uArch: cycles simulated: 550015  inst.: 34234578 (ipc= 3.1) sim_rate=78881 (inst/sec) elapsed = 0:0:07:14 / Wed Jan 30 01:40:41 2019
GPGPU-Sim uArch: cycles simulated: 552015  inst.: 34240082 (ipc= 3.0) sim_rate=78712 (inst/sec) elapsed = 0:0:07:15 / Wed Jan 30 01:40:42 2019
GPGPU-Sim uArch: cycles simulated: 554015  inst.: 34244226 (ipc= 2.8) sim_rate=78541 (inst/sec) elapsed = 0:0:07:16 / Wed Jan 30 01:40:43 2019
GPGPU-Sim uArch: cycles simulated: 556515  inst.: 34280754 (ipc= 5.3) sim_rate=78445 (inst/sec) elapsed = 0:0:07:17 / Wed Jan 30 01:40:44 2019
GPGPU-Sim PTX: 34400000 instructions simulated : ctaid=(5,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 558515  inst.: 34327298 (ipc= 7.9) sim_rate=78372 (inst/sec) elapsed = 0:0:07:18 / Wed Jan 30 01:40:45 2019
GPGPU-Sim uArch: cycles simulated: 560015  inst.: 34362194 (ipc= 9.3) sim_rate=78273 (inst/sec) elapsed = 0:0:07:19 / Wed Jan 30 01:40:46 2019
GPGPU-Sim PTX: 34500000 instructions simulated : ctaid=(4,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 562015  inst.: 34408626 (ipc=10.9) sim_rate=78201 (inst/sec) elapsed = 0:0:07:20 / Wed Jan 30 01:40:47 2019
GPGPU-Sim uArch: cycles simulated: 564015  inst.: 34445154 (ipc=11.7) sim_rate=78106 (inst/sec) elapsed = 0:0:07:21 / Wed Jan 30 01:40:48 2019
GPGPU-Sim uArch: cycles simulated: 566515  inst.: 34491586 (ipc=12.5) sim_rate=78035 (inst/sec) elapsed = 0:0:07:22 / Wed Jan 30 01:40:49 2019
GPGPU-Sim PTX: 34600000 instructions simulated : ctaid=(4,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 568015  inst.: 34520226 (ipc=12.9) sim_rate=77923 (inst/sec) elapsed = 0:0:07:23 / Wed Jan 30 01:40:50 2019
GPGPU-Sim uArch: cycles simulated: 570515  inst.: 34568210 (ipc=13.5) sim_rate=77856 (inst/sec) elapsed = 0:0:07:24 / Wed Jan 30 01:40:51 2019
GPGPU-Sim PTX: 34700000 instructions simulated : ctaid=(1,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 572515  inst.: 34606738 (ipc=13.9) sim_rate=77767 (inst/sec) elapsed = 0:0:07:25 / Wed Jan 30 01:40:52 2019
GPGPU-Sim uArch: cycles simulated: 574515  inst.: 34642098 (ipc=14.2) sim_rate=77672 (inst/sec) elapsed = 0:0:07:26 / Wed Jan 30 01:40:53 2019
GPGPU-Sim uArch: cycles simulated: 576515  inst.: 34656050 (ipc=13.7) sim_rate=77530 (inst/sec) elapsed = 0:0:07:27 / Wed Jan 30 01:40:54 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (32298,544515), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 26 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (32303,544515), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 26 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (32430,544515), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 26 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (32438,544515), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 26 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (32447,544515), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 26 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (32453,544515), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 26 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (32462,544515), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 26 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 10.
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 26 
gpu_sim_cycle = 32463
gpu_sim_insn = 443072
gpu_ipc =      13.6485
gpu_tot_sim_cycle = 576978
gpu_tot_sim_insn = 34660466
gpu_tot_ipc =      60.0724
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 75870
gpu_stall_icnt2sh    = 125130
gpu_total_sim_rate=77540

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 694724
	L1I_total_cache_misses = 16089
	L1I_total_cache_miss_rate = 0.0232
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6819
L1D_cache:
	L1D_cache_core[0]: Access = 137, Miss = 100, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 139, Miss = 120, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 157, Miss = 115, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[3]: Access = 166, Miss = 131, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[4]: Access = 166, Miss = 129, Miss_rate = 0.777, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 173, Miss = 116, Miss_rate = 0.671, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 170, Miss = 147, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 146, Miss = 125, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 102, Miss = 96, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 126, Miss = 78, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 132, Miss = 117, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[11]: Access = 87, Miss = 62, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 102, Miss = 94, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[13]: Access = 104, Miss = 98, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[14]: Access = 198, Miss = 139, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2105
	L1D_total_cache_misses = 1667
	L1D_total_cache_miss_rate = 0.7919
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 11
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 27345
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 581
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 27328
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 53
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1086
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 678635
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 16089
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6819
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
21405, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1300, 1300, 1300, 1300, 1300, 1300, 1300, 1300, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 
gpgpu_n_tot_thrd_icount = 41886368
gpgpu_n_tot_w_icount = 1308949
gpgpu_n_stall_shd_mem = 447775
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 57311
gpgpu_n_mem_write_global = 20804
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 923136
gpgpu_n_store_insn = 332864
gpgpu_n_shmem_insn = 11006777
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 861504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 203805
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 243970
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:529601	W0_Idle:4416339	W0_Scoreboard:2617641	W1:3393	W2:3177	W3:2961	W4:2745	W5:2529	W6:2313	W7:2097	W8:1881	W9:1665	W10:1449	W11:1233	W12:1017	W13:801	W14:585	W15:333	W16:398889	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:881881
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 458488 {8:57311,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1497888 {72:20804,}
traffic_breakdown_coretomem[INST_ACC_R] = 31320 {8:3915,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4163576 {72:56730,136:581,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 166432 {8:20804,}
traffic_breakdown_memtocore[INST_ACC_R] = 532440 {136:3915,}
maxmrqlatency = 190 
maxdqlatency = 0 
maxmflatency = 1002 
averagemflatency = 262 
max_icnt2mem_latency = 1037 
max_icnt2sh_latency = 576977 
mrq_lat_table:1771 	78 	36 	80 	38 	33 	45 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	50224 	19463 	8443 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	41210 	11035 	8581 	5303 	5170 	9641 	1104 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	17585 	27546 	11782 	413 	0 	0 	0 	0 	0 	0 	0 	15 	430 	3650 	6707 	9770 	232 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	414 	63 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626     25733         0         0      1444      3430      8754      3990      9717      4091      9738      6778      9780      8269      9762     10428 
dram[1]:      2345     26474         0         0      2920      3400      4068      4001      4450      4093      7129      6754      8231      8647      9790     10496 
dram[2]:      4686     27218         0         0      2968       853      3992      9342      4093      9730      6782      9774      8271      9756     10430      9744 
dram[3]:      7006      6717         0         0      2926      2609      4003      4070      4095      4560      6756      7131      8649      8252     10498      9848 
dram[4]:      7637      8408         0         0      1762      2657      9047      3994      9723      4164      9768      6784      9786      8290      9750     10454 
dram[5]:      8346     11002         0         0      3388      2615      4066      4005      4448      4097      7127      6758      8227      8666      9786     10510 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        8779      7884     12285      9552     17934     11474     16074      8340     11568      5833      8130      5090
dram[1]:          0         0    none      none        8277      7695      9638      9884     11292     10765     13530      7418     13983      5350     11147      4998
dram[2]:          0         0    none      none        7988      8934      9405     12238     10741     17738      8832     16004      5718     11883      5118      8693
dram[3]:          0         0    none      none        7950      8916      9444      9813     10895     10863      8273     12790      5473     13213      5083     10625
dram[4]:          0         0    none      none        7908      9096     11717      9483     17173     11054     14718      7940     10226      5536      7834      5072
dram[5]:          0         0    none      none        8258      8774      9272     10001     11123     11051     13201      7700     13970      5525     11093      5156
maximum mf latency per bank:
dram[0]:        285         0         0         0       770       547       996       715      1002       714       984       562       820       429       681       312
dram[1]:          0         0         0         0       514       580       737       779       803       746       858       571       866       388       839       301
dram[2]:          0         0         0         0       553       812       636       974       665       987       681       950       396       773       319       707
dram[3]:          0         0         0         0       541       622       639       741       654       738       733       803       402       813       330       789
dram[4]:          0         0         0         0       670       649       980       728       984       752       896       591       752       405       626       342
dram[5]:          0         0         0         0       547       639       730       721       766       737       810       586       837       399       794       367
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=576978 n_nop=576258 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.002433
n_activity=4651 dram_eff=0.3019
bk0: 14a 576888i bk1: 8a 576945i bk2: 0a 576976i bk3: 0a 576977i bk4: 20a 576925i bk5: 20a 576925i bk6: 64a 576818i bk7: 64a 576706i bk8: 64a 576818i bk9: 64a 576801i bk10: 64a 576838i bk11: 64a 576818i bk12: 64a 576837i bk13: 64a 576822i bk14: 64a 576811i bk15: 64a 576825i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00132761
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=576978 n_nop=576264 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002426
n_activity=3863 dram_eff=0.3624
bk0: 12a 576937i bk1: 8a 576946i bk2: 0a 576975i bk3: 0a 576977i bk4: 20a 576924i bk5: 20a 576928i bk6: 64a 576776i bk7: 64a 576611i bk8: 64a 576829i bk9: 64a 576775i bk10: 64a 576821i bk11: 64a 576786i bk12: 64a 576822i bk13: 64a 576805i bk14: 64a 576818i bk15: 64a 576808i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00498806
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=576978 n_nop=576260 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.00244
n_activity=4518 dram_eff=0.3116
bk0: 12a 576939i bk1: 8a 576947i bk2: 0a 576974i bk3: 0a 576975i bk4: 20a 576921i bk5: 24a 576918i bk6: 64a 576810i bk7: 64a 576729i bk8: 64a 576829i bk9: 64a 576812i bk10: 64a 576818i bk11: 64a 576834i bk12: 64a 576834i bk13: 64a 576822i bk14: 64a 576831i bk15: 64a 576810i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00154079
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=576978 n_nop=576264 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002426
n_activity=3938 dram_eff=0.3555
bk0: 8a 576945i bk1: 8a 576947i bk2: 0a 576977i bk3: 0a 576978i bk4: 20a 576928i bk5: 24a 576922i bk6: 64a 576761i bk7: 64a 576659i bk8: 64a 576809i bk9: 64a 576788i bk10: 64a 576816i bk11: 64a 576806i bk12: 64a 576821i bk13: 64a 576796i bk14: 64a 576819i bk15: 64a 576810i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00519084
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=576978 n_nop=576264 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002426
n_activity=4515 dram_eff=0.3101
bk0: 8a 576948i bk1: 8a 576947i bk2: 0a 576974i bk3: 0a 576977i bk4: 20a 576926i bk5: 24a 576914i bk6: 64a 576822i bk7: 64a 576724i bk8: 64a 576818i bk9: 64a 576836i bk10: 64a 576838i bk11: 64a 576816i bk12: 64a 576835i bk13: 64a 576814i bk14: 64a 576809i bk15: 64a 576823i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00111443
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=576978 n_nop=576264 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002426
n_activity=3937 dram_eff=0.3556
bk0: 8a 576947i bk1: 8a 576948i bk2: 0a 576976i bk3: 0a 576978i bk4: 20a 576925i bk5: 24a 576916i bk6: 64a 576782i bk7: 64a 576617i bk8: 64a 576827i bk9: 64a 576799i bk10: 64a 576827i bk11: 64a 576795i bk12: 64a 576825i bk13: 64a 576813i bk14: 64a 576808i bk15: 64a 576802i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00500192

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6625, Miss = 177, Miss_rate = 0.027, Pending_hits = 37, Reservation_fails = 266
L2_cache_bank[1]: Access = 6531, Miss = 174, Miss_rate = 0.027, Pending_hits = 55, Reservation_fails = 95
L2_cache_bank[2]: Access = 7634, Miss = 176, Miss_rate = 0.023, Pending_hits = 56, Reservation_fails = 97
L2_cache_bank[3]: Access = 6413, Miss = 174, Miss_rate = 0.027, Pending_hits = 45, Reservation_fails = 190
L2_cache_bank[4]: Access = 6744, Miss = 176, Miss_rate = 0.026, Pending_hits = 55, Reservation_fails = 56
L2_cache_bank[5]: Access = 6665, Miss = 176, Miss_rate = 0.026, Pending_hits = 37, Reservation_fails = 190
L2_cache_bank[6]: Access = 6429, Miss = 174, Miss_rate = 0.027, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[7]: Access = 7698, Miss = 176, Miss_rate = 0.023, Pending_hits = 73, Reservation_fails = 190
L2_cache_bank[8]: Access = 6420, Miss = 174, Miss_rate = 0.027, Pending_hits = 31, Reservation_fails = 32
L2_cache_bank[9]: Access = 6777, Miss = 176, Miss_rate = 0.026, Pending_hits = 60, Reservation_fails = 190
L2_cache_bank[10]: Access = 7444, Miss = 174, Miss_rate = 0.023, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[11]: Access = 6665, Miss = 176, Miss_rate = 0.026, Pending_hits = 44, Reservation_fails = 190
L2_total_cache_accesses = 82045
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0256
L2_total_cache_pending_hits = 579
L2_total_cache_reservation_fails = 1496
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54737
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 526
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20804
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3808
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1496
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=213519
icnt_total_pkts_simt_to_mem=123653
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.36452
	minimum = 6
	maximum = 18
Network latency average = 7.35161
	minimum = 6
	maximum = 15
Slowest packet = 162544
Flit latency average = 6.0855
	minimum = 6
	maximum = 14
Slowest flit = 333632
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0017684
	minimum = 0 (at node 0)
	maximum = 0.00520593 (at node 24)
Accepted packet rate average = 0.0017684
	minimum = 0 (at node 0)
	maximum = 0.00520593 (at node 24)
Injected flit rate average = 0.00404335
	minimum = 0 (at node 0)
	maximum = 0.0140776 (at node 24)
Accepted flit rate average= 0.00404335
	minimum = 0 (at node 0)
	maximum = 0.0103194 (at node 6)
Injected packet length average = 2.28645
Accepted packet length average = 2.28645
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.2398 (26 samples)
	minimum = 6 (26 samples)
	maximum = 205.846 (26 samples)
Network latency average = 14.3946 (26 samples)
	minimum = 6 (26 samples)
	maximum = 136.923 (26 samples)
Flit latency average = 10.8143 (26 samples)
	minimum = 6 (26 samples)
	maximum = 135.5 (26 samples)
Fragmentation average = 0.00690954 (26 samples)
	minimum = 0 (26 samples)
	maximum = 40.8462 (26 samples)
Injected packet rate average = 0.0243799 (26 samples)
	minimum = 0.0102847 (26 samples)
	maximum = 0.0415941 (26 samples)
Accepted packet rate average = 0.0243799 (26 samples)
	minimum = 0.0102847 (26 samples)
	maximum = 0.0415941 (26 samples)
Injected flit rate average = 0.049398 (26 samples)
	minimum = 0.015492 (26 samples)
	maximum = 0.116077 (26 samples)
Accepted flit rate average = 0.049398 (26 samples)
	minimum = 0.0186159 (26 samples)
	maximum = 0.0712092 (26 samples)
Injected packet size average = 2.02618 (26 samples)
Accepted packet size average = 2.02618 (26 samples)
Hops average = 1 (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 27 sec (447 sec)
gpgpu_simulation_rate = 77540 (inst/sec)
gpgpu_simulation_rate = 1290 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401c40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (7,7,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,576978)
GPGPU-Sim uArch: Shader 12 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,576978)
GPGPU-Sim uArch: Shader 13 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,576978)
GPGPU-Sim uArch: Shader 14 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,576978)
GPGPU-Sim uArch: Shader 0 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,576978)
GPGPU-Sim uArch: Shader 1 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,576978)
GPGPU-Sim uArch: Shader 2 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,576978)
GPGPU-Sim uArch: Shader 3 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,576978)
GPGPU-Sim uArch: Shader 4 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,576978)
GPGPU-Sim uArch: Shader 5 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,576978)
GPGPU-Sim uArch: Shader 6 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,576978)
GPGPU-Sim uArch: Shader 7 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,576978)
GPGPU-Sim uArch: Shader 8 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,576978)
GPGPU-Sim uArch: Shader 9 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,576978)
GPGPU-Sim uArch: Shader 10 bind to kernel 27 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,576978)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,576978)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,576978)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,576978)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,576978)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,576978)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,576978)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,576978)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,576978)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,576978)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,576978)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,576978)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,576978)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,576978)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,576978)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,576978)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,576978)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,576978)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,576978)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,576978)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,576978)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,576978)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,576978)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,576978)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,576978)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,576978)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,576978)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,576978)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,576978)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,576978)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,576978)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,576978)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,576978)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,576978)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,576978)
GPGPU-Sim PTX: 34800000 instructions simulated : ctaid=(4,0,0) tid=(3,13,0)
GPGPU-Sim PTX: 34900000 instructions simulated : ctaid=(5,2,0) tid=(3,7,0)
GPGPU-Sim PTX: 35000000 instructions simulated : ctaid=(0,2,0) tid=(3,9,0)
GPGPU-Sim PTX: 35100000 instructions simulated : ctaid=(1,0,0) tid=(3,15,0)
GPGPU-Sim uArch: cycles simulated: 577478  inst.: 34987762 (ipc=654.6) sim_rate=77923 (inst/sec) elapsed = 0:0:07:29 / Wed Jan 30 01:40:56 2019
GPGPU-Sim PTX: 35200000 instructions simulated : ctaid=(5,1,0) tid=(3,11,0)
GPGPU-Sim PTX: 35300000 instructions simulated : ctaid=(0,3,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 578478  inst.: 35214642 (ipc=369.5) sim_rate=78254 (inst/sec) elapsed = 0:0:07:30 / Wed Jan 30 01:40:57 2019
GPGPU-Sim PTX: 35400000 instructions simulated : ctaid=(1,5,0) tid=(3,15,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1788,576978), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1873,576978), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1923,576978), 2 CTAs running
GPGPU-Sim PTX: 35500000 instructions simulated : ctaid=(5,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 578978  inst.: 35398770 (ipc=369.2) sim_rate=78315 (inst/sec) elapsed = 0:0:07:32 / Wed Jan 30 01:40:59 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2147,576978), 3 CTAs running
GPGPU-Sim PTX: 35600000 instructions simulated : ctaid=(4,4,0) tid=(3,5,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2206,576978), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2353,576978), 1 CTAs running
GPGPU-Sim PTX: 35700000 instructions simulated : ctaid=(1,2,0) tid=(3,15,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2457,576978), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2458,576978), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2487,576978), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2489,576978), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 579478  inst.: 35631346 (ipc=388.4) sim_rate=78656 (inst/sec) elapsed = 0:0:07:33 / Wed Jan 30 01:41:00 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2524,576978), 2 CTAs running
GPGPU-Sim PTX: 35800000 instructions simulated : ctaid=(0,4,0) tid=(3,7,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2636,576978), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 27 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2664,576978), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 27 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2692,576978), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 27 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2730,576978), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2734,576978), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2806,576978), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2853,576978), 2 CTAs running
GPGPU-Sim PTX: 35900000 instructions simulated : ctaid=(5,6,0) tid=(3,11,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2943,576978), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2973,576978), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2979,576978), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2980,576978), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 579978  inst.: 35839698 (ipc=393.1) sim_rate=78942 (inst/sec) elapsed = 0:0:07:34 / Wed Jan 30 01:41:01 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3004,576978), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3091,576978), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3151,576978), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 27 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3157,576978), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3163,576978), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3221,576978), 1 CTAs running
GPGPU-Sim PTX: 36000000 instructions simulated : ctaid=(1,3,0) tid=(3,7,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3262,576978), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3277,576978), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3319,576978), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3377,576978), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (3390,576978), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 27 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (3398,576978), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 27 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3431,576978), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 27 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3477,576978), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (3477,576978), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 27 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3491,576978), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 580478  inst.: 35912018 (ipc=357.6) sim_rate=78927 (inst/sec) elapsed = 0:0:07:35 / Wed Jan 30 01:41:02 2019
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3532,576978), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 27 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3543,576978), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3564,576978), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 27 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (3571,576978), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 27 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3574,576978), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3588,576978), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 27 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3628,576978), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3757,576978), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3771,576978), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 27 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3792,576978), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 27 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3927,576978), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 27 '_Z12lud_internalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 3.
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 27 
gpu_sim_cycle = 3928
gpu_sim_insn = 1254400
gpu_ipc =     319.3483
gpu_tot_sim_cycle = 580906
gpu_tot_sim_insn = 35914866
gpu_tot_ipc =      61.8256
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 79961
gpu_stall_icnt2sh    = 130858
gpu_total_sim_rate=78933

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 715061
	L1I_total_cache_misses = 16826
	L1I_total_cache_miss_rate = 0.0235
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6819
L1D_cache:
	L1D_cache_core[0]: Access = 137, Miss = 100, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 139, Miss = 120, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 157, Miss = 115, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[3]: Access = 166, Miss = 131, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[4]: Access = 166, Miss = 129, Miss_rate = 0.777, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 173, Miss = 116, Miss_rate = 0.671, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 170, Miss = 147, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 146, Miss = 125, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 102, Miss = 96, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 126, Miss = 78, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 132, Miss = 117, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[11]: Access = 87, Miss = 62, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 102, Miss = 94, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[13]: Access = 104, Miss = 98, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[14]: Access = 198, Miss = 139, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2105
	L1D_total_cache_misses = 1667
	L1D_total_cache_miss_rate = 0.7919
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 11
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 28521
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 581
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 28504
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 53
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1086
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 698235
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 16826
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6819
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
21505, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 
gpgpu_n_tot_thrd_icount = 43140768
gpgpu_n_tot_w_icount = 1348149
gpgpu_n_stall_shd_mem = 457203
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 59663
gpgpu_n_mem_write_global = 21588
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 960768
gpgpu_n_store_insn = 345408
gpgpu_n_shmem_insn = 11433273
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 899136
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 203805
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 253398
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:548986	W0_Idle:4427354	W0_Scoreboard:2649239	W1:3393	W2:3177	W3:2961	W4:2745	W5:2529	W6:2313	W7:2097	W8:1881	W9:1665	W10:1449	W11:1233	W12:1017	W13:801	W14:585	W15:333	W16:398889	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:921081
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 477304 {8:59663,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1554336 {72:21588,}
traffic_breakdown_coretomem[INST_ACC_R] = 31712 {8:3964,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4332920 {72:59082,136:581,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 172704 {8:21588,}
traffic_breakdown_memtocore[INST_ACC_R] = 539104 {136:3964,}
maxmrqlatency = 190 
maxdqlatency = 0 
maxmflatency = 1002 
averagemflatency = 263 
max_icnt2mem_latency = 1037 
max_icnt2sh_latency = 580905 
mrq_lat_table:1771 	78 	36 	80 	38 	33 	45 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	52091 	20270 	8905 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	42304 	11698 	8984 	5502 	5388 	10230 	1123 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	17951 	29165 	12149 	413 	0 	0 	0 	0 	0 	0 	0 	15 	430 	3650 	6707 	9770 	1016 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	418 	67 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626     25733         0         0      1444      3430      8754      3990      9717      4091      9738      6778      9780      8269      9762     10428 
dram[1]:      2345     26474         0         0      2920      3400      4068      4001      4450      4093      7129      6754      8231      8647      9790     10496 
dram[2]:      4686     27218         0         0      2968       853      3992      9342      4093      9730      6782      9774      8271      9756     10430      9744 
dram[3]:      7006      6717         0         0      2926      2609      4003      4070      4095      4560      6756      7131      8649      8252     10498      9848 
dram[4]:      7637      8408         0         0      1762      2657      9047      3994      9723      4164      9768      6784      9786      8290      9750     10454 
dram[5]:      8346     11002         0         0      3388      2615      4066      4005      4448      4097      7127      6758      8227      8666      9786     10510 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        8779      7884     12285      9552     17934     11474     16074     10431     11568      8256      8130      7635
dram[1]:          0         0    none      none        8277      7695      9638      9884     11292     10765     13530      9375     13983      6001     11147      5632
dram[2]:          0         0    none      none        7988      8934      9405     12238     10741     17738     10446     16004      7858     11883      7456      8693
dram[3]:          0         0    none      none        7950      8916      9444      9813     10895     10863      9771     12790      6183     13213      5774     10625
dram[4]:          0         0    none      none        7908      9096     11717      9483     17173     11054     14718      9680     10226      7688      7834      7286
dram[5]:          0         0    none      none        8258      8774      9272     10001     11123     11051     13201      9104     13970      6223     11093      5840
maximum mf latency per bank:
dram[0]:        285         0         0         0       770       547       996       715      1002       714       984       738       820       758       681       807
dram[1]:          0         0         0         0       514       580       737       779       803       746       858       575       866       388       839       301
dram[2]:          0         0         0         0       553       812       636       974       665       987       681       950       671       773       732       707
dram[3]:          0         0         0         0       541       622       639       741       654       738       733       803       402       813       330       789
dram[4]:          0         0         0         0       670       649       980       728       984       752       896       633       752       663       626       659
dram[5]:          0         0         0         0       547       639       730       721       766       737       810       586       837       399       794       367
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=580906 n_nop=580186 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.002417
n_activity=4651 dram_eff=0.3019
bk0: 14a 580816i bk1: 8a 580873i bk2: 0a 580904i bk3: 0a 580905i bk4: 20a 580853i bk5: 20a 580853i bk6: 64a 580746i bk7: 64a 580634i bk8: 64a 580746i bk9: 64a 580729i bk10: 64a 580766i bk11: 64a 580746i bk12: 64a 580765i bk13: 64a 580750i bk14: 64a 580739i bk15: 64a 580753i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00131863
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=580906 n_nop=580192 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.00241
n_activity=3863 dram_eff=0.3624
bk0: 12a 580865i bk1: 8a 580874i bk2: 0a 580903i bk3: 0a 580905i bk4: 20a 580852i bk5: 20a 580856i bk6: 64a 580704i bk7: 64a 580539i bk8: 64a 580757i bk9: 64a 580703i bk10: 64a 580749i bk11: 64a 580714i bk12: 64a 580750i bk13: 64a 580733i bk14: 64a 580746i bk15: 64a 580736i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00495433
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=580906 n_nop=580188 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002424
n_activity=4518 dram_eff=0.3116
bk0: 12a 580867i bk1: 8a 580875i bk2: 0a 580902i bk3: 0a 580903i bk4: 20a 580849i bk5: 24a 580846i bk6: 64a 580738i bk7: 64a 580657i bk8: 64a 580757i bk9: 64a 580740i bk10: 64a 580746i bk11: 64a 580762i bk12: 64a 580762i bk13: 64a 580750i bk14: 64a 580759i bk15: 64a 580738i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00153037
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=580906 n_nop=580192 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.00241
n_activity=3938 dram_eff=0.3555
bk0: 8a 580873i bk1: 8a 580875i bk2: 0a 580905i bk3: 0a 580906i bk4: 20a 580856i bk5: 24a 580850i bk6: 64a 580689i bk7: 64a 580587i bk8: 64a 580737i bk9: 64a 580716i bk10: 64a 580744i bk11: 64a 580734i bk12: 64a 580749i bk13: 64a 580724i bk14: 64a 580747i bk15: 64a 580738i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00515574
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=580906 n_nop=580192 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.00241
n_activity=4515 dram_eff=0.3101
bk0: 8a 580876i bk1: 8a 580875i bk2: 0a 580902i bk3: 0a 580905i bk4: 20a 580854i bk5: 24a 580842i bk6: 64a 580750i bk7: 64a 580652i bk8: 64a 580746i bk9: 64a 580764i bk10: 64a 580766i bk11: 64a 580744i bk12: 64a 580763i bk13: 64a 580742i bk14: 64a 580737i bk15: 64a 580751i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00110689
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=580906 n_nop=580192 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.00241
n_activity=3937 dram_eff=0.3556
bk0: 8a 580875i bk1: 8a 580876i bk2: 0a 580904i bk3: 0a 580906i bk4: 20a 580853i bk5: 24a 580844i bk6: 64a 580710i bk7: 64a 580545i bk8: 64a 580755i bk9: 64a 580727i bk10: 64a 580755i bk11: 64a 580723i bk12: 64a 580753i bk13: 64a 580741i bk14: 64a 580736i bk15: 64a 580730i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0049681

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6641, Miss = 177, Miss_rate = 0.027, Pending_hits = 37, Reservation_fails = 266
L2_cache_bank[1]: Access = 7138, Miss = 174, Miss_rate = 0.024, Pending_hits = 55, Reservation_fails = 95
L2_cache_bank[2]: Access = 7650, Miss = 176, Miss_rate = 0.023, Pending_hits = 56, Reservation_fails = 97
L2_cache_bank[3]: Access = 6877, Miss = 174, Miss_rate = 0.025, Pending_hits = 45, Reservation_fails = 190
L2_cache_bank[4]: Access = 7346, Miss = 176, Miss_rate = 0.024, Pending_hits = 55, Reservation_fails = 56
L2_cache_bank[5]: Access = 6665, Miss = 176, Miss_rate = 0.026, Pending_hits = 37, Reservation_fails = 190
L2_cache_bank[6]: Access = 6865, Miss = 174, Miss_rate = 0.025, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[7]: Access = 7698, Miss = 176, Miss_rate = 0.023, Pending_hits = 73, Reservation_fails = 190
L2_cache_bank[8]: Access = 6420, Miss = 174, Miss_rate = 0.027, Pending_hits = 31, Reservation_fails = 32
L2_cache_bank[9]: Access = 7376, Miss = 176, Miss_rate = 0.024, Pending_hits = 60, Reservation_fails = 190
L2_cache_bank[10]: Access = 7444, Miss = 174, Miss_rate = 0.023, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[11]: Access = 7110, Miss = 176, Miss_rate = 0.025, Pending_hits = 44, Reservation_fails = 190
L2_total_cache_accesses = 85230
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0247
L2_total_cache_pending_hits = 579
L2_total_cache_reservation_fails = 1496
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57089
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 526
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21588
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3857
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1496
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=221604
icnt_total_pkts_simt_to_mem=128406
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 51.3041
	minimum = 6
	maximum = 554
Network latency average = 32.5149
	minimum = 6
	maximum = 328
Slowest packet = 165050
Flit latency average = 21.8264
	minimum = 6
	maximum = 328
Slowest flit = 339400
Fragmentation average = 0.0164835
	minimum = 0
	maximum = 90
Injected packet rate average = 0.0600626
	minimum = 0 (at node 20)
	maximum = 0.154532 (at node 16)
Accepted packet rate average = 0.0600626
	minimum = 0 (at node 20)
	maximum = 0.154532 (at node 16)
Injected flit rate average = 0.121049
	minimum = 0 (at node 20)
	maximum = 0.411405 (at node 19)
Accepted flit rate average= 0.121049
	minimum = 0 (at node 20)
	maximum = 0.211049 (at node 16)
Injected packet length average = 2.01538
Accepted packet length average = 2.01538
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.3904 (27 samples)
	minimum = 6 (27 samples)
	maximum = 218.741 (27 samples)
Network latency average = 15.0658 (27 samples)
	minimum = 6 (27 samples)
	maximum = 144 (27 samples)
Flit latency average = 11.2222 (27 samples)
	minimum = 6 (27 samples)
	maximum = 142.63 (27 samples)
Fragmentation average = 0.00726413 (27 samples)
	minimum = 0 (27 samples)
	maximum = 42.6667 (27 samples)
Injected packet rate average = 0.0257015 (27 samples)
	minimum = 0.0099038 (27 samples)
	maximum = 0.045777 (27 samples)
Accepted packet rate average = 0.0257015 (27 samples)
	minimum = 0.0099038 (27 samples)
	maximum = 0.045777 (27 samples)
Injected flit rate average = 0.0520518 (27 samples)
	minimum = 0.0149182 (27 samples)
	maximum = 0.127015 (27 samples)
Accepted flit rate average = 0.0520518 (27 samples)
	minimum = 0.0179264 (27 samples)
	maximum = 0.0763885 (27 samples)
Injected packet size average = 2.02524 (27 samples)
Accepted packet size average = 2.02524 (27 samples)
Hops average = 1 (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 35 sec (455 sec)
gpgpu_simulation_rate = 78933 (inst/sec)
gpgpu_simulation_rate = 1276 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401d40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 28 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,580906)
GPGPU-Sim uArch: cycles simulated: 582406  inst.: 35915490 (ipc= 0.4) sim_rate=78762 (inst/sec) elapsed = 0:0:07:36 / Wed Jan 30 01:41:03 2019
GPGPU-Sim uArch: cycles simulated: 586406  inst.: 35919209 (ipc= 0.8) sim_rate=78597 (inst/sec) elapsed = 0:0:07:37 / Wed Jan 30 01:41:04 2019
GPGPU-Sim uArch: cycles simulated: 590406  inst.: 35927980 (ipc= 1.4) sim_rate=78445 (inst/sec) elapsed = 0:0:07:38 / Wed Jan 30 01:41:05 2019
GPGPU-Sim uArch: cycles simulated: 594406  inst.: 35933812 (ipc= 1.4) sim_rate=78287 (inst/sec) elapsed = 0:0:07:39 / Wed Jan 30 01:41:06 2019
GPGPU-Sim uArch: cycles simulated: 598406  inst.: 35937431 (ipc= 1.3) sim_rate=78124 (inst/sec) elapsed = 0:0:07:40 / Wed Jan 30 01:41:07 2019
GPGPU-Sim uArch: cycles simulated: 602406  inst.: 35939460 (ipc= 1.1) sim_rate=77959 (inst/sec) elapsed = 0:0:07:41 / Wed Jan 30 01:41:08 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (23037,580906), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 28 '_Z12lud_diagonalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 0.
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 28 
gpu_sim_cycle = 23038
gpu_sim_insn = 26018
gpu_ipc =       1.1294
gpu_tot_sim_cycle = 603944
gpu_tot_sim_insn = 35940884
gpu_tot_ipc =      59.5103
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 79961
gpu_stall_icnt2sh    = 130858
gpu_total_sim_rate=77962

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 717107
	L1I_total_cache_misses = 16843
	L1I_total_cache_miss_rate = 0.0235
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6819
L1D_cache:
	L1D_cache_core[0]: Access = 137, Miss = 100, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 139, Miss = 120, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 157, Miss = 115, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[3]: Access = 166, Miss = 131, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[4]: Access = 166, Miss = 129, Miss_rate = 0.777, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 173, Miss = 116, Miss_rate = 0.671, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 170, Miss = 147, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 146, Miss = 125, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 102, Miss = 96, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 126, Miss = 78, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 132, Miss = 117, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[11]: Access = 87, Miss = 62, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 102, Miss = 94, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[13]: Access = 104, Miss = 98, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[14]: Access = 198, Miss = 139, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2105
	L1D_total_cache_misses = 1667
	L1D_total_cache_miss_rate = 0.7919
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 11
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 28527
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 581
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 28510
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 53
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1086
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 700264
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 16843
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6819
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
25155, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 
gpgpu_n_tot_thrd_icount = 43257568
gpgpu_n_tot_w_icount = 1351799
gpgpu_n_stall_shd_mem = 457749
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 59679
gpgpu_n_mem_write_global = 21603
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 961024
gpgpu_n_store_insn = 345648
gpgpu_n_shmem_insn = 11438074
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 899232
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 204351
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 253398
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:548986	W0_Idle:4455237	W0_Scoreboard:2663810	W1:3770	W2:3530	W3:3290	W4:3050	W5:2810	W6:2570	W7:2330	W8:2090	W9:1850	W10:1610	W11:1370	W12:1130	W13:890	W14:650	W15:370	W16:399408	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:921081
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 477432 {8:59679,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1555416 {72:21603,}
traffic_breakdown_coretomem[INST_ACC_R] = 31848 {8:3981,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4334072 {72:59098,136:581,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 172824 {8:21603,}
traffic_breakdown_memtocore[INST_ACC_R] = 541416 {136:3981,}
maxmrqlatency = 190 
maxdqlatency = 0 
maxmflatency = 1002 
averagemflatency = 262 
max_icnt2mem_latency = 1037 
max_icnt2sh_latency = 603943 
mrq_lat_table:1771 	78 	36 	80 	38 	33 	45 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	52122 	20270 	8905 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	42352 	11698 	8984 	5502 	5388 	10230 	1123 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	17967 	29165 	12149 	413 	0 	0 	0 	0 	0 	0 	0 	15 	430 	3650 	6707 	9770 	1031 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	430 	67 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626     25733         0         0      1444      3430      8754      3990      9717      4091      9738      6778      9780      8269      9762     10428 
dram[1]:      2345     26474         0         0      2920      3400      4068      4001      4450      4093      7129      6754      8231      8647      9790     10496 
dram[2]:      4686     27218         0         0      2968       853      3992      9342      4093      9730      6782      9774      8271      9756     10430      9744 
dram[3]:      7006      6717         0         0      2926      2609      4003      4070      4095      4560      6756      7131      8649      8252     10498      9848 
dram[4]:      7637      8408         0         0      1762      2657      9047      3994      9723      4164      9768      6784      9786      8290      9750     10454 
dram[5]:      8346     11002         0         0      3388      2615      4066      4005      4448      4097      7127      6758      8227      8666      9786     10510 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        8779      7884     12285      9552     17934     11474     16074     10475     11568      8256      8130      7635
dram[1]:          0         0    none      none        8277      7695      9638      9884     11292     10765     13530      9375     13983      6001     11147      5632
dram[2]:          0         0    none      none        7988      8934      9405     12238     10741     17738     10490     16004      7858     11883      7456      8693
dram[3]:          0         0    none      none        7950      8916      9444      9813     10895     10863      9771     12790      6183     13213      5774     10625
dram[4]:          0         0    none      none        7908      9096     11717      9483     17173     11054     14718      9728     10226      7688      7834      7286
dram[5]:          0         0    none      none        8258      8774      9272     10001     11123     11051     13201      9104     13970      6223     11093      5840
maximum mf latency per bank:
dram[0]:        285         0         0         0       770       547       996       715      1002       714       984       738       820       758       681       807
dram[1]:          0         0         0         0       514       580       737       779       803       746       858       575       866       388       839       301
dram[2]:          0         0         0         0       553       812       636       974       665       987       681       950       671       773       732       707
dram[3]:          0         0         0         0       541       622       639       741       654       738       733       803       402       813       330       789
dram[4]:          0         0         0         0       670       649       980       728       984       752       896       633       752       663       626       659
dram[5]:          0         0         0         0       547       639       730       721       766       737       810       586       837       399       794       367
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=603944 n_nop=603224 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.002325
n_activity=4651 dram_eff=0.3019
bk0: 14a 603854i bk1: 8a 603911i bk2: 0a 603942i bk3: 0a 603943i bk4: 20a 603891i bk5: 20a 603891i bk6: 64a 603784i bk7: 64a 603672i bk8: 64a 603784i bk9: 64a 603767i bk10: 64a 603804i bk11: 64a 603784i bk12: 64a 603803i bk13: 64a 603788i bk14: 64a 603777i bk15: 64a 603791i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00126833
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=603944 n_nop=603230 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002318
n_activity=3863 dram_eff=0.3624
bk0: 12a 603903i bk1: 8a 603912i bk2: 0a 603941i bk3: 0a 603943i bk4: 20a 603890i bk5: 20a 603894i bk6: 64a 603742i bk7: 64a 603577i bk8: 64a 603795i bk9: 64a 603741i bk10: 64a 603787i bk11: 64a 603752i bk12: 64a 603788i bk13: 64a 603771i bk14: 64a 603784i bk15: 64a 603774i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00476534
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=603944 n_nop=603226 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002331
n_activity=4518 dram_eff=0.3116
bk0: 12a 603905i bk1: 8a 603913i bk2: 0a 603940i bk3: 0a 603941i bk4: 20a 603887i bk5: 24a 603884i bk6: 64a 603776i bk7: 64a 603695i bk8: 64a 603795i bk9: 64a 603778i bk10: 64a 603784i bk11: 64a 603800i bk12: 64a 603800i bk13: 64a 603788i bk14: 64a 603797i bk15: 64a 603776i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00147199
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=603944 n_nop=603230 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002318
n_activity=3938 dram_eff=0.3555
bk0: 8a 603911i bk1: 8a 603913i bk2: 0a 603943i bk3: 0a 603944i bk4: 20a 603894i bk5: 24a 603888i bk6: 64a 603727i bk7: 64a 603625i bk8: 64a 603775i bk9: 64a 603754i bk10: 64a 603782i bk11: 64a 603772i bk12: 64a 603787i bk13: 64a 603762i bk14: 64a 603785i bk15: 64a 603776i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00495907
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=603944 n_nop=603230 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002318
n_activity=4515 dram_eff=0.3101
bk0: 8a 603914i bk1: 8a 603913i bk2: 0a 603940i bk3: 0a 603943i bk4: 20a 603892i bk5: 24a 603880i bk6: 64a 603788i bk7: 64a 603690i bk8: 64a 603784i bk9: 64a 603802i bk10: 64a 603804i bk11: 64a 603782i bk12: 64a 603801i bk13: 64a 603780i bk14: 64a 603775i bk15: 64a 603789i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00106467
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=603944 n_nop=603230 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002318
n_activity=3937 dram_eff=0.3556
bk0: 8a 603913i bk1: 8a 603914i bk2: 0a 603942i bk3: 0a 603944i bk4: 20a 603891i bk5: 24a 603882i bk6: 64a 603748i bk7: 64a 603583i bk8: 64a 603793i bk9: 64a 603765i bk10: 64a 603793i bk11: 64a 603761i bk12: 64a 603791i bk13: 64a 603779i bk14: 64a 603774i bk15: 64a 603768i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00477859

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6643, Miss = 177, Miss_rate = 0.027, Pending_hits = 37, Reservation_fails = 266
L2_cache_bank[1]: Access = 7150, Miss = 174, Miss_rate = 0.024, Pending_hits = 55, Reservation_fails = 95
L2_cache_bank[2]: Access = 7652, Miss = 176, Miss_rate = 0.023, Pending_hits = 56, Reservation_fails = 97
L2_cache_bank[3]: Access = 6879, Miss = 174, Miss_rate = 0.025, Pending_hits = 45, Reservation_fails = 190
L2_cache_bank[4]: Access = 7358, Miss = 176, Miss_rate = 0.024, Pending_hits = 55, Reservation_fails = 56
L2_cache_bank[5]: Access = 6666, Miss = 176, Miss_rate = 0.026, Pending_hits = 37, Reservation_fails = 190
L2_cache_bank[6]: Access = 6867, Miss = 174, Miss_rate = 0.025, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[7]: Access = 7698, Miss = 176, Miss_rate = 0.023, Pending_hits = 73, Reservation_fails = 190
L2_cache_bank[8]: Access = 6422, Miss = 174, Miss_rate = 0.027, Pending_hits = 31, Reservation_fails = 32
L2_cache_bank[9]: Access = 7387, Miss = 176, Miss_rate = 0.024, Pending_hits = 60, Reservation_fails = 190
L2_cache_bank[10]: Access = 7446, Miss = 174, Miss_rate = 0.023, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[11]: Access = 7110, Miss = 176, Miss_rate = 0.025, Pending_hits = 44, Reservation_fails = 190
L2_total_cache_accesses = 85278
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0247
L2_total_cache_pending_hits = 579
L2_total_cache_reservation_fails = 1496
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57105
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 526
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21603
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3874
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1496
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=221752
icnt_total_pkts_simt_to_mem=128484
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.35417
	minimum = 6
	maximum = 10
Network latency average = 7.35417
	minimum = 6
	maximum = 10
Slowest packet = 170461
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 350010
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000154334
	minimum = 0 (at node 1)
	maximum = 0.00208351 (at node 0)
Accepted packet rate average = 0.000154334
	minimum = 0 (at node 1)
	maximum = 0.00208351 (at node 0)
Injected flit rate average = 0.000363329
	minimum = 0 (at node 1)
	maximum = 0.00338571 (at node 0)
Accepted flit rate average= 0.000363329
	minimum = 0 (at node 1)
	maximum = 0.00642417 (at node 0)
Injected packet length average = 2.35417
Accepted packet length average = 2.35417
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.8891 (28 samples)
	minimum = 6 (28 samples)
	maximum = 211.286 (28 samples)
Network latency average = 14.7903 (28 samples)
	minimum = 6 (28 samples)
	maximum = 139.214 (28 samples)
Flit latency average = 11.0357 (28 samples)
	minimum = 6 (28 samples)
	maximum = 137.75 (28 samples)
Fragmentation average = 0.0070047 (28 samples)
	minimum = 0 (28 samples)
	maximum = 41.1429 (28 samples)
Injected packet rate average = 0.0247891 (28 samples)
	minimum = 0.00955009 (28 samples)
	maximum = 0.0442165 (28 samples)
Accepted packet rate average = 0.0247891 (28 samples)
	minimum = 0.00955009 (28 samples)
	maximum = 0.0442165 (28 samples)
Injected flit rate average = 0.0502058 (28 samples)
	minimum = 0.0143854 (28 samples)
	maximum = 0.1226 (28 samples)
Accepted flit rate average = 0.0502058 (28 samples)
	minimum = 0.0172862 (28 samples)
	maximum = 0.0738897 (28 samples)
Injected packet size average = 2.02532 (28 samples)
Accepted packet size average = 2.02532 (28 samples)
Hops average = 1 (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 41 sec (461 sec)
gpgpu_simulation_rate = 77962 (inst/sec)
gpgpu_simulation_rate = 1310 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401cc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (6,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,603944)
GPGPU-Sim uArch: Shader 2 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,603944)
GPGPU-Sim uArch: Shader 3 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,603944)
GPGPU-Sim uArch: Shader 4 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,603944)
GPGPU-Sim uArch: Shader 5 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,603944)
GPGPU-Sim uArch: Shader 6 bind to kernel 29 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,603944)
GPGPU-Sim uArch: cycles simulated: 605444  inst.: 35945972 (ipc= 3.4) sim_rate=77805 (inst/sec) elapsed = 0:0:07:42 / Wed Jan 30 01:41:09 2019
GPGPU-Sim uArch: cycles simulated: 607944  inst.: 35951908 (ipc= 2.8) sim_rate=77649 (inst/sec) elapsed = 0:0:07:43 / Wed Jan 30 01:41:10 2019
GPGPU-Sim uArch: cycles simulated: 609944  inst.: 35956820 (ipc= 2.7) sim_rate=77493 (inst/sec) elapsed = 0:0:07:44 / Wed Jan 30 01:41:11 2019
GPGPU-Sim uArch: cycles simulated: 612444  inst.: 35962036 (ipc= 2.5) sim_rate=77337 (inst/sec) elapsed = 0:0:07:45 / Wed Jan 30 01:41:12 2019
GPGPU-Sim uArch: cycles simulated: 614944  inst.: 35974708 (ipc= 3.1) sim_rate=77198 (inst/sec) elapsed = 0:0:07:46 / Wed Jan 30 01:41:13 2019
GPGPU-Sim PTX: 36100000 instructions simulated : ctaid=(2,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 616944  inst.: 36014740 (ipc= 5.7) sim_rate=77119 (inst/sec) elapsed = 0:0:07:47 / Wed Jan 30 01:41:14 2019
GPGPU-Sim uArch: cycles simulated: 618944  inst.: 36054596 (ipc= 7.6) sim_rate=77039 (inst/sec) elapsed = 0:0:07:48 / Wed Jan 30 01:41:15 2019
GPGPU-Sim PTX: 36200000 instructions simulated : ctaid=(1,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 621444  inst.: 36104388 (ipc= 9.3) sim_rate=76981 (inst/sec) elapsed = 0:0:07:49 / Wed Jan 30 01:41:16 2019
GPGPU-Sim uArch: cycles simulated: 623444  inst.: 36135796 (ipc=10.0) sim_rate=76884 (inst/sec) elapsed = 0:0:07:50 / Wed Jan 30 01:41:17 2019
GPGPU-Sim uArch: cycles simulated: 625444  inst.: 36167524 (ipc=10.5) sim_rate=76788 (inst/sec) elapsed = 0:0:07:51 / Wed Jan 30 01:41:18 2019
GPGPU-Sim PTX: 36300000 instructions simulated : ctaid=(5,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 627944  inst.: 36208004 (ipc=11.1) sim_rate=76711 (inst/sec) elapsed = 0:0:07:52 / Wed Jan 30 01:41:19 2019
GPGPU-Sim uArch: cycles simulated: 629944  inst.: 36241204 (ipc=11.6) sim_rate=76619 (inst/sec) elapsed = 0:0:07:53 / Wed Jan 30 01:41:20 2019
GPGPU-Sim uArch: cycles simulated: 632444  inst.: 36282756 (ipc=12.0) sim_rate=76545 (inst/sec) elapsed = 0:0:07:54 / Wed Jan 30 01:41:21 2019
GPGPU-Sim PTX: 36400000 instructions simulated : ctaid=(4,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 634444  inst.: 36307044 (ipc=12.0) sim_rate=76435 (inst/sec) elapsed = 0:0:07:55 / Wed Jan 30 01:41:22 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (32300,603944), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 29 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (32431,603944), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 29 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (32440,603944), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 29 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (32451,603944), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 29 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (32460,603944), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 29 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (32469,603944), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 29 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 6.
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 29 
gpu_sim_cycle = 32470
gpu_sim_insn = 379776
gpu_ipc =      11.6962
gpu_tot_sim_cycle = 636414
gpu_tot_sim_insn = 36320660
gpu_tot_ipc =      57.0708
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 79961
gpu_stall_icnt2sh    = 130858
gpu_total_sim_rate=76464

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 730654
	L1I_total_cache_misses = 17034
	L1I_total_cache_miss_rate = 0.0233
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6819
L1D_cache:
	L1D_cache_core[0]: Access = 137, Miss = 100, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 139, Miss = 120, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 157, Miss = 115, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[3]: Access = 166, Miss = 131, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[4]: Access = 166, Miss = 129, Miss_rate = 0.777, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 173, Miss = 116, Miss_rate = 0.671, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 170, Miss = 147, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 146, Miss = 125, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 102, Miss = 96, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 126, Miss = 78, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 132, Miss = 117, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[11]: Access = 87, Miss = 62, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 102, Miss = 94, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[13]: Access = 104, Miss = 98, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[14]: Access = 198, Miss = 139, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2105
	L1D_total_cache_misses = 1667
	L1D_total_cache_miss_rate = 0.7919
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 11
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 28581
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 581
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 28564
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 53
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1086
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 713620
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 17034
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6819
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
25155, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1500, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 
gpgpu_n_tot_thrd_icount = 44025760
gpgpu_n_tot_w_icount = 1375805
gpgpu_n_stall_shd_mem = 469803
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 59967
gpgpu_n_mem_write_global = 21789
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 965632
gpgpu_n_store_insn = 348624
gpgpu_n_shmem_insn = 11522266
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 900192
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 216405
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 253398
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:548986	W0_Idle:4692961	W0_Scoreboard:2791212	W1:3770	W2:3530	W3:3290	W4:3050	W5:2810	W6:2570	W7:2330	W8:2090	W9:1850	W10:1610	W11:1370	W12:1130	W13:890	W14:650	W15:370	W16:423300	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:921195
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 479736 {8:59967,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1568808 {72:21789,}
traffic_breakdown_coretomem[INST_ACC_R] = 33376 {8:4172,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4354808 {72:59386,136:581,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 174312 {8:21789,}
traffic_breakdown_memtocore[INST_ACC_R] = 567392 {136:4172,}
maxmrqlatency = 190 
maxdqlatency = 0 
maxmflatency = 1002 
averagemflatency = 262 
max_icnt2mem_latency = 1037 
max_icnt2sh_latency = 636413 
mrq_lat_table:1771 	78 	36 	80 	38 	33 	45 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	52596 	20270 	8905 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	43016 	11699 	8984 	5502 	5388 	10230 	1123 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	18254 	29166 	12149 	413 	0 	0 	0 	0 	0 	0 	0 	15 	430 	3650 	6707 	9770 	1217 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	455 	67 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626     25733         0         0      1444      3430      8754      3990      9717      4091      9738      6778      9780      8269      9762     10428 
dram[1]:      2345     26474         0         0      2920      3400      4068      4001      4450      4093      7129      6754      8231      8647      9790     10496 
dram[2]:      4686     27218         0         0      2968       853      3992      9342      4093      9730      6782      9774      8271      9756     10430      9744 
dram[3]:      7006      6717         0         0      2926      2609      4003      4070      4095      4560      6756      7131      8649      8252     10498      9848 
dram[4]:      7637      8408         0         0      1762      2657      9047      3994      9723      4164      9768      6784      9786      8290      9750     10454 
dram[5]:      8346     11002         0         0      3388      2615      4066      4005      4448      4097      7127      6758      8227      8666      9786     10510 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        8779      7884     12285      9552     17934     11474     16074     10694     11568      8396      8130      7775
dram[1]:          0         0    none      none        8277      7695      9638      9884     11292     10765     13530      9550     13983      6001     11147      5632
dram[2]:          0         0    none      none        7988      8934      9405     12238     10741     17738     10709     16004      7998     11883      7596      8693
dram[3]:          0         0    none      none        7950      8916      9444      9813     10895     10863      9946     12790      6183     13213      5774     10625
dram[4]:          0         0    none      none        7908      9096     11717      9483     17173     11054     14718      9982     10226      7828      7834      7426
dram[5]:          0         0    none      none        8258      8774      9272     10001     11123     11051     13201      9296     13970      6223     11093      5840
maximum mf latency per bank:
dram[0]:        285         0         0         0       770       547       996       715      1002       714       984       738       820       758       681       807
dram[1]:          0         0         0         0       514       580       737       779       803       746       858       575       866       388       839       301
dram[2]:          0         0         0         0       553       812       636       974       665       987       681       950       671       773       732       707
dram[3]:          0         0         0         0       541       622       639       741       654       738       733       803       402       813       330       789
dram[4]:          0         0         0         0       670       649       980       728       984       752       896       633       752       663       626       659
dram[5]:          0         0         0         0       547       639       730       721       766       737       810       586       837       399       794       367
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=636414 n_nop=635694 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.002206
n_activity=4651 dram_eff=0.3019
bk0: 14a 636324i bk1: 8a 636381i bk2: 0a 636412i bk3: 0a 636413i bk4: 20a 636361i bk5: 20a 636361i bk6: 64a 636254i bk7: 64a 636142i bk8: 64a 636254i bk9: 64a 636237i bk10: 64a 636274i bk11: 64a 636254i bk12: 64a 636273i bk13: 64a 636258i bk14: 64a 636247i bk15: 64a 636261i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00120362
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=636414 n_nop=635700 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.0022
n_activity=3863 dram_eff=0.3624
bk0: 12a 636373i bk1: 8a 636382i bk2: 0a 636411i bk3: 0a 636413i bk4: 20a 636360i bk5: 20a 636364i bk6: 64a 636212i bk7: 64a 636047i bk8: 64a 636265i bk9: 64a 636211i bk10: 64a 636257i bk11: 64a 636222i bk12: 64a 636258i bk13: 64a 636241i bk14: 64a 636254i bk15: 64a 636244i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00452221
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=636414 n_nop=635696 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002212
n_activity=4518 dram_eff=0.3116
bk0: 12a 636375i bk1: 8a 636383i bk2: 0a 636410i bk3: 0a 636411i bk4: 20a 636357i bk5: 24a 636354i bk6: 64a 636246i bk7: 64a 636165i bk8: 64a 636265i bk9: 64a 636248i bk10: 64a 636254i bk11: 64a 636270i bk12: 64a 636270i bk13: 64a 636258i bk14: 64a 636267i bk15: 64a 636246i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00139689
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=636414 n_nop=635700 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.0022
n_activity=3938 dram_eff=0.3555
bk0: 8a 636381i bk1: 8a 636383i bk2: 0a 636413i bk3: 0a 636414i bk4: 20a 636364i bk5: 24a 636358i bk6: 64a 636197i bk7: 64a 636095i bk8: 64a 636245i bk9: 64a 636224i bk10: 64a 636252i bk11: 64a 636242i bk12: 64a 636257i bk13: 64a 636232i bk14: 64a 636255i bk15: 64a 636246i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00470606
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=636414 n_nop=635700 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.0022
n_activity=4515 dram_eff=0.3101
bk0: 8a 636384i bk1: 8a 636383i bk2: 0a 636410i bk3: 0a 636413i bk4: 20a 636362i bk5: 24a 636350i bk6: 64a 636258i bk7: 64a 636160i bk8: 64a 636254i bk9: 64a 636272i bk10: 64a 636274i bk11: 64a 636252i bk12: 64a 636271i bk13: 64a 636250i bk14: 64a 636245i bk15: 64a 636259i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00101035
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=636414 n_nop=635700 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.0022
n_activity=3937 dram_eff=0.3556
bk0: 8a 636383i bk1: 8a 636384i bk2: 0a 636412i bk3: 0a 636414i bk4: 20a 636361i bk5: 24a 636352i bk6: 64a 636218i bk7: 64a 636053i bk8: 64a 636263i bk9: 64a 636235i bk10: 64a 636263i bk11: 64a 636231i bk12: 64a 636261i bk13: 64a 636249i bk14: 64a 636244i bk15: 64a 636238i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00453478

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6655, Miss = 177, Miss_rate = 0.027, Pending_hits = 37, Reservation_fails = 266
L2_cache_bank[1]: Access = 7276, Miss = 174, Miss_rate = 0.024, Pending_hits = 55, Reservation_fails = 95
L2_cache_bank[2]: Access = 7664, Miss = 176, Miss_rate = 0.023, Pending_hits = 56, Reservation_fails = 97
L2_cache_bank[3]: Access = 6931, Miss = 174, Miss_rate = 0.025, Pending_hits = 45, Reservation_fails = 190
L2_cache_bank[4]: Access = 7484, Miss = 176, Miss_rate = 0.024, Pending_hits = 55, Reservation_fails = 56
L2_cache_bank[5]: Access = 6689, Miss = 176, Miss_rate = 0.026, Pending_hits = 37, Reservation_fails = 190
L2_cache_bank[6]: Access = 6919, Miss = 174, Miss_rate = 0.025, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[7]: Access = 7722, Miss = 176, Miss_rate = 0.023, Pending_hits = 73, Reservation_fails = 190
L2_cache_bank[8]: Access = 6434, Miss = 174, Miss_rate = 0.027, Pending_hits = 31, Reservation_fails = 32
L2_cache_bank[9]: Access = 7533, Miss = 176, Miss_rate = 0.023, Pending_hits = 60, Reservation_fails = 190
L2_cache_bank[10]: Access = 7458, Miss = 174, Miss_rate = 0.023, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[11]: Access = 7178, Miss = 176, Miss_rate = 0.025, Pending_hits = 44, Reservation_fails = 190
L2_total_cache_accesses = 85943
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0245
L2_total_cache_pending_hits = 579
L2_total_cache_reservation_fails = 1496
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57393
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 526
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21789
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4065
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1496
L2_cache_data_port_util = 0.023
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=223757
icnt_total_pkts_simt_to_mem=129521
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.39173
	minimum = 6
	maximum = 18
Network latency average = 7.36767
	minimum = 6
	maximum = 15
Slowest packet = 170560
Flit latency average = 6.11801
	minimum = 6
	maximum = 14
Slowest flit = 350240
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00151707
	minimum = 0 (at node 0)
	maximum = 0.00449646 (at node 24)
Accepted packet rate average = 0.00151707
	minimum = 0 (at node 0)
	maximum = 0.00449646 (at node 24)
Injected flit rate average = 0.00346987
	minimum = 0 (at node 0)
	maximum = 0.0123807 (at node 24)
Accepted flit rate average= 0.00346987
	minimum = 0 (at node 0)
	maximum = 0.0103172 (at node 1)
Injected packet length average = 2.28722
Accepted packet length average = 2.28722
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.4237 (29 samples)
	minimum = 6 (29 samples)
	maximum = 204.621 (29 samples)
Network latency average = 14.5344 (29 samples)
	minimum = 6 (29 samples)
	maximum = 134.931 (29 samples)
Flit latency average = 10.8661 (29 samples)
	minimum = 6 (29 samples)
	maximum = 133.483 (29 samples)
Fragmentation average = 0.00676315 (29 samples)
	minimum = 0 (29 samples)
	maximum = 39.7241 (29 samples)
Injected packet rate average = 0.0239866 (29 samples)
	minimum = 0.00922078 (29 samples)
	maximum = 0.0428468 (29 samples)
Accepted packet rate average = 0.0239866 (29 samples)
	minimum = 0.00922078 (29 samples)
	maximum = 0.0428468 (29 samples)
Injected flit rate average = 0.0485942 (29 samples)
	minimum = 0.0138894 (29 samples)
	maximum = 0.118799 (29 samples)
Accepted flit rate average = 0.0485942 (29 samples)
	minimum = 0.0166901 (29 samples)
	maximum = 0.0716976 (29 samples)
Injected packet size average = 2.02589 (29 samples)
Accepted packet size average = 2.02589 (29 samples)
Hops average = 1 (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 55 sec (475 sec)
gpgpu_simulation_rate = 76464 (inst/sec)
gpgpu_simulation_rate = 1339 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401c40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (6,6,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,636414)
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,636414)
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,636414)
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,636414)
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,636414)
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,636414)
GPGPU-Sim uArch: Shader 13 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,636414)
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,636414)
GPGPU-Sim uArch: Shader 0 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,636414)
GPGPU-Sim uArch: Shader 1 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,636414)
GPGPU-Sim uArch: Shader 2 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,636414)
GPGPU-Sim uArch: Shader 3 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,636414)
GPGPU-Sim uArch: Shader 4 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,636414)
GPGPU-Sim uArch: Shader 5 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,636414)
GPGPU-Sim uArch: Shader 6 bind to kernel 30 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,636414)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,636414)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,636414)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,636414)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,636414)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,636414)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,636414)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,636414)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,636414)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,636414)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,636414)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,636414)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,636414)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,636414)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,636414)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,636414)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,636414)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,636414)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,636414)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,636414)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,636414)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,636414)
GPGPU-Sim PTX: 36500000 instructions simulated : ctaid=(4,4,0) tid=(7,10,0)
GPGPU-Sim PTX: 36600000 instructions simulated : ctaid=(3,3,0) tid=(7,14,0)
GPGPU-Sim PTX: 36700000 instructions simulated : ctaid=(0,3,0) tid=(7,10,0)
GPGPU-Sim uArch: cycles simulated: 636914  inst.: 36577716 (ipc=514.1) sim_rate=76682 (inst/sec) elapsed = 0:0:07:57 / Wed Jan 30 01:41:24 2019
GPGPU-Sim uArch: cycles simulated: 637414  inst.: 36664724 (ipc=344.1) sim_rate=76704 (inst/sec) elapsed = 0:0:07:58 / Wed Jan 30 01:41:25 2019
GPGPU-Sim PTX: 36800000 instructions simulated : ctaid=(5,3,0) tid=(7,10,0)
GPGPU-Sim PTX: 36900000 instructions simulated : ctaid=(5,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 637914  inst.: 36847412 (ipc=351.2) sim_rate=76925 (inst/sec) elapsed = 0:0:07:59 / Wed Jan 30 01:41:26 2019
GPGPU-Sim PTX: 37000000 instructions simulated : ctaid=(4,2,0) tid=(7,0,0)
GPGPU-Sim PTX: 37100000 instructions simulated : ctaid=(2,5,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1872,636414), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1883,636414), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1884,636414), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1947,636414), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1989,636414), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 638414  inst.: 37072660 (ipc=376.0) sim_rate=77234 (inst/sec) elapsed = 0:0:08:00 / Wed Jan 30 01:41:27 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2002,636414), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2006,636414), 2 CTAs running
GPGPU-Sim PTX: 37200000 instructions simulated : ctaid=(2,1,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2024,636414), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2040,636414), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 30 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2044,636414), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 30 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2259,636414), 1 CTAs running
GPGPU-Sim PTX: 37300000 instructions simulated : ctaid=(1,2,0) tid=(7,12,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2292,636414), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2323,636414), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2350,636414), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2402,636414), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2432,636414), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 638914  inst.: 37225012 (ipc=361.7) sim_rate=77390 (inst/sec) elapsed = 0:0:08:01 / Wed Jan 30 01:41:28 2019
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2588,636414), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 30 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2600,636414), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2600,636414), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 30 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2604,636414), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 30 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2608,636414), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 30 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2610,636414), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 30 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2636,636414), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 30 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2703,636414), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 30 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2738,636414), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2821,636414), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 30 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2889,636414), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2898,636414), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2987,636414), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3035,636414), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 30 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3035,636414), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 30 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3043,636414), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 30 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3067,636414), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3075,636414), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3083,636414), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 30 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3103,636414), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 30 '_Z12lud_internalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 0.
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 30 
gpu_sim_cycle = 3104
gpu_sim_insn = 921600
gpu_ipc =     296.9072
gpu_tot_sim_cycle = 639518
gpu_tot_sim_insn = 37242260
gpu_tot_ipc =      58.2349
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 83104
gpu_stall_icnt2sh    = 135267
gpu_total_sim_rate=77426

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 745662
	L1I_total_cache_misses = 17642
	L1I_total_cache_miss_rate = 0.0237
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6819
L1D_cache:
	L1D_cache_core[0]: Access = 137, Miss = 100, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 139, Miss = 120, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 157, Miss = 115, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[3]: Access = 166, Miss = 131, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[4]: Access = 166, Miss = 129, Miss_rate = 0.777, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 173, Miss = 116, Miss_rate = 0.671, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 170, Miss = 147, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 146, Miss = 125, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 102, Miss = 96, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 126, Miss = 78, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 132, Miss = 117, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[11]: Access = 87, Miss = 62, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 102, Miss = 94, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[13]: Access = 104, Miss = 98, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[14]: Access = 198, Miss = 139, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2105
	L1D_total_cache_misses = 1667
	L1D_total_cache_miss_rate = 0.7919
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 11
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 29445
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 581
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 29428
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 53
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1086
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 728020
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 17642
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6819
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
25255, 1600, 1600, 1600, 1600, 1600, 1600, 1600, 1600, 1600, 1600, 1600, 1600, 1600, 1600, 1600, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 
gpgpu_n_tot_thrd_icount = 44947360
gpgpu_n_tot_w_icount = 1404605
gpgpu_n_stall_shd_mem = 473168
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 61695
gpgpu_n_mem_write_global = 22365
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 993280
gpgpu_n_store_insn = 357840
gpgpu_n_shmem_insn = 11835610
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 927840
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 216405
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 256763
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:556331	W0_Idle:4705020	W0_Scoreboard:2824144	W1:3770	W2:3530	W3:3290	W4:3050	W5:2810	W6:2570	W7:2330	W8:2090	W9:1850	W10:1610	W11:1370	W12:1130	W13:890	W14:650	W15:370	W16:423300	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:949995
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 493560 {8:61695,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1610280 {72:22365,}
traffic_breakdown_coretomem[INST_ACC_R] = 33720 {8:4215,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4479224 {72:61114,136:581,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 178920 {8:22365,}
traffic_breakdown_memtocore[INST_ACC_R] = 573240 {136:4215,}
maxmrqlatency = 190 
maxdqlatency = 0 
maxmflatency = 1002 
averagemflatency = 262 
max_icnt2mem_latency = 1037 
max_icnt2sh_latency = 639517 
mrq_lat_table:1771 	78 	36 	80 	38 	33 	45 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	53996 	21090 	8989 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	43992 	12187 	9323 	5674 	5555 	10435 	1123 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	18528 	30274 	12491 	417 	0 	0 	0 	0 	0 	0 	0 	15 	430 	3650 	6707 	9770 	1793 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	460 	69 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626     25733         0         0      1444      3430      8754      3990      9717      4091      9738      6778      9780      8269      9762     10428 
dram[1]:      2345     26474         0         0      2920      3400      4068      4001      4450      4093      7129      6754      8231      8647      9790     10496 
dram[2]:      4686     27218         0         0      2968       853      3992      9342      4093      9730      6782      9774      8271      9756     10430      9744 
dram[3]:      7006      6717         0         0      2926      2609      4003      4070      4095      4560      6756      7131      8649      8252     10498      9848 
dram[4]:      7637      8408         0         0      1762      2657      9047      3994      9723      4164      9768      6784      9786      8290      9750     10454 
dram[5]:      8346     11002         0         0      3388      2615      4066      4005      4448      4097      7127      6758      8227      8666      9786     10510 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        8779      7884     12285      9552     17934     11474     16074     11054     11568      9772      8130      9224
dram[1]:          0         0    none      none        8277      7695      9638      9884     11292     10765     13530     10717     13983      6684     11147      6372
dram[2]:          0         0    none      none        7988      8934      9405     12238     10741     17738     11056     16004      9445     11883      9150      8693
dram[3]:          0         0    none      none        7950      8916      9444      9813     10895     10863     10961     12790      6826     13213      6468     10625
dram[4]:          0         0    none      none        7908      9096     11717      9483     17173     11054     14718     10507     10226      9545      7834      9138
dram[5]:          0         0    none      none        8258      8774      9272     10001     11123     11051     13201     10807     13970      6867     11093      6538
maximum mf latency per bank:
dram[0]:        285         0         0         0       770       547       996       715      1002       714       984       738       820       758       681       807
dram[1]:          0         0         0         0       514       580       737       779       803       746       858       575       866       388       839       320
dram[2]:          0         0         0         0       553       812       636       974       665       987       681       950       671       773       732       707
dram[3]:          0         0         0         0       541       622       639       741       654       738       733       803       402       813       330       789
dram[4]:          0         0         0         0       670       649       980       728       984       752       896       633       752       663       626       659
dram[5]:          0         0         0         0       547       639       730       721       766       737       810       586       837       399       794       367
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=639518 n_nop=638798 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.002195
n_activity=4651 dram_eff=0.3019
bk0: 14a 639428i bk1: 8a 639485i bk2: 0a 639516i bk3: 0a 639517i bk4: 20a 639465i bk5: 20a 639465i bk6: 64a 639358i bk7: 64a 639246i bk8: 64a 639358i bk9: 64a 639341i bk10: 64a 639378i bk11: 64a 639358i bk12: 64a 639377i bk13: 64a 639362i bk14: 64a 639351i bk15: 64a 639365i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00119778
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=639518 n_nop=638804 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002189
n_activity=3863 dram_eff=0.3624
bk0: 12a 639477i bk1: 8a 639486i bk2: 0a 639515i bk3: 0a 639517i bk4: 20a 639464i bk5: 20a 639468i bk6: 64a 639316i bk7: 64a 639151i bk8: 64a 639369i bk9: 64a 639315i bk10: 64a 639361i bk11: 64a 639326i bk12: 64a 639362i bk13: 64a 639345i bk14: 64a 639358i bk15: 64a 639348i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00450026
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=639518 n_nop=638800 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002202
n_activity=4518 dram_eff=0.3116
bk0: 12a 639479i bk1: 8a 639487i bk2: 0a 639514i bk3: 0a 639515i bk4: 20a 639461i bk5: 24a 639458i bk6: 64a 639350i bk7: 64a 639269i bk8: 64a 639369i bk9: 64a 639352i bk10: 64a 639358i bk11: 64a 639374i bk12: 64a 639374i bk13: 64a 639362i bk14: 64a 639371i bk15: 64a 639350i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00139011
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=639518 n_nop=638804 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002189
n_activity=3938 dram_eff=0.3555
bk0: 8a 639485i bk1: 8a 639487i bk2: 0a 639517i bk3: 0a 639518i bk4: 20a 639468i bk5: 24a 639462i bk6: 64a 639301i bk7: 64a 639199i bk8: 64a 639349i bk9: 64a 639328i bk10: 64a 639356i bk11: 64a 639346i bk12: 64a 639361i bk13: 64a 639336i bk14: 64a 639359i bk15: 64a 639350i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00468321
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=639518 n_nop=638804 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002189
n_activity=4515 dram_eff=0.3101
bk0: 8a 639488i bk1: 8a 639487i bk2: 0a 639514i bk3: 0a 639517i bk4: 20a 639466i bk5: 24a 639454i bk6: 64a 639362i bk7: 64a 639264i bk8: 64a 639358i bk9: 64a 639376i bk10: 64a 639378i bk11: 64a 639356i bk12: 64a 639375i bk13: 64a 639354i bk14: 64a 639349i bk15: 64a 639363i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00100544
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=639518 n_nop=638804 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002189
n_activity=3937 dram_eff=0.3556
bk0: 8a 639487i bk1: 8a 639488i bk2: 0a 639516i bk3: 0a 639518i bk4: 20a 639465i bk5: 24a 639456i bk6: 64a 639322i bk7: 64a 639157i bk8: 64a 639367i bk9: 64a 639339i bk10: 64a 639367i bk11: 64a 639335i bk12: 64a 639365i bk13: 64a 639353i bk14: 64a 639348i bk15: 64a 639342i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00451277

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6669, Miss = 177, Miss_rate = 0.027, Pending_hits = 37, Reservation_fails = 266
L2_cache_bank[1]: Access = 7656, Miss = 174, Miss_rate = 0.023, Pending_hits = 55, Reservation_fails = 95
L2_cache_bank[2]: Access = 7678, Miss = 176, Miss_rate = 0.023, Pending_hits = 56, Reservation_fails = 97
L2_cache_bank[3]: Access = 7307, Miss = 174, Miss_rate = 0.024, Pending_hits = 45, Reservation_fails = 190
L2_cache_bank[4]: Access = 7878, Miss = 176, Miss_rate = 0.022, Pending_hits = 55, Reservation_fails = 56
L2_cache_bank[5]: Access = 6689, Miss = 176, Miss_rate = 0.026, Pending_hits = 37, Reservation_fails = 190
L2_cache_bank[6]: Access = 7295, Miss = 174, Miss_rate = 0.024, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[7]: Access = 7722, Miss = 176, Miss_rate = 0.023, Pending_hits = 73, Reservation_fails = 190
L2_cache_bank[8]: Access = 6434, Miss = 174, Miss_rate = 0.027, Pending_hits = 31, Reservation_fails = 32
L2_cache_bank[9]: Access = 7925, Miss = 176, Miss_rate = 0.022, Pending_hits = 60, Reservation_fails = 190
L2_cache_bank[10]: Access = 7458, Miss = 174, Miss_rate = 0.023, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[11]: Access = 7579, Miss = 176, Miss_rate = 0.023, Pending_hits = 44, Reservation_fails = 190
L2_total_cache_accesses = 88290
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0238
L2_total_cache_pending_hits = 579
L2_total_cache_reservation_fails = 1496
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 59121
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 526
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22365
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4108
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1496
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=229732
icnt_total_pkts_simt_to_mem=133020
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 33.8449
	minimum = 6
	maximum = 342
Network latency average = 24.1523
	minimum = 6
	maximum = 295
Slowest packet = 172486
Flit latency average = 17.7951
	minimum = 6
	maximum = 295
Slowest flit = 356508
Fragmentation average = 0.033447
	minimum = 0
	maximum = 52
Injected packet rate average = 0.056009
	minimum = 0 (at node 20)
	maximum = 0.129188 (at node 26)
Accepted packet rate average = 0.056009
	minimum = 0 (at node 20)
	maximum = 0.129188 (at node 26)
Injected flit rate average = 0.113044
	minimum = 0 (at node 20)
	maximum = 0.348582 (at node 19)
Accepted flit rate average= 0.113044
	minimum = 0 (at node 20)
	maximum = 0.211662 (at node 26)
Injected packet length average = 2.01832
Accepted packet length average = 2.01832
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.871 (30 samples)
	minimum = 6 (30 samples)
	maximum = 209.2 (30 samples)
Network latency average = 14.855 (30 samples)
	minimum = 6 (30 samples)
	maximum = 140.267 (30 samples)
Flit latency average = 11.0971 (30 samples)
	minimum = 6 (30 samples)
	maximum = 138.867 (30 samples)
Fragmentation average = 0.00765261 (30 samples)
	minimum = 0 (30 samples)
	maximum = 40.1333 (30 samples)
Injected packet rate average = 0.025054 (30 samples)
	minimum = 0.00891342 (30 samples)
	maximum = 0.0457249 (30 samples)
Accepted packet rate average = 0.025054 (30 samples)
	minimum = 0.00891342 (30 samples)
	maximum = 0.0457249 (30 samples)
Injected flit rate average = 0.0507425 (30 samples)
	minimum = 0.0134264 (30 samples)
	maximum = 0.126458 (30 samples)
Accepted flit rate average = 0.0507425 (30 samples)
	minimum = 0.0161338 (30 samples)
	maximum = 0.0763631 (30 samples)
Injected packet size average = 2.02532 (30 samples)
Accepted packet size average = 2.02532 (30 samples)
Hops average = 1 (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 1 sec (481 sec)
gpgpu_simulation_rate = 77426 (inst/sec)
gpgpu_simulation_rate = 1329 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401d40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 31 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,639518)
GPGPU-Sim uArch: cycles simulated: 640018  inst.: 37242516 (ipc= 0.5) sim_rate=77266 (inst/sec) elapsed = 0:0:08:02 / Wed Jan 30 01:41:29 2019
GPGPU-Sim uArch: cycles simulated: 644018  inst.: 37244263 (ipc= 0.4) sim_rate=77110 (inst/sec) elapsed = 0:0:08:03 / Wed Jan 30 01:41:30 2019
GPGPU-Sim uArch: cycles simulated: 648018  inst.: 37253519 (ipc= 1.3) sim_rate=76970 (inst/sec) elapsed = 0:0:08:04 / Wed Jan 30 01:41:31 2019
GPGPU-Sim uArch: cycles simulated: 652018  inst.: 37259872 (ipc= 1.4) sim_rate=76824 (inst/sec) elapsed = 0:0:08:05 / Wed Jan 30 01:41:32 2019
GPGPU-Sim uArch: cycles simulated: 655518  inst.: 37263726 (ipc= 1.3) sim_rate=76674 (inst/sec) elapsed = 0:0:08:06 / Wed Jan 30 01:41:33 2019
GPGPU-Sim uArch: cycles simulated: 660018  inst.: 37266501 (ipc= 1.2) sim_rate=76522 (inst/sec) elapsed = 0:0:08:07 / Wed Jan 30 01:41:34 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (23037,639518), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 31 '_Z12lud_diagonalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 13.
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 31 
gpu_sim_cycle = 23038
gpu_sim_insn = 26018
gpu_ipc =       1.1294
gpu_tot_sim_cycle = 662556
gpu_tot_sim_insn = 37268278
gpu_tot_ipc =      56.2493
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 83104
gpu_stall_icnt2sh    = 135267
gpu_total_sim_rate=76526

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 747708
	L1I_total_cache_misses = 17659
	L1I_total_cache_miss_rate = 0.0236
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6819
L1D_cache:
	L1D_cache_core[0]: Access = 137, Miss = 100, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 139, Miss = 120, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 157, Miss = 115, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[3]: Access = 166, Miss = 131, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[4]: Access = 166, Miss = 129, Miss_rate = 0.777, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 173, Miss = 116, Miss_rate = 0.671, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 170, Miss = 147, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 146, Miss = 125, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 102, Miss = 96, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 126, Miss = 78, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 132, Miss = 117, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[11]: Access = 87, Miss = 62, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 102, Miss = 94, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[13]: Access = 104, Miss = 98, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[14]: Access = 198, Miss = 139, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2105
	L1D_total_cache_misses = 1667
	L1D_total_cache_miss_rate = 0.7919
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 11
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 29451
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 581
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 29434
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 53
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1086
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 730049
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 17659
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6819
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
25255, 1600, 1600, 1600, 1600, 1600, 1600, 1600, 1600, 1600, 1600, 1600, 1600, 1600, 1600, 1600, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 
gpgpu_n_tot_thrd_icount = 45064160
gpgpu_n_tot_w_icount = 1408255
gpgpu_n_stall_shd_mem = 473714
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 61711
gpgpu_n_mem_write_global = 22380
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 993536
gpgpu_n_store_insn = 358080
gpgpu_n_shmem_insn = 11840411
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 927936
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 216951
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 256763
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:556331	W0_Idle:4732903	W0_Scoreboard:2838715	W1:4147	W2:3883	W3:3619	W4:3355	W5:3091	W6:2827	W7:2563	W8:2299	W9:2035	W10:1771	W11:1507	W12:1243	W13:979	W14:715	W15:407	W16:423819	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:949995
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 493688 {8:61711,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1611360 {72:22380,}
traffic_breakdown_coretomem[INST_ACC_R] = 33856 {8:4232,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4480376 {72:61130,136:581,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 179040 {8:22380,}
traffic_breakdown_memtocore[INST_ACC_R] = 575552 {136:4232,}
maxmrqlatency = 190 
maxdqlatency = 0 
maxmflatency = 1002 
averagemflatency = 261 
max_icnt2mem_latency = 1037 
max_icnt2sh_latency = 662555 
mrq_lat_table:1771 	78 	36 	80 	38 	33 	45 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	54027 	21090 	8989 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	44040 	12187 	9323 	5674 	5555 	10435 	1123 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	18544 	30274 	12491 	417 	0 	0 	0 	0 	0 	0 	0 	15 	430 	3650 	6707 	9770 	1808 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	472 	69 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626     25733         0         0      1444      3430      8754      3990      9717      4091      9738      6778      9780      8269      9762     10428 
dram[1]:      2345     26474         0         0      2920      3400      4068      4001      4450      4093      7129      6754      8231      8647      9790     10496 
dram[2]:      4686     27218         0         0      2968       853      3992      9342      4093      9730      6782      9774      8271      9756     10430      9744 
dram[3]:      7006      6717         0         0      2926      2609      4003      4070      4095      4560      6756      7131      8649      8252     10498      9848 
dram[4]:      7637      8408         0         0      1762      2657      9047      3994      9723      4164      9768      6784      9786      8290      9750     10454 
dram[5]:      8346     11002         0         0      3388      2615      4066      4005      4448      4097      7127      6758      8227      8666      9786     10510 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        8779      7884     12285      9552     17934     11474     16074     11054     11568      9815      8130      9224
dram[1]:          0         0    none      none        8277      7695      9638      9884     11292     10765     13530     10717     13983      6684     11147      6372
dram[2]:          0         0    none      none        7988      8934      9405     12238     10741     17738     11056     16004      9493     11883      9150      8693
dram[3]:          0         0    none      none        7950      8916      9444      9813     10895     10863     10961     12790      6826     13213      6468     10625
dram[4]:          0         0    none      none        7908      9096     11717      9483     17173     11054     14718     10507     10226      9588      7834      9138
dram[5]:          0         0    none      none        8258      8774      9272     10001     11123     11051     13201     10807     13970      6867     11093      6538
maximum mf latency per bank:
dram[0]:        285         0         0         0       770       547       996       715      1002       714       984       738       820       758       681       807
dram[1]:          0         0         0         0       514       580       737       779       803       746       858       575       866       388       839       320
dram[2]:          0         0         0         0       553       812       636       974       665       987       681       950       671       773       732       707
dram[3]:          0         0         0         0       541       622       639       741       654       738       733       803       402       813       330       789
dram[4]:          0         0         0         0       670       649       980       728       984       752       896       633       752       663       626       659
dram[5]:          0         0         0         0       547       639       730       721       766       737       810       586       837       399       794       367
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=662556 n_nop=661836 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.002119
n_activity=4651 dram_eff=0.3019
bk0: 14a 662466i bk1: 8a 662523i bk2: 0a 662554i bk3: 0a 662555i bk4: 20a 662503i bk5: 20a 662503i bk6: 64a 662396i bk7: 64a 662284i bk8: 64a 662396i bk9: 64a 662379i bk10: 64a 662416i bk11: 64a 662396i bk12: 64a 662415i bk13: 64a 662400i bk14: 64a 662389i bk15: 64a 662403i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00115613
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=662556 n_nop=661842 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002113
n_activity=3863 dram_eff=0.3624
bk0: 12a 662515i bk1: 8a 662524i bk2: 0a 662553i bk3: 0a 662555i bk4: 20a 662502i bk5: 20a 662506i bk6: 64a 662354i bk7: 64a 662189i bk8: 64a 662407i bk9: 64a 662353i bk10: 64a 662399i bk11: 64a 662364i bk12: 64a 662400i bk13: 64a 662383i bk14: 64a 662396i bk15: 64a 662386i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00434378
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=662556 n_nop=661838 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002125
n_activity=4518 dram_eff=0.3116
bk0: 12a 662517i bk1: 8a 662525i bk2: 0a 662552i bk3: 0a 662553i bk4: 20a 662499i bk5: 24a 662496i bk6: 64a 662388i bk7: 64a 662307i bk8: 64a 662407i bk9: 64a 662390i bk10: 64a 662396i bk11: 64a 662412i bk12: 64a 662412i bk13: 64a 662400i bk14: 64a 662409i bk15: 64a 662388i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00134177
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=662556 n_nop=661842 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002113
n_activity=3938 dram_eff=0.3555
bk0: 8a 662523i bk1: 8a 662525i bk2: 0a 662555i bk3: 0a 662556i bk4: 20a 662506i bk5: 24a 662500i bk6: 64a 662339i bk7: 64a 662237i bk8: 64a 662387i bk9: 64a 662366i bk10: 64a 662394i bk11: 64a 662384i bk12: 64a 662399i bk13: 64a 662374i bk14: 64a 662397i bk15: 64a 662388i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00452037
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=662556 n_nop=661842 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002113
n_activity=4515 dram_eff=0.3101
bk0: 8a 662526i bk1: 8a 662525i bk2: 0a 662552i bk3: 0a 662555i bk4: 20a 662504i bk5: 24a 662492i bk6: 64a 662400i bk7: 64a 662302i bk8: 64a 662396i bk9: 64a 662414i bk10: 64a 662416i bk11: 64a 662394i bk12: 64a 662413i bk13: 64a 662392i bk14: 64a 662387i bk15: 64a 662401i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000970484
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=662556 n_nop=661842 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002113
n_activity=3937 dram_eff=0.3556
bk0: 8a 662525i bk1: 8a 662526i bk2: 0a 662554i bk3: 0a 662556i bk4: 20a 662503i bk5: 24a 662494i bk6: 64a 662360i bk7: 64a 662195i bk8: 64a 662405i bk9: 64a 662377i bk10: 64a 662405i bk11: 64a 662373i bk12: 64a 662403i bk13: 64a 662391i bk14: 64a 662386i bk15: 64a 662380i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00435586

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6671, Miss = 177, Miss_rate = 0.027, Pending_hits = 37, Reservation_fails = 266
L2_cache_bank[1]: Access = 7668, Miss = 174, Miss_rate = 0.023, Pending_hits = 55, Reservation_fails = 95
L2_cache_bank[2]: Access = 7680, Miss = 176, Miss_rate = 0.023, Pending_hits = 56, Reservation_fails = 97
L2_cache_bank[3]: Access = 7309, Miss = 174, Miss_rate = 0.024, Pending_hits = 45, Reservation_fails = 190
L2_cache_bank[4]: Access = 7891, Miss = 176, Miss_rate = 0.022, Pending_hits = 55, Reservation_fails = 56
L2_cache_bank[5]: Access = 6690, Miss = 176, Miss_rate = 0.026, Pending_hits = 37, Reservation_fails = 190
L2_cache_bank[6]: Access = 7297, Miss = 174, Miss_rate = 0.024, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[7]: Access = 7722, Miss = 176, Miss_rate = 0.023, Pending_hits = 73, Reservation_fails = 190
L2_cache_bank[8]: Access = 6436, Miss = 174, Miss_rate = 0.027, Pending_hits = 31, Reservation_fails = 32
L2_cache_bank[9]: Access = 7935, Miss = 176, Miss_rate = 0.022, Pending_hits = 60, Reservation_fails = 190
L2_cache_bank[10]: Access = 7460, Miss = 174, Miss_rate = 0.023, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[11]: Access = 7579, Miss = 176, Miss_rate = 0.023, Pending_hits = 44, Reservation_fails = 190
L2_total_cache_accesses = 88338
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0238
L2_total_cache_pending_hits = 579
L2_total_cache_reservation_fails = 1496
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 59137
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 526
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22380
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4125
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1496
L2_cache_data_port_util = 0.023
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=229880
icnt_total_pkts_simt_to_mem=133098
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.35417
	minimum = 6
	maximum = 10
Network latency average = 7.35417
	minimum = 6
	maximum = 10
Slowest packet = 176581
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 362752
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000154334
	minimum = 0 (at node 0)
	maximum = 0.00208351 (at node 13)
Accepted packet rate average = 0.000154334
	minimum = 0 (at node 0)
	maximum = 0.00208351 (at node 13)
Injected flit rate average = 0.000363329
	minimum = 0 (at node 0)
	maximum = 0.00338571 (at node 13)
Accepted flit rate average= 0.000363329
	minimum = 0 (at node 0)
	maximum = 0.00642417 (at node 13)
Injected packet length average = 2.35417
Accepted packet length average = 2.35417
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.435 (31 samples)
	minimum = 6 (31 samples)
	maximum = 202.774 (31 samples)
Network latency average = 14.613 (31 samples)
	minimum = 6 (31 samples)
	maximum = 136.065 (31 samples)
Flit latency average = 10.9326 (31 samples)
	minimum = 6 (31 samples)
	maximum = 134.581 (31 samples)
Fragmentation average = 0.00740576 (31 samples)
	minimum = 0 (31 samples)
	maximum = 38.8387 (31 samples)
Injected packet rate average = 0.0242508 (31 samples)
	minimum = 0.00862589 (31 samples)
	maximum = 0.0443171 (31 samples)
Accepted packet rate average = 0.0242508 (31 samples)
	minimum = 0.00862589 (31 samples)
	maximum = 0.0443171 (31 samples)
Injected flit rate average = 0.0491174 (31 samples)
	minimum = 0.0129933 (31 samples)
	maximum = 0.122488 (31 samples)
Accepted flit rate average = 0.0491174 (31 samples)
	minimum = 0.0156133 (31 samples)
	maximum = 0.074107 (31 samples)
Injected packet size average = 2.02539 (31 samples)
Accepted packet size average = 2.02539 (31 samples)
Hops average = 1 (31 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 7 sec (487 sec)
gpgpu_simulation_rate = 76526 (inst/sec)
gpgpu_simulation_rate = 1360 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401cc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (5,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,662556)
GPGPU-Sim uArch: Shader 0 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,662556)
GPGPU-Sim uArch: Shader 1 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,662556)
GPGPU-Sim uArch: Shader 2 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,662556)
GPGPU-Sim uArch: Shader 3 bind to kernel 32 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,662556)
GPGPU-Sim uArch: cycles simulated: 663556  inst.: 37271766 (ipc= 3.5) sim_rate=76376 (inst/sec) elapsed = 0:0:08:08 / Wed Jan 30 01:41:35 2019
GPGPU-Sim uArch: cycles simulated: 666056  inst.: 37276550 (ipc= 2.4) sim_rate=76230 (inst/sec) elapsed = 0:0:08:09 / Wed Jan 30 01:41:36 2019
GPGPU-Sim uArch: cycles simulated: 668556  inst.: 37281558 (ipc= 2.2) sim_rate=76084 (inst/sec) elapsed = 0:0:08:10 / Wed Jan 30 01:41:37 2019
GPGPU-Sim uArch: cycles simulated: 671056  inst.: 37285910 (ipc= 2.1) sim_rate=75938 (inst/sec) elapsed = 0:0:08:11 / Wed Jan 30 01:41:38 2019
GPGPU-Sim PTX: 37400000 instructions simulated : ctaid=(0,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 673556  inst.: 37296790 (ipc= 2.6) sim_rate=75806 (inst/sec) elapsed = 0:0:08:12 / Wed Jan 30 01:41:39 2019
GPGPU-Sim uArch: cycles simulated: 676056  inst.: 37338374 (ipc= 5.2) sim_rate=75737 (inst/sec) elapsed = 0:0:08:13 / Wed Jan 30 01:41:40 2019
GPGPU-Sim uArch: cycles simulated: 678056  inst.: 37371638 (ipc= 6.7) sim_rate=75651 (inst/sec) elapsed = 0:0:08:14 / Wed Jan 30 01:41:41 2019
GPGPU-Sim PTX: 37500000 instructions simulated : ctaid=(1,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 680556  inst.: 37413094 (ipc= 8.0) sim_rate=75582 (inst/sec) elapsed = 0:0:08:15 / Wed Jan 30 01:41:42 2019
GPGPU-Sim uArch: cycles simulated: 683056  inst.: 37443638 (ipc= 8.6) sim_rate=75491 (inst/sec) elapsed = 0:0:08:16 / Wed Jan 30 01:41:43 2019
GPGPU-Sim uArch: cycles simulated: 685556  inst.: 37477270 (ipc= 9.1) sim_rate=75406 (inst/sec) elapsed = 0:0:08:17 / Wed Jan 30 01:41:44 2019
GPGPU-Sim PTX: 37600000 instructions simulated : ctaid=(2,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 687556  inst.: 37504934 (ipc= 9.5) sim_rate=75311 (inst/sec) elapsed = 0:0:08:18 / Wed Jan 30 01:41:45 2019
GPGPU-Sim uArch: cycles simulated: 690056  inst.: 37539302 (ipc= 9.9) sim_rate=75229 (inst/sec) elapsed = 0:0:08:19 / Wed Jan 30 01:41:46 2019
GPGPU-Sim uArch: cycles simulated: 692556  inst.: 37571670 (ipc=10.1) sim_rate=75143 (inst/sec) elapsed = 0:0:08:20 / Wed Jan 30 01:41:47 2019
GPGPU-Sim PTX: 37700000 instructions simulated : ctaid=(3,0,0) tid=(27,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (32288,662556), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 32 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (32435,662556), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 32 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (32443,662556), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 32 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (32451,662556), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 32 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (32458,662556), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 32 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 3.
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 32 
gpu_sim_cycle = 32459
gpu_sim_insn = 316480
gpu_ipc =       9.7501
gpu_tot_sim_cycle = 695015
gpu_tot_sim_insn = 37584758
gpu_tot_ipc =      54.0776
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 83104
gpu_stall_icnt2sh    = 135267
gpu_total_sim_rate=75019

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 758997
	L1I_total_cache_misses = 17818
	L1I_total_cache_miss_rate = 0.0235
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6819
L1D_cache:
	L1D_cache_core[0]: Access = 137, Miss = 100, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 139, Miss = 120, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 157, Miss = 115, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[3]: Access = 166, Miss = 131, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[4]: Access = 166, Miss = 129, Miss_rate = 0.777, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 173, Miss = 116, Miss_rate = 0.671, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 170, Miss = 147, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 146, Miss = 125, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 102, Miss = 96, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 126, Miss = 78, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 132, Miss = 117, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[11]: Access = 87, Miss = 62, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 102, Miss = 94, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[13]: Access = 104, Miss = 98, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[14]: Access = 198, Miss = 139, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2105
	L1D_total_cache_misses = 1667
	L1D_total_cache_miss_rate = 0.7919
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 11
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 29496
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 581
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 29479
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 53
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1086
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 741179
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 17818
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6819
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
29256, 1600, 1600, 1600, 1600, 1600, 1600, 1600, 1600, 1600, 1600, 1600, 1600, 1600, 1600, 1600, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 
gpgpu_n_tot_thrd_icount = 45704320
gpgpu_n_tot_w_icount = 1428260
gpgpu_n_stall_shd_mem = 483759
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 61951
gpgpu_n_mem_write_global = 22535
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 997376
gpgpu_n_store_insn = 360560
gpgpu_n_shmem_insn = 11910571
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 928736
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 226996
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 256763
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:556331	W0_Idle:4930905	W0_Scoreboard:2944888	W1:4147	W2:3883	W3:3619	W4:3355	W5:3091	W6:2827	W7:2563	W8:2299	W9:2035	W10:1771	W11:1507	W12:1243	W13:979	W14:715	W15:407	W16:443729	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:950090
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 495608 {8:61951,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1622520 {72:22535,}
traffic_breakdown_coretomem[INST_ACC_R] = 35128 {8:4391,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4497656 {72:61370,136:581,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 180280 {8:22535,}
traffic_breakdown_memtocore[INST_ACC_R] = 597176 {136:4391,}
maxmrqlatency = 190 
maxdqlatency = 0 
maxmflatency = 1002 
averagemflatency = 261 
max_icnt2mem_latency = 1037 
max_icnt2sh_latency = 695014 
mrq_lat_table:1771 	78 	36 	80 	38 	33 	45 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	54422 	21090 	8989 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	44594 	12187 	9323 	5674 	5555 	10435 	1123 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	18784 	30274 	12491 	417 	0 	0 	0 	0 	0 	0 	0 	15 	430 	3650 	6707 	9770 	1963 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	497 	69 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626     25733         0         0      1444      3430      8754      3990      9717      4091      9738      6778      9780      8269      9762     10428 
dram[1]:      2345     26474         0         0      2920      3400      4068      4001      4450      4093      7129      6754      8231      8647      9790     10496 
dram[2]:      4686     27218         0         0      2968       853      3992      9342      4093      9730      6782      9774      8271      9756     10430      9744 
dram[3]:      7006      6717         0         0      2926      2609      4003      4070      4095      4560      6756      7131      8649      8252     10498      9848 
dram[4]:      7637      8408         0         0      1762      2657      9047      3994      9723      4164      9768      6784      9786      8290      9750     10454 
dram[5]:      8346     11002         0         0      3388      2615      4066      4005      4448      4097      7127      6758      8227      8666      9786     10510 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        8779      7884     12285      9552     17934     11474     16074     11054     11568     10065      8130      9364
dram[1]:          0         0    none      none        8277      7695      9638      9884     11292     10765     13530     10717     13983      6860     11147      6372
dram[2]:          0         0    none      none        7988      8934      9405     12238     10741     17738     11056     16004      9760     11883      9290      8693
dram[3]:          0         0    none      none        7950      8916      9444      9813     10895     10863     10961     12790      7018     13213      6468     10625
dram[4]:          0         0    none      none        7908      9096     11717      9483     17173     11054     14718     10507     10226      9838      7834      9278
dram[5]:          0         0    none      none        8258      8774      9272     10001     11123     11051     13201     10807     13970      7043     11093      6538
maximum mf latency per bank:
dram[0]:        285         0         0         0       770       547       996       715      1002       714       984       738       820       758       681       807
dram[1]:          0         0         0         0       514       580       737       779       803       746       858       575       866       388       839       320
dram[2]:          0         0         0         0       553       812       636       974       665       987       681       950       671       773       732       707
dram[3]:          0         0         0         0       541       622       639       741       654       738       733       803       402       813       330       789
dram[4]:          0         0         0         0       670       649       980       728       984       752       896       633       752       663       626       659
dram[5]:          0         0         0         0       547       639       730       721       766       737       810       586       837       399       794       367
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=695015 n_nop=694295 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.00202
n_activity=4651 dram_eff=0.3019
bk0: 14a 694925i bk1: 8a 694982i bk2: 0a 695013i bk3: 0a 695014i bk4: 20a 694962i bk5: 20a 694962i bk6: 64a 694855i bk7: 64a 694743i bk8: 64a 694855i bk9: 64a 694838i bk10: 64a 694875i bk11: 64a 694855i bk12: 64a 694874i bk13: 64a 694859i bk14: 64a 694848i bk15: 64a 694862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00110213
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=695015 n_nop=694301 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002014
n_activity=3863 dram_eff=0.3624
bk0: 12a 694974i bk1: 8a 694983i bk2: 0a 695012i bk3: 0a 695014i bk4: 20a 694961i bk5: 20a 694965i bk6: 64a 694813i bk7: 64a 694648i bk8: 64a 694866i bk9: 64a 694812i bk10: 64a 694858i bk11: 64a 694823i bk12: 64a 694859i bk13: 64a 694842i bk14: 64a 694855i bk15: 64a 694845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00414092
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=695015 n_nop=694297 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002026
n_activity=4518 dram_eff=0.3116
bk0: 12a 694976i bk1: 8a 694984i bk2: 0a 695011i bk3: 0a 695012i bk4: 20a 694958i bk5: 24a 694955i bk6: 64a 694847i bk7: 64a 694766i bk8: 64a 694866i bk9: 64a 694849i bk10: 64a 694855i bk11: 64a 694871i bk12: 64a 694871i bk13: 64a 694859i bk14: 64a 694868i bk15: 64a 694847i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00127911
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=695015 n_nop=694301 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002014
n_activity=3938 dram_eff=0.3555
bk0: 8a 694982i bk1: 8a 694984i bk2: 0a 695014i bk3: 0a 695015i bk4: 20a 694965i bk5: 24a 694959i bk6: 64a 694798i bk7: 64a 694696i bk8: 64a 694846i bk9: 64a 694825i bk10: 64a 694853i bk11: 64a 694843i bk12: 64a 694858i bk13: 64a 694833i bk14: 64a 694856i bk15: 64a 694847i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00430926
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=695015 n_nop=694301 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002014
n_activity=4515 dram_eff=0.3101
bk0: 8a 694985i bk1: 8a 694984i bk2: 0a 695011i bk3: 0a 695014i bk4: 20a 694963i bk5: 24a 694951i bk6: 64a 694859i bk7: 64a 694761i bk8: 64a 694855i bk9: 64a 694873i bk10: 64a 694875i bk11: 64a 694853i bk12: 64a 694872i bk13: 64a 694851i bk14: 64a 694846i bk15: 64a 694860i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00092516
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=695015 n_nop=694301 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002014
n_activity=3937 dram_eff=0.3556
bk0: 8a 694984i bk1: 8a 694985i bk2: 0a 695013i bk3: 0a 695015i bk4: 20a 694962i bk5: 24a 694953i bk6: 64a 694819i bk7: 64a 694654i bk8: 64a 694864i bk9: 64a 694836i bk10: 64a 694864i bk11: 64a 694832i bk12: 64a 694862i bk13: 64a 694850i bk14: 64a 694845i bk15: 64a 694839i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00415243

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6681, Miss = 177, Miss_rate = 0.026, Pending_hits = 37, Reservation_fails = 266
L2_cache_bank[1]: Access = 7767, Miss = 174, Miss_rate = 0.022, Pending_hits = 55, Reservation_fails = 95
L2_cache_bank[2]: Access = 7690, Miss = 176, Miss_rate = 0.023, Pending_hits = 56, Reservation_fails = 97
L2_cache_bank[3]: Access = 7359, Miss = 174, Miss_rate = 0.024, Pending_hits = 45, Reservation_fails = 190
L2_cache_bank[4]: Access = 7994, Miss = 176, Miss_rate = 0.022, Pending_hits = 55, Reservation_fails = 56
L2_cache_bank[5]: Access = 6709, Miss = 176, Miss_rate = 0.026, Pending_hits = 37, Reservation_fails = 190
L2_cache_bank[6]: Access = 7351, Miss = 174, Miss_rate = 0.024, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[7]: Access = 7742, Miss = 176, Miss_rate = 0.023, Pending_hits = 73, Reservation_fails = 190
L2_cache_bank[8]: Access = 6446, Miss = 174, Miss_rate = 0.027, Pending_hits = 31, Reservation_fails = 32
L2_cache_bank[9]: Access = 8044, Miss = 176, Miss_rate = 0.022, Pending_hits = 60, Reservation_fails = 190
L2_cache_bank[10]: Access = 7470, Miss = 174, Miss_rate = 0.023, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[11]: Access = 7639, Miss = 176, Miss_rate = 0.023, Pending_hits = 44, Reservation_fails = 190
L2_total_cache_accesses = 88892
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0237
L2_total_cache_pending_hits = 579
L2_total_cache_reservation_fails = 1496
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 59377
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 526
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22535
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4284
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1496
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=231550
icnt_total_pkts_simt_to_mem=133962
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.37726
	minimum = 6
	maximum = 16
Network latency average = 7.36913
	minimum = 6
	maximum = 13
Slowest packet = 176678
Flit latency average = 6.09037
	minimum = 6
	maximum = 12
Slowest flit = 362980
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00126427
	minimum = 0 (at node 4)
	maximum = 0.0034197 (at node 1)
Accepted packet rate average = 0.00126427
	minimum = 0 (at node 4)
	maximum = 0.0034197 (at node 1)
Injected flit rate average = 0.0028914
	minimum = 0 (at node 4)
	maximum = 0.00933485 (at node 24)
Accepted flit rate average= 0.0028914
	minimum = 0 (at node 4)
	maximum = 0.0103207 (at node 1)
Injected packet length average = 2.287
Accepted packet length average = 2.287
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.027 (32 samples)
	minimum = 6 (32 samples)
	maximum = 196.938 (32 samples)
Network latency average = 14.3867 (32 samples)
	minimum = 6 (32 samples)
	maximum = 132.219 (32 samples)
Flit latency average = 10.7813 (32 samples)
	minimum = 6 (32 samples)
	maximum = 130.75 (32 samples)
Fragmentation average = 0.00717433 (32 samples)
	minimum = 0 (32 samples)
	maximum = 37.625 (32 samples)
Injected packet rate average = 0.0235325 (32 samples)
	minimum = 0.00835633 (32 samples)
	maximum = 0.0430391 (32 samples)
Accepted packet rate average = 0.0235325 (32 samples)
	minimum = 0.00835633 (32 samples)
	maximum = 0.0430391 (32 samples)
Injected flit rate average = 0.0476728 (32 samples)
	minimum = 0.0125873 (32 samples)
	maximum = 0.118952 (32 samples)
Accepted flit rate average = 0.0476728 (32 samples)
	minimum = 0.0151254 (32 samples)
	maximum = 0.0721137 (32 samples)
Injected packet size average = 2.02583 (32 samples)
Accepted packet size average = 2.02583 (32 samples)
Hops average = 1 (32 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 21 sec (501 sec)
gpgpu_simulation_rate = 75019 (inst/sec)
gpgpu_simulation_rate = 1387 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401c40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (5,5,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,695015)
GPGPU-Sim uArch: Shader 5 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,695015)
GPGPU-Sim uArch: Shader 6 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,695015)
GPGPU-Sim uArch: Shader 7 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,695015)
GPGPU-Sim uArch: Shader 8 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,695015)
GPGPU-Sim uArch: Shader 9 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,695015)
GPGPU-Sim uArch: Shader 10 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,695015)
GPGPU-Sim uArch: Shader 11 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,695015)
GPGPU-Sim uArch: Shader 12 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,695015)
GPGPU-Sim uArch: Shader 13 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,695015)
GPGPU-Sim uArch: Shader 14 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,695015)
GPGPU-Sim uArch: Shader 0 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,695015)
GPGPU-Sim uArch: Shader 1 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,695015)
GPGPU-Sim uArch: Shader 2 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,695015)
GPGPU-Sim uArch: Shader 3 bind to kernel 33 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,695015)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,695015)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,695015)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,695015)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,695015)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,695015)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,695015)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,695015)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,695015)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,695015)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,695015)
GPGPU-Sim PTX: 37800000 instructions simulated : ctaid=(0,3,0) tid=(11,1,0)
GPGPU-Sim uArch: cycles simulated: 695515  inst.: 37773462 (ipc=377.4) sim_rate=75245 (inst/sec) elapsed = 0:0:08:22 / Wed Jan 30 01:41:49 2019
GPGPU-Sim PTX: 37900000 instructions simulated : ctaid=(3,0,0) tid=(11,15,0)
GPGPU-Sim PTX: 38000000 instructions simulated : ctaid=(1,1,0) tid=(11,5,0)
GPGPU-Sim PTX: 38100000 instructions simulated : ctaid=(0,2,0) tid=(11,5,0)
GPGPU-Sim PTX: 38200000 instructions simulated : ctaid=(2,1,0) tid=(11,11,0)
GPGPU-Sim uArch: cycles simulated: 696515  inst.: 38111798 (ipc=351.4) sim_rate=75618 (inst/sec) elapsed = 0:0:08:24 / Wed Jan 30 01:41:51 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1620,695015), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1632,695015), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1718,695015), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1736,695015), 1 CTAs running
GPGPU-Sim PTX: 38300000 instructions simulated : ctaid=(3,2,0) tid=(11,7,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1792,695015), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1796,695015), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1798,695015), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1816,695015), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1854,695015), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 33 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1864,695015), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1865,695015), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 33 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1988,695015), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 33 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2004,695015), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 33 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2030,695015), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 33 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2035,695015), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 33 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2042,695015), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 33 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2046,695015), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 33 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2058,695015), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 33 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2202,695015), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 33 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2379,695015), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 33 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2389,695015), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 33 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2407,695015), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 33 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2417,695015), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 33 '_Z12lud_internalPfii').
GPGPU-Sim uArch: cycles simulated: 697515  inst.: 38224758 (ipc=256.0) sim_rate=75692 (inst/sec) elapsed = 0:0:08:25 / Wed Jan 30 01:41:52 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2529,695015), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2579,695015), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 33 '_Z12lud_internalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 13.
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 33 
gpu_sim_cycle = 2580
gpu_sim_insn = 640000
gpu_ipc =     248.0620
gpu_tot_sim_cycle = 697595
gpu_tot_sim_insn = 38224758
gpu_tot_ipc =      54.7951
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 84558
gpu_stall_icnt2sh    = 137901
gpu_total_sim_rate=75692

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 769326
	L1I_total_cache_misses = 18147
	L1I_total_cache_miss_rate = 0.0236
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6819
L1D_cache:
	L1D_cache_core[0]: Access = 137, Miss = 100, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 139, Miss = 120, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 157, Miss = 115, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[3]: Access = 166, Miss = 131, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[4]: Access = 166, Miss = 129, Miss_rate = 0.777, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 173, Miss = 116, Miss_rate = 0.671, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 170, Miss = 147, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 146, Miss = 125, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 102, Miss = 96, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 126, Miss = 78, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 132, Miss = 117, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[11]: Access = 87, Miss = 62, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 102, Miss = 94, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[13]: Access = 104, Miss = 98, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[14]: Access = 198, Miss = 139, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2105
	L1D_total_cache_misses = 1667
	L1D_total_cache_miss_rate = 0.7919
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 11
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 30096
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 581
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30079
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 53
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1086
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 751179
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 18147
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6819
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
29356, 1700, 1700, 1700, 1700, 1700, 1700, 1700, 1600, 1600, 1600, 1600, 1600, 1600, 1600, 1600, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 
gpgpu_n_tot_thrd_icount = 46344320
gpgpu_n_tot_w_icount = 1448260
gpgpu_n_stall_shd_mem = 484564
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 63151
gpgpu_n_mem_write_global = 22935
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1016576
gpgpu_n_store_insn = 366960
gpgpu_n_shmem_insn = 12128171
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 947936
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 226996
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 257568
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:560870	W0_Idle:4944643	W0_Scoreboard:2971231	W1:4147	W2:3883	W3:3619	W4:3355	W5:3091	W6:2827	W7:2563	W8:2299	W9:2035	W10:1771	W11:1507	W12:1243	W13:979	W14:715	W15:407	W16:443729	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:970090
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 505208 {8:63151,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1651320 {72:22935,}
traffic_breakdown_coretomem[INST_ACC_R] = 35424 {8:4428,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4584056 {72:62570,136:581,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 183480 {8:22935,}
traffic_breakdown_memtocore[INST_ACC_R] = 602208 {136:4428,}
maxmrqlatency = 190 
maxdqlatency = 0 
maxmflatency = 1002 
averagemflatency = 260 
max_icnt2mem_latency = 1037 
max_icnt2sh_latency = 697594 
mrq_lat_table:1771 	78 	36 	80 	38 	33 	45 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	55644 	21468 	8989 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	45514 	12500 	9550 	5789 	5603 	10449 	1123 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	19015 	31051 	12681 	419 	0 	0 	0 	0 	0 	0 	0 	15 	430 	3650 	6707 	9770 	2363 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	502 	70 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626     25733         0         0      1444      3430      8754      3990      9717      4091      9738      6778      9780      8269      9762     10428 
dram[1]:      2345     26474         0         0      2920      3400      4068      4001      4450      4093      7129      6754      8231      8647      9790     10496 
dram[2]:      4686     27218         0         0      2968       853      3992      9342      4093      9730      6782      9774      8271      9756     10430      9744 
dram[3]:      7006      6717         0         0      2926      2609      4003      4070      4095      4560      6756      7131      8649      8252     10498      9848 
dram[4]:      7637      8408         0         0      1762      2657      9047      3994      9723      4164      9768      6784      9786      8290      9750     10454 
dram[5]:      8346     11002         0         0      3388      2615      4066      4005      4448      4097      7127      6758      8227      8666      9786     10510 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        8779      7884     12285      9552     17934     11474     16074     11054     11568     10649      8130     10190
dram[1]:          0         0    none      none        8277      7695      9638      9884     11292     10765     13530     10717     13983      8067     11147      6984
dram[2]:          0         0    none      none        7988      8934      9405     12238     10741     17738     11056     16004     10349     11883     10135      8693
dram[3]:          0         0    none      none        7950      8916      9444      9813     10895     10863     10961     12790      8482     13213      7094     10625
dram[4]:          0         0    none      none        7908      9096     11717      9483     17173     11054     14718     10507     10226     10417      7834     10110
dram[5]:          0         0    none      none        8258      8774      9272     10001     11123     11051     13201     10807     13970      8261     11093      7171
maximum mf latency per bank:
dram[0]:        285         0         0         0       770       547       996       715      1002       714       984       738       820       758       681       807
dram[1]:          0         0         0         0       514       580       737       779       803       746       858       575       866       399       839       320
dram[2]:          0         0         0         0       553       812       636       974       665       987       681       950       671       773       732       707
dram[3]:          0         0         0         0       541       622       639       741       654       738       733       803       468       813       330       789
dram[4]:          0         0         0         0       670       649       980       728       984       752       896       633       752       663       626       659
dram[5]:          0         0         0         0       547       639       730       721       766       737       810       586       837       399       794       367
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=697595 n_nop=696875 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.002013
n_activity=4651 dram_eff=0.3019
bk0: 14a 697505i bk1: 8a 697562i bk2: 0a 697593i bk3: 0a 697594i bk4: 20a 697542i bk5: 20a 697542i bk6: 64a 697435i bk7: 64a 697323i bk8: 64a 697435i bk9: 64a 697418i bk10: 64a 697455i bk11: 64a 697435i bk12: 64a 697454i bk13: 64a 697439i bk14: 64a 697428i bk15: 64a 697442i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00109806
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=697595 n_nop=696881 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002007
n_activity=3863 dram_eff=0.3624
bk0: 12a 697554i bk1: 8a 697563i bk2: 0a 697592i bk3: 0a 697594i bk4: 20a 697541i bk5: 20a 697545i bk6: 64a 697393i bk7: 64a 697228i bk8: 64a 697446i bk9: 64a 697392i bk10: 64a 697438i bk11: 64a 697403i bk12: 64a 697439i bk13: 64a 697422i bk14: 64a 697435i bk15: 64a 697425i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0041256
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=697595 n_nop=696877 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.002018
n_activity=4518 dram_eff=0.3116
bk0: 12a 697556i bk1: 8a 697564i bk2: 0a 697591i bk3: 0a 697592i bk4: 20a 697538i bk5: 24a 697535i bk6: 64a 697427i bk7: 64a 697346i bk8: 64a 697446i bk9: 64a 697429i bk10: 64a 697435i bk11: 64a 697451i bk12: 64a 697451i bk13: 64a 697439i bk14: 64a 697448i bk15: 64a 697427i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00127438
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=697595 n_nop=696881 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002007
n_activity=3938 dram_eff=0.3555
bk0: 8a 697562i bk1: 8a 697564i bk2: 0a 697594i bk3: 0a 697595i bk4: 20a 697545i bk5: 24a 697539i bk6: 64a 697378i bk7: 64a 697276i bk8: 64a 697426i bk9: 64a 697405i bk10: 64a 697433i bk11: 64a 697423i bk12: 64a 697438i bk13: 64a 697413i bk14: 64a 697436i bk15: 64a 697427i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00429332
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=697595 n_nop=696881 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002007
n_activity=4515 dram_eff=0.3101
bk0: 8a 697565i bk1: 8a 697564i bk2: 0a 697591i bk3: 0a 697594i bk4: 20a 697543i bk5: 24a 697531i bk6: 64a 697439i bk7: 64a 697341i bk8: 64a 697435i bk9: 64a 697453i bk10: 64a 697455i bk11: 64a 697433i bk12: 64a 697452i bk13: 64a 697431i bk14: 64a 697426i bk15: 64a 697440i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000921738
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=697595 n_nop=696881 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.002007
n_activity=3937 dram_eff=0.3556
bk0: 8a 697564i bk1: 8a 697565i bk2: 0a 697593i bk3: 0a 697595i bk4: 20a 697542i bk5: 24a 697533i bk6: 64a 697399i bk7: 64a 697234i bk8: 64a 697444i bk9: 64a 697416i bk10: 64a 697444i bk11: 64a 697412i bk12: 64a 697442i bk13: 64a 697430i bk14: 64a 697425i bk15: 64a 697419i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00413707

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6693, Miss = 177, Miss_rate = 0.026, Pending_hits = 37, Reservation_fails = 266
L2_cache_bank[1]: Access = 7981, Miss = 174, Miss_rate = 0.022, Pending_hits = 55, Reservation_fails = 95
L2_cache_bank[2]: Access = 7702, Miss = 176, Miss_rate = 0.023, Pending_hits = 56, Reservation_fails = 97
L2_cache_bank[3]: Access = 7675, Miss = 174, Miss_rate = 0.023, Pending_hits = 45, Reservation_fails = 190
L2_cache_bank[4]: Access = 8218, Miss = 176, Miss_rate = 0.021, Pending_hits = 55, Reservation_fails = 56
L2_cache_bank[5]: Access = 6709, Miss = 176, Miss_rate = 0.026, Pending_hits = 37, Reservation_fails = 190
L2_cache_bank[6]: Access = 7679, Miss = 174, Miss_rate = 0.023, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[7]: Access = 7742, Miss = 176, Miss_rate = 0.023, Pending_hits = 73, Reservation_fails = 190
L2_cache_bank[8]: Access = 6446, Miss = 174, Miss_rate = 0.027, Pending_hits = 31, Reservation_fails = 32
L2_cache_bank[9]: Access = 8258, Miss = 176, Miss_rate = 0.021, Pending_hits = 60, Reservation_fails = 190
L2_cache_bank[10]: Access = 7470, Miss = 174, Miss_rate = 0.023, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[11]: Access = 7956, Miss = 176, Miss_rate = 0.022, Pending_hits = 44, Reservation_fails = 190
L2_total_cache_accesses = 90529
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0232
L2_total_cache_pending_hits = 579
L2_total_cache_reservation_fails = 1496
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60577
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 526
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22935
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4321
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1496
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=235735
icnt_total_pkts_simt_to_mem=136399
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.1619
	minimum = 6
	maximum = 119
Network latency average = 15.0535
	minimum = 6
	maximum = 119
Slowest packet = 178538
Flit latency average = 12.8221
	minimum = 6
	maximum = 119
Slowest flit = 366766
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0469997
	minimum = 0 (at node 20)
	maximum = 0.127132 (at node 21)
Accepted packet rate average = 0.0469997
	minimum = 0 (at node 20)
	maximum = 0.127132 (at node 21)
Injected flit rate average = 0.0950617
	minimum = 0 (at node 20)
	maximum = 0.300775 (at node 21)
Accepted flit rate average= 0.0950617
	minimum = 0 (at node 20)
	maximum = 0.207752 (at node 21)
Injected packet length average = 2.0226
Accepted packet length average = 2.0226
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.9704 (33 samples)
	minimum = 6 (33 samples)
	maximum = 194.576 (33 samples)
Network latency average = 14.4069 (33 samples)
	minimum = 6 (33 samples)
	maximum = 131.818 (33 samples)
Flit latency average = 10.8432 (33 samples)
	minimum = 6 (33 samples)
	maximum = 130.394 (33 samples)
Fragmentation average = 0.00695692 (33 samples)
	minimum = 0 (33 samples)
	maximum = 36.4848 (33 samples)
Injected packet rate average = 0.0242436 (33 samples)
	minimum = 0.00810311 (33 samples)
	maximum = 0.0455873 (33 samples)
Accepted packet rate average = 0.0242436 (33 samples)
	minimum = 0.00810311 (33 samples)
	maximum = 0.0455873 (33 samples)
Injected flit rate average = 0.0491089 (33 samples)
	minimum = 0.0122058 (33 samples)
	maximum = 0.124462 (33 samples)
Accepted flit rate average = 0.0491089 (33 samples)
	minimum = 0.0146671 (33 samples)
	maximum = 0.0762239 (33 samples)
Injected packet size average = 2.02564 (33 samples)
Accepted packet size average = 2.02564 (33 samples)
Hops average = 1 (33 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 25 sec (505 sec)
gpgpu_simulation_rate = 75692 (inst/sec)
gpgpu_simulation_rate = 1381 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401d40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 34 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,697595)
GPGPU-Sim uArch: cycles simulated: 701095  inst.: 38226118 (ipc= 0.4) sim_rate=75545 (inst/sec) elapsed = 0:0:08:26 / Wed Jan 30 01:41:53 2019
GPGPU-Sim uArch: cycles simulated: 705095  inst.: 38233984 (ipc= 1.2) sim_rate=75412 (inst/sec) elapsed = 0:0:08:27 / Wed Jan 30 01:41:54 2019
GPGPU-Sim uArch: cycles simulated: 709095  inst.: 38240966 (ipc= 1.4) sim_rate=75277 (inst/sec) elapsed = 0:0:08:28 / Wed Jan 30 01:41:55 2019
GPGPU-Sim uArch: cycles simulated: 713095  inst.: 38245724 (ipc= 1.4) sim_rate=75138 (inst/sec) elapsed = 0:0:08:29 / Wed Jan 30 01:41:56 2019
GPGPU-Sim uArch: cycles simulated: 717095  inst.: 38248486 (ipc= 1.2) sim_rate=74997 (inst/sec) elapsed = 0:0:08:30 / Wed Jan 30 01:41:57 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (23037,697595), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 34 '_Z12lud_diagonalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 14.
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 34 
gpu_sim_cycle = 23038
gpu_sim_insn = 26018
gpu_ipc =       1.1294
gpu_tot_sim_cycle = 720633
gpu_tot_sim_insn = 38250776
gpu_tot_ipc =      53.0794
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 84558
gpu_stall_icnt2sh    = 137901
gpu_total_sim_rate=75001

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 771372
	L1I_total_cache_misses = 18164
	L1I_total_cache_miss_rate = 0.0235
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6819
L1D_cache:
	L1D_cache_core[0]: Access = 137, Miss = 100, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 139, Miss = 120, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 157, Miss = 115, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[3]: Access = 166, Miss = 131, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[4]: Access = 166, Miss = 129, Miss_rate = 0.777, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 173, Miss = 116, Miss_rate = 0.671, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 170, Miss = 147, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 146, Miss = 125, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 102, Miss = 96, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 126, Miss = 78, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 132, Miss = 117, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[11]: Access = 87, Miss = 62, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 102, Miss = 94, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[13]: Access = 104, Miss = 98, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[14]: Access = 198, Miss = 139, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2105
	L1D_total_cache_misses = 1667
	L1D_total_cache_miss_rate = 0.7919
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 11
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 30102
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 581
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30085
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 53
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1086
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 753208
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 18164
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6819
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
29356, 1700, 1700, 1700, 1700, 1700, 1700, 1700, 1600, 1600, 1600, 1600, 1600, 1600, 1600, 1600, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 
gpgpu_n_tot_thrd_icount = 46461120
gpgpu_n_tot_w_icount = 1451910
gpgpu_n_stall_shd_mem = 485110
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 63167
gpgpu_n_mem_write_global = 22950
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1016832
gpgpu_n_store_insn = 367200
gpgpu_n_shmem_insn = 12132972
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 948032
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 227542
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 257568
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:560870	W0_Idle:4972526	W0_Scoreboard:2985802	W1:4524	W2:4236	W3:3948	W4:3660	W5:3372	W6:3084	W7:2796	W8:2508	W9:2220	W10:1932	W11:1644	W12:1356	W13:1068	W14:780	W15:444	W16:444248	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:970090
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 505336 {8:63167,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1652400 {72:22950,}
traffic_breakdown_coretomem[INST_ACC_R] = 35560 {8:4445,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4585208 {72:62586,136:581,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 183600 {8:22950,}
traffic_breakdown_memtocore[INST_ACC_R] = 604520 {136:4445,}
maxmrqlatency = 190 
maxdqlatency = 0 
maxmflatency = 1002 
averagemflatency = 260 
max_icnt2mem_latency = 1037 
max_icnt2sh_latency = 720632 
mrq_lat_table:1771 	78 	36 	80 	38 	33 	45 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	55675 	21468 	8989 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	45562 	12500 	9550 	5789 	5603 	10449 	1123 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	19031 	31051 	12681 	419 	0 	0 	0 	0 	0 	0 	0 	15 	430 	3650 	6707 	9770 	2378 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	514 	70 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626     25733         0         0      1444      3430      8754      3990      9717      4091      9738      6778      9780      8269      9762     10428 
dram[1]:      2345     26474         0         0      2920      3400      4068      4001      4450      4093      7129      6754      8231      8647      9790     10496 
dram[2]:      4686     27218         0         0      2968       853      3992      9342      4093      9730      6782      9774      8271      9756     10430      9744 
dram[3]:      7006      6717         0         0      2926      2609      4003      4070      4095      4560      6756      7131      8649      8252     10498      9848 
dram[4]:      7637      8408         0         0      1762      2657      9047      3994      9723      4164      9768      6784      9786      8290      9750     10454 
dram[5]:      8346     11002         0         0      3388      2615      4066      4005      4448      4097      7127      6758      8227      8666      9786     10510 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        8779      7884     12285      9552     17934     11474     16074     11054     11568     10697      8130     10190
dram[1]:          0         0    none      none        8277      7695      9638      9884     11292     10765     13530     10717     13983      8067     11147      6984
dram[2]:          0         0    none      none        7988      8934      9405     12238     10741     17738     11056     16004     10392     11883     10135      8693
dram[3]:          0         0    none      none        7950      8916      9444      9813     10895     10863     10961     12790      8482     13213      7094     10625
dram[4]:          0         0    none      none        7908      9096     11717      9483     17173     11054     14718     10507     10226     10461      7834     10110
dram[5]:          0         0    none      none        8258      8774      9272     10001     11123     11051     13201     10807     13970      8261     11093      7171
maximum mf latency per bank:
dram[0]:        285         0         0         0       770       547       996       715      1002       714       984       738       820       758       681       807
dram[1]:          0         0         0         0       514       580       737       779       803       746       858       575       866       399       839       320
dram[2]:          0         0         0         0       553       812       636       974       665       987       681       950       671       773       732       707
dram[3]:          0         0         0         0       541       622       639       741       654       738       733       803       468       813       330       789
dram[4]:          0         0         0         0       670       649       980       728       984       752       896       633       752       663       626       659
dram[5]:          0         0         0         0       547       639       730       721       766       737       810       586       837       399       794       367
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=720633 n_nop=719913 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.001948
n_activity=4651 dram_eff=0.3019
bk0: 14a 720543i bk1: 8a 720600i bk2: 0a 720631i bk3: 0a 720632i bk4: 20a 720580i bk5: 20a 720580i bk6: 64a 720473i bk7: 64a 720361i bk8: 64a 720473i bk9: 64a 720456i bk10: 64a 720493i bk11: 64a 720473i bk12: 64a 720492i bk13: 64a 720477i bk14: 64a 720466i bk15: 64a 720480i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00106295
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=720633 n_nop=719919 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001943
n_activity=3863 dram_eff=0.3624
bk0: 12a 720592i bk1: 8a 720601i bk2: 0a 720630i bk3: 0a 720632i bk4: 20a 720579i bk5: 20a 720583i bk6: 64a 720431i bk7: 64a 720266i bk8: 64a 720484i bk9: 64a 720430i bk10: 64a 720476i bk11: 64a 720441i bk12: 64a 720477i bk13: 64a 720460i bk14: 64a 720473i bk15: 64a 720463i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00399371
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=720633 n_nop=719915 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.001954
n_activity=4518 dram_eff=0.3116
bk0: 12a 720594i bk1: 8a 720602i bk2: 0a 720629i bk3: 0a 720630i bk4: 20a 720576i bk5: 24a 720573i bk6: 64a 720465i bk7: 64a 720384i bk8: 64a 720484i bk9: 64a 720467i bk10: 64a 720473i bk11: 64a 720489i bk12: 64a 720489i bk13: 64a 720477i bk14: 64a 720486i bk15: 64a 720465i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00123364
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=720633 n_nop=719919 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001943
n_activity=3938 dram_eff=0.3555
bk0: 8a 720600i bk1: 8a 720602i bk2: 0a 720632i bk3: 0a 720633i bk4: 20a 720583i bk5: 24a 720577i bk6: 64a 720416i bk7: 64a 720314i bk8: 64a 720464i bk9: 64a 720443i bk10: 64a 720471i bk11: 64a 720461i bk12: 64a 720476i bk13: 64a 720451i bk14: 64a 720474i bk15: 64a 720465i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00415607
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=720633 n_nop=719919 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001943
n_activity=4515 dram_eff=0.3101
bk0: 8a 720603i bk1: 8a 720602i bk2: 0a 720629i bk3: 0a 720632i bk4: 20a 720581i bk5: 24a 720569i bk6: 64a 720477i bk7: 64a 720379i bk8: 64a 720473i bk9: 64a 720491i bk10: 64a 720493i bk11: 64a 720471i bk12: 64a 720490i bk13: 64a 720469i bk14: 64a 720464i bk15: 64a 720478i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000892271
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=720633 n_nop=719919 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001943
n_activity=3937 dram_eff=0.3556
bk0: 8a 720602i bk1: 8a 720603i bk2: 0a 720631i bk3: 0a 720633i bk4: 20a 720580i bk5: 24a 720571i bk6: 64a 720437i bk7: 64a 720272i bk8: 64a 720482i bk9: 64a 720454i bk10: 64a 720482i bk11: 64a 720450i bk12: 64a 720480i bk13: 64a 720468i bk14: 64a 720463i bk15: 64a 720457i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00400481

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6695, Miss = 177, Miss_rate = 0.026, Pending_hits = 37, Reservation_fails = 266
L2_cache_bank[1]: Access = 7994, Miss = 174, Miss_rate = 0.022, Pending_hits = 55, Reservation_fails = 95
L2_cache_bank[2]: Access = 7704, Miss = 176, Miss_rate = 0.023, Pending_hits = 56, Reservation_fails = 97
L2_cache_bank[3]: Access = 7677, Miss = 174, Miss_rate = 0.023, Pending_hits = 45, Reservation_fails = 190
L2_cache_bank[4]: Access = 8230, Miss = 176, Miss_rate = 0.021, Pending_hits = 55, Reservation_fails = 56
L2_cache_bank[5]: Access = 6710, Miss = 176, Miss_rate = 0.026, Pending_hits = 37, Reservation_fails = 190
L2_cache_bank[6]: Access = 7681, Miss = 174, Miss_rate = 0.023, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[7]: Access = 7742, Miss = 176, Miss_rate = 0.023, Pending_hits = 73, Reservation_fails = 190
L2_cache_bank[8]: Access = 6448, Miss = 174, Miss_rate = 0.027, Pending_hits = 31, Reservation_fails = 32
L2_cache_bank[9]: Access = 8268, Miss = 176, Miss_rate = 0.021, Pending_hits = 60, Reservation_fails = 190
L2_cache_bank[10]: Access = 7472, Miss = 174, Miss_rate = 0.023, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[11]: Access = 7956, Miss = 176, Miss_rate = 0.022, Pending_hits = 44, Reservation_fails = 190
L2_total_cache_accesses = 90577
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0232
L2_total_cache_pending_hits = 579
L2_total_cache_reservation_fails = 1496
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60593
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 526
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22950
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4338
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1496
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=235883
icnt_total_pkts_simt_to_mem=136477
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.35417
	minimum = 6
	maximum = 10
Network latency average = 7.35417
	minimum = 6
	maximum = 10
Slowest packet = 181059
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 372134
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000154334
	minimum = 0 (at node 0)
	maximum = 0.00208351 (at node 14)
Accepted packet rate average = 0.000154334
	minimum = 0 (at node 0)
	maximum = 0.00208351 (at node 14)
Injected flit rate average = 0.000363329
	minimum = 0 (at node 0)
	maximum = 0.00338571 (at node 14)
Accepted flit rate average= 0.000363329
	minimum = 0 (at node 0)
	maximum = 0.00642417 (at node 14)
Injected packet length average = 2.35417
Accepted packet length average = 2.35417
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.5994 (34 samples)
	minimum = 6 (34 samples)
	maximum = 189.147 (34 samples)
Network latency average = 14.1994 (34 samples)
	minimum = 6 (34 samples)
	maximum = 128.235 (34 samples)
Flit latency average = 10.7007 (34 samples)
	minimum = 6 (34 samples)
	maximum = 126.735 (34 samples)
Fragmentation average = 0.00675231 (34 samples)
	minimum = 0 (34 samples)
	maximum = 35.4118 (34 samples)
Injected packet rate average = 0.0235351 (34 samples)
	minimum = 0.00786478 (34 samples)
	maximum = 0.0443078 (34 samples)
Accepted packet rate average = 0.0235351 (34 samples)
	minimum = 0.00786478 (34 samples)
	maximum = 0.0443078 (34 samples)
Injected flit rate average = 0.0476752 (34 samples)
	minimum = 0.0118468 (34 samples)
	maximum = 0.120901 (34 samples)
Accepted flit rate average = 0.0476752 (34 samples)
	minimum = 0.0142357 (34 samples)
	maximum = 0.074171 (34 samples)
Injected packet size average = 2.0257 (34 samples)
Accepted packet size average = 2.0257 (34 samples)
Hops average = 1 (34 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 30 sec (510 sec)
gpgpu_simulation_rate = 75001 (inst/sec)
gpgpu_simulation_rate = 1413 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401cc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (4,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,720633)
GPGPU-Sim uArch: Shader 1 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,720633)
GPGPU-Sim uArch: Shader 2 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,720633)
GPGPU-Sim uArch: Shader 3 bind to kernel 35 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,720633)
GPGPU-Sim uArch: cycles simulated: 721133  inst.: 38252648 (ipc= 3.7) sim_rate=74858 (inst/sec) elapsed = 0:0:08:31 / Wed Jan 30 01:41:58 2019
GPGPU-Sim uArch: cycles simulated: 723633  inst.: 38256408 (ipc= 1.9) sim_rate=74719 (inst/sec) elapsed = 0:0:08:32 / Wed Jan 30 01:41:59 2019
GPGPU-Sim uArch: cycles simulated: 726133  inst.: 38260568 (ipc= 1.8) sim_rate=74582 (inst/sec) elapsed = 0:0:08:33 / Wed Jan 30 01:42:00 2019
GPGPU-Sim uArch: cycles simulated: 729133  inst.: 38264856 (ipc= 1.7) sim_rate=74445 (inst/sec) elapsed = 0:0:08:34 / Wed Jan 30 01:42:01 2019
GPGPU-Sim PTX: 38400000 instructions simulated : ctaid=(0,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 732133  inst.: 38279832 (ipc= 2.5) sim_rate=74329 (inst/sec) elapsed = 0:0:08:35 / Wed Jan 30 01:42:02 2019
GPGPU-Sim uArch: cycles simulated: 734633  inst.: 38313096 (ipc= 4.5) sim_rate=74250 (inst/sec) elapsed = 0:0:08:36 / Wed Jan 30 01:42:03 2019
GPGPU-Sim uArch: cycles simulated: 737633  inst.: 38352952 (ipc= 6.0) sim_rate=74183 (inst/sec) elapsed = 0:0:08:37 / Wed Jan 30 01:42:04 2019
GPGPU-Sim PTX: 38500000 instructions simulated : ctaid=(3,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 740133  inst.: 38380520 (ipc= 6.7) sim_rate=74093 (inst/sec) elapsed = 0:0:08:38 / Wed Jan 30 01:42:05 2019
GPGPU-Sim uArch: cycles simulated: 742633  inst.: 38407048 (ipc= 7.1) sim_rate=74002 (inst/sec) elapsed = 0:0:08:39 / Wed Jan 30 01:42:06 2019
GPGPU-Sim uArch: cycles simulated: 745633  inst.: 38439768 (ipc= 7.6) sim_rate=73922 (inst/sec) elapsed = 0:0:08:40 / Wed Jan 30 01:42:07 2019
GPGPU-Sim uArch: cycles simulated: 748133  inst.: 38467288 (ipc= 7.9) sim_rate=73833 (inst/sec) elapsed = 0:0:08:41 / Wed Jan 30 01:42:08 2019
GPGPU-Sim PTX: 38600000 instructions simulated : ctaid=(0,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 751133  inst.: 38494744 (ipc= 8.0) sim_rate=73744 (inst/sec) elapsed = 0:0:08:42 / Wed Jan 30 01:42:09 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (32430,720633), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 35 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (32436,720633), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 35 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (32443,720633), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 35 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (32449,720633), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 35 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 3.
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 35 
gpu_sim_cycle = 32450
gpu_sim_insn = 253184
gpu_ipc =       7.8023
gpu_tot_sim_cycle = 753083
gpu_tot_sim_insn = 38503960
gpu_tot_ipc =      51.1284
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 84558
gpu_stall_icnt2sh    = 137901
gpu_total_sim_rate=73762

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 780404
	L1I_total_cache_misses = 18292
	L1I_total_cache_miss_rate = 0.0234
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6819
L1D_cache:
	L1D_cache_core[0]: Access = 137, Miss = 100, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 139, Miss = 120, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 157, Miss = 115, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[3]: Access = 166, Miss = 131, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[4]: Access = 166, Miss = 129, Miss_rate = 0.777, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 173, Miss = 116, Miss_rate = 0.671, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 170, Miss = 147, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 146, Miss = 125, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 102, Miss = 96, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 126, Miss = 78, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 132, Miss = 117, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[11]: Access = 87, Miss = 62, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 102, Miss = 94, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[13]: Access = 104, Miss = 98, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[14]: Access = 198, Miss = 139, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2105
	L1D_total_cache_misses = 1667
	L1D_total_cache_miss_rate = 0.7919
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 11
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 30138
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 581
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30121
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 53
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1086
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 762112
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 18292
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6819
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
33357, 1700, 1700, 1700, 1700, 1700, 1700, 1700, 1600, 1600, 1600, 1600, 1600, 1600, 1600, 1600, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 
gpgpu_n_tot_thrd_icount = 46973248
gpgpu_n_tot_w_icount = 1467914
gpgpu_n_stall_shd_mem = 493146
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 63359
gpgpu_n_mem_write_global = 23074
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1019904
gpgpu_n_store_insn = 369184
gpgpu_n_shmem_insn = 12189100
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 948672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 235578
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 257568
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:560870	W0_Idle:5131131	W0_Scoreboard:3070739	W1:4524	W2:4236	W3:3948	W4:3660	W5:3372	W6:3084	W7:2796	W8:2508	W9:2220	W10:1932	W11:1644	W12:1356	W13:1068	W14:780	W15:444	W16:460176	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:970166
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 506872 {8:63359,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1661328 {72:23074,}
traffic_breakdown_coretomem[INST_ACC_R] = 36584 {8:4573,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4599032 {72:62778,136:581,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 184592 {8:23074,}
traffic_breakdown_memtocore[INST_ACC_R] = 621928 {136:4573,}
maxmrqlatency = 190 
maxdqlatency = 0 
maxmflatency = 1002 
averagemflatency = 259 
max_icnt2mem_latency = 1037 
max_icnt2sh_latency = 753082 
mrq_lat_table:1771 	78 	36 	80 	38 	33 	45 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	55991 	21468 	8989 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	46006 	12500 	9550 	5789 	5603 	10449 	1123 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	19223 	31051 	12681 	419 	0 	0 	0 	0 	0 	0 	0 	15 	430 	3650 	6707 	9770 	2502 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	539 	70 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626     25733         0         0      1444      3430      8754      3990      9717      4091      9738      6778      9780      8269      9762     10428 
dram[1]:      2345     26474         0         0      2920      3400      4068      4001      4450      4093      7129      6754      8231      8647      9790     10496 
dram[2]:      4686     27218         0         0      2968       853      3992      9342      4093      9730      6782      9774      8271      9756     10430      9744 
dram[3]:      7006      6717         0         0      2926      2609      4003      4070      4095      4560      6756      7131      8649      8252     10498      9848 
dram[4]:      7637      8408         0         0      1762      2657      9047      3994      9723      4164      9768      6784      9786      8290      9750     10454 
dram[5]:      8346     11002         0         0      3388      2615      4066      4005      4448      4097      7127      6758      8227      8666      9786     10510 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        8779      7884     12285      9552     17934     11474     16074     11054     11568     10846      8130     10330
dram[1]:          0         0    none      none        8277      7695      9638      9884     11292     10765     13530     10717     13983      8259     11147      6984
dram[2]:          0         0    none      none        7988      8934      9405     12238     10741     17738     11056     16004     10524     11883     10275      8693
dram[3]:          0         0    none      none        7950      8916      9444      9813     10895     10863     10961     12790      8657     13213      7094     10625
dram[4]:          0         0    none      none        7908      9096     11717      9483     17173     11054     14718     10507     10226     10601      7834     10250
dram[5]:          0         0    none      none        8258      8774      9272     10001     11123     11051     13201     10807     13970      8436     11093      7171
maximum mf latency per bank:
dram[0]:        285         0         0         0       770       547       996       715      1002       714       984       738       820       758       681       807
dram[1]:          0         0         0         0       514       580       737       779       803       746       858       575       866       399       839       320
dram[2]:          0         0         0         0       553       812       636       974       665       987       681       950       671       773       732       707
dram[3]:          0         0         0         0       541       622       639       741       654       738       733       803       468       813       330       789
dram[4]:          0         0         0         0       670       649       980       728       984       752       896       633       752       663       626       659
dram[5]:          0         0         0         0       547       639       730       721       766       737       810       586       837       399       794       367
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=753083 n_nop=752363 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.001864
n_activity=4651 dram_eff=0.3019
bk0: 14a 752993i bk1: 8a 753050i bk2: 0a 753081i bk3: 0a 753082i bk4: 20a 753030i bk5: 20a 753030i bk6: 64a 752923i bk7: 64a 752811i bk8: 64a 752923i bk9: 64a 752906i bk10: 64a 752943i bk11: 64a 752923i bk12: 64a 752942i bk13: 64a 752927i bk14: 64a 752916i bk15: 64a 752930i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00101715
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=753083 n_nop=752369 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001859
n_activity=3863 dram_eff=0.3624
bk0: 12a 753042i bk1: 8a 753051i bk2: 0a 753080i bk3: 0a 753082i bk4: 20a 753029i bk5: 20a 753033i bk6: 64a 752881i bk7: 64a 752716i bk8: 64a 752934i bk9: 64a 752880i bk10: 64a 752926i bk11: 64a 752891i bk12: 64a 752927i bk13: 64a 752910i bk14: 64a 752923i bk15: 64a 752913i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00382162
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=753083 n_nop=752365 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.00187
n_activity=4518 dram_eff=0.3116
bk0: 12a 753044i bk1: 8a 753052i bk2: 0a 753079i bk3: 0a 753080i bk4: 20a 753026i bk5: 24a 753023i bk6: 64a 752915i bk7: 64a 752834i bk8: 64a 752934i bk9: 64a 752917i bk10: 64a 752923i bk11: 64a 752939i bk12: 64a 752939i bk13: 64a 752927i bk14: 64a 752936i bk15: 64a 752915i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00118048
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=753083 n_nop=752369 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001859
n_activity=3938 dram_eff=0.3555
bk0: 8a 753050i bk1: 8a 753052i bk2: 0a 753082i bk3: 0a 753083i bk4: 20a 753033i bk5: 24a 753027i bk6: 64a 752866i bk7: 64a 752764i bk8: 64a 752914i bk9: 64a 752893i bk10: 64a 752921i bk11: 64a 752911i bk12: 64a 752926i bk13: 64a 752901i bk14: 64a 752924i bk15: 64a 752915i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00397699
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=753083 n_nop=752369 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001859
n_activity=4515 dram_eff=0.3101
bk0: 8a 753053i bk1: 8a 753052i bk2: 0a 753079i bk3: 0a 753082i bk4: 20a 753031i bk5: 24a 753019i bk6: 64a 752927i bk7: 64a 752829i bk8: 64a 752923i bk9: 64a 752941i bk10: 64a 752943i bk11: 64a 752921i bk12: 64a 752940i bk13: 64a 752919i bk14: 64a 752914i bk15: 64a 752928i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000853824
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=753083 n_nop=752369 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001859
n_activity=3937 dram_eff=0.3556
bk0: 8a 753052i bk1: 8a 753053i bk2: 0a 753081i bk3: 0a 753083i bk4: 20a 753030i bk5: 24a 753021i bk6: 64a 752887i bk7: 64a 752722i bk8: 64a 752932i bk9: 64a 752904i bk10: 64a 752932i bk11: 64a 752900i bk12: 64a 752930i bk13: 64a 752918i bk14: 64a 752913i bk15: 64a 752907i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00383225

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6703, Miss = 177, Miss_rate = 0.026, Pending_hits = 37, Reservation_fails = 266
L2_cache_bank[1]: Access = 8068, Miss = 174, Miss_rate = 0.022, Pending_hits = 55, Reservation_fails = 95
L2_cache_bank[2]: Access = 7712, Miss = 176, Miss_rate = 0.023, Pending_hits = 56, Reservation_fails = 97
L2_cache_bank[3]: Access = 7729, Miss = 174, Miss_rate = 0.023, Pending_hits = 45, Reservation_fails = 190
L2_cache_bank[4]: Access = 8300, Miss = 176, Miss_rate = 0.021, Pending_hits = 55, Reservation_fails = 56
L2_cache_bank[5]: Access = 6726, Miss = 176, Miss_rate = 0.026, Pending_hits = 37, Reservation_fails = 190
L2_cache_bank[6]: Access = 7729, Miss = 174, Miss_rate = 0.023, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[7]: Access = 7758, Miss = 176, Miss_rate = 0.023, Pending_hits = 73, Reservation_fails = 190
L2_cache_bank[8]: Access = 6456, Miss = 174, Miss_rate = 0.027, Pending_hits = 31, Reservation_fails = 32
L2_cache_bank[9]: Access = 8348, Miss = 176, Miss_rate = 0.021, Pending_hits = 60, Reservation_fails = 190
L2_cache_bank[10]: Access = 7480, Miss = 174, Miss_rate = 0.023, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[11]: Access = 8012, Miss = 176, Miss_rate = 0.022, Pending_hits = 44, Reservation_fails = 190
L2_total_cache_accesses = 91021
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0231
L2_total_cache_pending_hits = 579
L2_total_cache_reservation_fails = 1496
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60785
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 526
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23074
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4466
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1496
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=237223
icnt_total_pkts_simt_to_mem=137169
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.34459
	minimum = 6
	maximum = 16
Network latency average = 7.33784
	minimum = 6
	maximum = 13
Slowest packet = 181157
Flit latency average = 6.06004
	minimum = 6
	maximum = 12
Slowest flit = 372363
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00101353
	minimum = 0 (at node 4)
	maximum = 0.00342065 (at node 0)
Accepted packet rate average = 0.00101353
	minimum = 0 (at node 4)
	maximum = 0.00342065 (at node 0)
Injected flit rate average = 0.00231924
	minimum = 0 (at node 4)
	maximum = 0.00702619 (at node 24)
Accepted flit rate average= 0.00231924
	minimum = 0 (at node 4)
	maximum = 0.0103236 (at node 0)
Injected packet length average = 2.28829
Accepted packet length average = 2.28829
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.2492 (35 samples)
	minimum = 6 (35 samples)
	maximum = 184.2 (35 samples)
Network latency average = 14.0034 (35 samples)
	minimum = 6 (35 samples)
	maximum = 124.943 (35 samples)
Flit latency average = 10.5681 (35 samples)
	minimum = 6 (35 samples)
	maximum = 123.457 (35 samples)
Fragmentation average = 0.00655938 (35 samples)
	minimum = 0 (35 samples)
	maximum = 34.4 (35 samples)
Injected packet rate average = 0.0228916 (35 samples)
	minimum = 0.00764007 (35 samples)
	maximum = 0.0431396 (35 samples)
Accepted packet rate average = 0.0228916 (35 samples)
	minimum = 0.00764007 (35 samples)
	maximum = 0.0431396 (35 samples)
Injected flit rate average = 0.0463793 (35 samples)
	minimum = 0.0115084 (35 samples)
	maximum = 0.117647 (35 samples)
Accepted flit rate average = 0.0463793 (35 samples)
	minimum = 0.0138289 (35 samples)
	maximum = 0.0723468 (35 samples)
Injected packet size average = 2.02604 (35 samples)
Accepted packet size average = 2.02604 (35 samples)
Hops average = 1 (35 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 42 sec (522 sec)
gpgpu_simulation_rate = 73762 (inst/sec)
gpgpu_simulation_rate = 1442 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401c40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (4,4,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,753083)
GPGPU-Sim uArch: Shader 5 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,753083)
GPGPU-Sim uArch: Shader 6 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,753083)
GPGPU-Sim uArch: Shader 7 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,753083)
GPGPU-Sim uArch: Shader 8 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,753083)
GPGPU-Sim uArch: Shader 9 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,753083)
GPGPU-Sim uArch: Shader 10 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,753083)
GPGPU-Sim uArch: Shader 11 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,753083)
GPGPU-Sim uArch: Shader 12 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,753083)
GPGPU-Sim uArch: Shader 13 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,753083)
GPGPU-Sim uArch: Shader 14 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,753083)
GPGPU-Sim uArch: Shader 0 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,753083)
GPGPU-Sim uArch: Shader 1 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,753083)
GPGPU-Sim uArch: Shader 2 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,753083)
GPGPU-Sim uArch: Shader 3 bind to kernel 36 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,753083)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,753083)
GPGPU-Sim PTX: 38700000 instructions simulated : ctaid=(1,0,0) tid=(15,12,0)
GPGPU-Sim uArch: cycles simulated: 753583  inst.: 38628152 (ipc=248.4) sim_rate=73858 (inst/sec) elapsed = 0:0:08:43 / Wed Jan 30 01:42:10 2019
GPGPU-Sim PTX: 38800000 instructions simulated : ctaid=(0,2,0) tid=(15,6,0)
GPGPU-Sim uArch: cycles simulated: 754083  inst.: 38770616 (ipc=266.7) sim_rate=73989 (inst/sec) elapsed = 0:0:08:44 / Wed Jan 30 01:42:11 2019
GPGPU-Sim PTX: 38900000 instructions simulated : ctaid=(0,2,0) tid=(15,10,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1468,753083), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 36 '_Z12lud_internalPfii').
GPGPU-Sim PTX: 39000000 instructions simulated : ctaid=(2,3,0) tid=(15,10,0)
GPGPU-Sim uArch: cycles simulated: 754583  inst.: 38876408 (ipc=248.3) sim_rate=74050 (inst/sec) elapsed = 0:0:08:45 / Wed Jan 30 01:42:12 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1501,753083), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 36 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1509,753083), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 36 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1517,753083), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 36 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1529,753083), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 36 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1529,753083), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 36 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1537,753083), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 36 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1551,753083), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 36 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1559,753083), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 36 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1649,753083), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1922,753083), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 36 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2190,753083), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 36 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2228,753083), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 36 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2252,753083), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 36 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2293,753083), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 36 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2350,753083), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 36 '_Z12lud_internalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 14.
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 36 
gpu_sim_cycle = 2351
gpu_sim_insn = 409600
gpu_ipc =     174.2237
gpu_tot_sim_cycle = 755434
gpu_tot_sim_insn = 38913560
gpu_tot_ipc =      51.5115
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 85097
gpu_stall_icnt2sh    = 139599
gpu_total_sim_rate=74121

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 787048
	L1I_total_cache_misses = 18536
	L1I_total_cache_miss_rate = 0.0236
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6819
L1D_cache:
	L1D_cache_core[0]: Access = 137, Miss = 100, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 139, Miss = 120, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 157, Miss = 115, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[3]: Access = 166, Miss = 131, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[4]: Access = 166, Miss = 129, Miss_rate = 0.777, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 173, Miss = 116, Miss_rate = 0.671, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 170, Miss = 147, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 146, Miss = 125, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 102, Miss = 96, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 126, Miss = 78, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 132, Miss = 117, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[11]: Access = 87, Miss = 62, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 102, Miss = 94, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[13]: Access = 104, Miss = 98, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[14]: Access = 198, Miss = 139, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2105
	L1D_total_cache_misses = 1667
	L1D_total_cache_miss_rate = 0.7919
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 11
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 30522
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 581
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30505
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 53
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1086
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 768512
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 18536
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6819
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
33457, 1800, 1800, 1800, 1800, 1800, 1800, 1800, 1600, 1600, 1600, 1600, 1600, 1600, 1600, 1600, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 
gpgpu_n_tot_thrd_icount = 47382848
gpgpu_n_tot_w_icount = 1480714
gpgpu_n_stall_shd_mem = 493676
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 64127
gpgpu_n_mem_write_global = 23330
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1032192
gpgpu_n_store_insn = 373280
gpgpu_n_shmem_insn = 12328364
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 960960
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 235578
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 258098
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:563591	W0_Idle:5144306	W0_Scoreboard:3095943	W1:4524	W2:4236	W3:3948	W4:3660	W5:3372	W6:3084	W7:2796	W8:2508	W9:2220	W10:1932	W11:1644	W12:1356	W13:1068	W14:780	W15:444	W16:460176	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:982966
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 513016 {8:64127,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1679760 {72:23330,}
traffic_breakdown_coretomem[INST_ACC_R] = 36832 {8:4604,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4654328 {72:63546,136:581,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 186640 {8:23330,}
traffic_breakdown_memtocore[INST_ACC_R] = 626144 {136:4604,}
maxmrqlatency = 190 
maxdqlatency = 0 
maxmflatency = 1002 
averagemflatency = 259 
max_icnt2mem_latency = 1037 
max_icnt2sh_latency = 755433 
mrq_lat_table:1771 	78 	36 	80 	38 	33 	45 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	56881 	21602 	8989 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	46600 	12789 	9662 	5838 	5614 	10449 	1123 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	19360 	31548 	12815 	419 	0 	0 	0 	0 	0 	0 	0 	15 	430 	3650 	6707 	9770 	2758 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	544 	70 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626     25733         0         0      1444      3430      8754      3990      9717      4091      9738      6778      9780      8269      9762     10428 
dram[1]:      2345     26474         0         0      2920      3400      4068      4001      4450      4093      7129      6754      8231      8647      9790     10496 
dram[2]:      4686     27218         0         0      2968       853      3992      9342      4093      9730      6782      9774      8271      9756     10430      9744 
dram[3]:      7006      6717         0         0      2926      2609      4003      4070      4095      4560      6756      7131      8649      8252     10498      9848 
dram[4]:      7637      8408         0         0      1762      2657      9047      3994      9723      4164      9768      6784      9786      8290      9750     10454 
dram[5]:      8346     11002         0         0      3388      2615      4066      4005      4448      4097      7127      6758      8227      8666      9786     10510 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        8779      7884     12285      9552     17934     11474     16074     11054     11568     10941      8130     10654
dram[1]:          0         0    none      none        8277      7695      9638      9884     11292     10765     13530     10717     13983      9268     11147      7657
dram[2]:          0         0    none      none        7988      8934      9405     12238     10741     17738     11056     16004     10616     11883     10593      8693
dram[3]:          0         0    none      none        7950      8916      9444      9813     10895     10863     10961     12790      9482     13213      7751     10625
dram[4]:          0         0    none      none        7908      9096     11717      9483     17173     11054     14718     10507     10226     10715      7834     10576
dram[5]:          0         0    none      none        8258      8774      9272     10001     11123     11051     13201     10807     13970      9266     11093      7837
maximum mf latency per bank:
dram[0]:        285         0         0         0       770       547       996       715      1002       714       984       738       820       758       681       807
dram[1]:          0         0         0         0       514       580       737       779       803       746       858       575       866       399       839       320
dram[2]:          0         0         0         0       553       812       636       974       665       987       681       950       671       773       732       707
dram[3]:          0         0         0         0       541       622       639       741       654       738       733       803       468       813       330       789
dram[4]:          0         0         0         0       670       649       980       728       984       752       896       633       752       663       626       659
dram[5]:          0         0         0         0       547       639       730       721       766       737       810       586       837       399       794       367
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=755434 n_nop=754714 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.001859
n_activity=4651 dram_eff=0.3019
bk0: 14a 755344i bk1: 8a 755401i bk2: 0a 755432i bk3: 0a 755433i bk4: 20a 755381i bk5: 20a 755381i bk6: 64a 755274i bk7: 64a 755162i bk8: 64a 755274i bk9: 64a 755257i bk10: 64a 755294i bk11: 64a 755274i bk12: 64a 755293i bk13: 64a 755278i bk14: 64a 755267i bk15: 64a 755281i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00101399
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=755434 n_nop=754720 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001853
n_activity=3863 dram_eff=0.3624
bk0: 12a 755393i bk1: 8a 755402i bk2: 0a 755431i bk3: 0a 755433i bk4: 20a 755380i bk5: 20a 755384i bk6: 64a 755232i bk7: 64a 755067i bk8: 64a 755285i bk9: 64a 755231i bk10: 64a 755277i bk11: 64a 755242i bk12: 64a 755278i bk13: 64a 755261i bk14: 64a 755274i bk15: 64a 755264i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00380973
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=755434 n_nop=754716 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.001864
n_activity=4518 dram_eff=0.3116
bk0: 12a 755395i bk1: 8a 755403i bk2: 0a 755430i bk3: 0a 755431i bk4: 20a 755377i bk5: 24a 755374i bk6: 64a 755266i bk7: 64a 755185i bk8: 64a 755285i bk9: 64a 755268i bk10: 64a 755274i bk11: 64a 755290i bk12: 64a 755290i bk13: 64a 755278i bk14: 64a 755287i bk15: 64a 755266i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00117681
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=755434 n_nop=754720 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001853
n_activity=3938 dram_eff=0.3555
bk0: 8a 755401i bk1: 8a 755403i bk2: 0a 755433i bk3: 0a 755434i bk4: 20a 755384i bk5: 24a 755378i bk6: 64a 755217i bk7: 64a 755115i bk8: 64a 755265i bk9: 64a 755244i bk10: 64a 755272i bk11: 64a 755262i bk12: 64a 755277i bk13: 64a 755252i bk14: 64a 755275i bk15: 64a 755266i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00396461
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=755434 n_nop=754720 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001853
n_activity=4515 dram_eff=0.3101
bk0: 8a 755404i bk1: 8a 755403i bk2: 0a 755430i bk3: 0a 755433i bk4: 20a 755382i bk5: 24a 755370i bk6: 64a 755278i bk7: 64a 755180i bk8: 64a 755274i bk9: 64a 755292i bk10: 64a 755294i bk11: 64a 755272i bk12: 64a 755291i bk13: 64a 755270i bk14: 64a 755265i bk15: 64a 755279i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000851166
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=755434 n_nop=754720 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001853
n_activity=3937 dram_eff=0.3556
bk0: 8a 755403i bk1: 8a 755404i bk2: 0a 755432i bk3: 0a 755434i bk4: 20a 755381i bk5: 24a 755372i bk6: 64a 755238i bk7: 64a 755073i bk8: 64a 755283i bk9: 64a 755255i bk10: 64a 755283i bk11: 64a 755251i bk12: 64a 755281i bk13: 64a 755269i bk14: 64a 755264i bk15: 64a 755258i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00382032

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6713, Miss = 177, Miss_rate = 0.026, Pending_hits = 37, Reservation_fails = 266
L2_cache_bank[1]: Access = 8152, Miss = 174, Miss_rate = 0.021, Pending_hits = 55, Reservation_fails = 95
L2_cache_bank[2]: Access = 7722, Miss = 176, Miss_rate = 0.023, Pending_hits = 56, Reservation_fails = 97
L2_cache_bank[3]: Access = 7993, Miss = 174, Miss_rate = 0.022, Pending_hits = 45, Reservation_fails = 190
L2_cache_bank[4]: Access = 8394, Miss = 176, Miss_rate = 0.021, Pending_hits = 55, Reservation_fails = 56
L2_cache_bank[5]: Access = 6726, Miss = 176, Miss_rate = 0.026, Pending_hits = 37, Reservation_fails = 190
L2_cache_bank[6]: Access = 7977, Miss = 174, Miss_rate = 0.022, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[7]: Access = 7758, Miss = 176, Miss_rate = 0.023, Pending_hits = 73, Reservation_fails = 190
L2_cache_bank[8]: Access = 6456, Miss = 174, Miss_rate = 0.027, Pending_hits = 31, Reservation_fails = 32
L2_cache_bank[9]: Access = 8436, Miss = 176, Miss_rate = 0.021, Pending_hits = 60, Reservation_fails = 190
L2_cache_bank[10]: Access = 7480, Miss = 174, Miss_rate = 0.023, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[11]: Access = 8269, Miss = 176, Miss_rate = 0.021, Pending_hits = 44, Reservation_fails = 190
L2_total_cache_accesses = 92076
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0228
L2_total_cache_pending_hits = 579
L2_total_cache_reservation_fails = 1496
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 61553
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 526
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23330
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4497
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1496
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=239938
icnt_total_pkts_simt_to_mem=138736
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.9275
	minimum = 6
	maximum = 86
Network latency average = 15.2758
	minimum = 6
	maximum = 73
Slowest packet = 182130
Flit latency average = 13.5754
	minimum = 6
	maximum = 73
Slowest flit = 374484
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0332404
	minimum = 0 (at node 20)
	maximum = 0.112293 (at node 18)
Accepted packet rate average = 0.0332404
	minimum = 0 (at node 20)
	maximum = 0.112293 (at node 18)
Injected flit rate average = 0.0674575
	minimum = 0 (at node 20)
	maximum = 0.265419 (at node 18)
Accepted flit rate average= 0.0674575
	minimum = 0 (at node 20)
	maximum = 0.184177 (at node 26)
Injected packet length average = 2.02938
Accepted packet length average = 2.02938
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.2403 (36 samples)
	minimum = 6 (36 samples)
	maximum = 181.472 (36 samples)
Network latency average = 14.0387 (36 samples)
	minimum = 6 (36 samples)
	maximum = 123.5 (36 samples)
Flit latency average = 10.6517 (36 samples)
	minimum = 6 (36 samples)
	maximum = 122.056 (36 samples)
Fragmentation average = 0.00637718 (36 samples)
	minimum = 0 (36 samples)
	maximum = 33.4444 (36 samples)
Injected packet rate average = 0.0231791 (36 samples)
	minimum = 0.00742785 (36 samples)
	maximum = 0.0450605 (36 samples)
Accepted packet rate average = 0.0231791 (36 samples)
	minimum = 0.00742785 (36 samples)
	maximum = 0.0450605 (36 samples)
Injected flit rate average = 0.0469648 (36 samples)
	minimum = 0.0111887 (36 samples)
	maximum = 0.121752 (36 samples)
Accepted flit rate average = 0.0469648 (36 samples)
	minimum = 0.0134448 (36 samples)
	maximum = 0.0754532 (36 samples)
Injected packet size average = 2.02617 (36 samples)
Accepted packet size average = 2.02617 (36 samples)
Hops average = 1 (36 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 45 sec (525 sec)
gpgpu_simulation_rate = 74121 (inst/sec)
gpgpu_simulation_rate = 1438 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401d40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 37 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,755434)
GPGPU-Sim uArch: cycles simulated: 755934  inst.: 38913816 (ipc= 0.5) sim_rate=73980 (inst/sec) elapsed = 0:0:08:46 / Wed Jan 30 01:42:13 2019
GPGPU-Sim uArch: cycles simulated: 759934  inst.: 38915563 (ipc= 0.4) sim_rate=73843 (inst/sec) elapsed = 0:0:08:47 / Wed Jan 30 01:42:14 2019
GPGPU-Sim uArch: cycles simulated: 763934  inst.: 38924819 (ipc= 1.3) sim_rate=73721 (inst/sec) elapsed = 0:0:08:48 / Wed Jan 30 01:42:15 2019
GPGPU-Sim uArch: cycles simulated: 767934  inst.: 38931172 (ipc= 1.4) sim_rate=73593 (inst/sec) elapsed = 0:0:08:49 / Wed Jan 30 01:42:16 2019
GPGPU-Sim uArch: cycles simulated: 771934  inst.: 38935520 (ipc= 1.3) sim_rate=73463 (inst/sec) elapsed = 0:0:08:50 / Wed Jan 30 01:42:17 2019
GPGPU-Sim uArch: cycles simulated: 775934  inst.: 38937801 (ipc= 1.2) sim_rate=73329 (inst/sec) elapsed = 0:0:08:51 / Wed Jan 30 01:42:18 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (23037,755434), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 37 '_Z12lud_diagonalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 5.
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 37 
gpu_sim_cycle = 23038
gpu_sim_insn = 26018
gpu_ipc =       1.1294
gpu_tot_sim_cycle = 778472
gpu_tot_sim_insn = 38939578
gpu_tot_ipc =      50.0205
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 85097
gpu_stall_icnt2sh    = 139599
gpu_total_sim_rate=73332

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 789094
	L1I_total_cache_misses = 18553
	L1I_total_cache_miss_rate = 0.0235
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6819
L1D_cache:
	L1D_cache_core[0]: Access = 137, Miss = 100, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 139, Miss = 120, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 157, Miss = 115, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[3]: Access = 166, Miss = 131, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[4]: Access = 166, Miss = 129, Miss_rate = 0.777, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 173, Miss = 116, Miss_rate = 0.671, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 170, Miss = 147, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 146, Miss = 125, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 102, Miss = 96, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 126, Miss = 78, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 132, Miss = 117, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[11]: Access = 87, Miss = 62, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 102, Miss = 94, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[13]: Access = 104, Miss = 98, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[14]: Access = 198, Miss = 139, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2105
	L1D_total_cache_misses = 1667
	L1D_total_cache_miss_rate = 0.7919
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 11
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 30528
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 581
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30511
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 53
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1086
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 770541
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 18553
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6819
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
33457, 1800, 1800, 1800, 1800, 1800, 1800, 1800, 1600, 1600, 1600, 1600, 1600, 1600, 1600, 1600, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 
gpgpu_n_tot_thrd_icount = 47499648
gpgpu_n_tot_w_icount = 1484364
gpgpu_n_stall_shd_mem = 494222
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 64143
gpgpu_n_mem_write_global = 23345
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1032448
gpgpu_n_store_insn = 373520
gpgpu_n_shmem_insn = 12333165
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 961056
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 236124
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 258098
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:563591	W0_Idle:5172189	W0_Scoreboard:3110514	W1:4901	W2:4589	W3:4277	W4:3965	W5:3653	W6:3341	W7:3029	W8:2717	W9:2405	W10:2093	W11:1781	W12:1469	W13:1157	W14:845	W15:481	W16:460695	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:982966
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 513144 {8:64143,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1680840 {72:23345,}
traffic_breakdown_coretomem[INST_ACC_R] = 36968 {8:4621,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4655480 {72:63562,136:581,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 186760 {8:23345,}
traffic_breakdown_memtocore[INST_ACC_R] = 628456 {136:4621,}
maxmrqlatency = 190 
maxdqlatency = 0 
maxmflatency = 1002 
averagemflatency = 258 
max_icnt2mem_latency = 1037 
max_icnt2sh_latency = 778471 
mrq_lat_table:1771 	78 	36 	80 	38 	33 	45 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	56912 	21602 	8989 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	46648 	12789 	9662 	5838 	5614 	10449 	1123 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	19376 	31548 	12815 	419 	0 	0 	0 	0 	0 	0 	0 	15 	430 	3650 	6707 	9770 	2773 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	556 	70 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626     25733         0         0      1444      3430      8754      3990      9717      4091      9738      6778      9780      8269      9762     10428 
dram[1]:      2345     26474         0         0      2920      3400      4068      4001      4450      4093      7129      6754      8231      8647      9790     10496 
dram[2]:      4686     27218         0         0      2968       853      3992      9342      4093      9730      6782      9774      8271      9756     10430      9744 
dram[3]:      7006      6717         0         0      2926      2609      4003      4070      4095      4560      6756      7131      8649      8252     10498      9848 
dram[4]:      7637      8408         0         0      1762      2657      9047      3994      9723      4164      9768      6784      9786      8290      9750     10454 
dram[5]:      8346     11002         0         0      3388      2615      4066      4005      4448      4097      7127      6758      8227      8666      9786     10510 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        8779      7884     12285      9552     17934     11474     16074     11054     11568     10941      8130     10654
dram[1]:          0         0    none      none        8277      7695      9638      9884     11292     10765     13530     10717     13983      9312     11147      7657
dram[2]:          0         0    none      none        7988      8934      9405     12238     10741     17738     11056     16004     10616     11883     10593      8693
dram[3]:          0         0    none      none        7950      8916      9444      9813     10895     10863     10961     12790      9526     13213      7751     10625
dram[4]:          0         0    none      none        7908      9096     11717      9483     17173     11054     14718     10507     10226     10715      7834     10576
dram[5]:          0         0    none      none        8258      8774      9272     10001     11123     11051     13201     10807     13970      9314     11093      7837
maximum mf latency per bank:
dram[0]:        285         0         0         0       770       547       996       715      1002       714       984       738       820       758       681       807
dram[1]:          0         0         0         0       514       580       737       779       803       746       858       575       866       399       839       320
dram[2]:          0         0         0         0       553       812       636       974       665       987       681       950       671       773       732       707
dram[3]:          0         0         0         0       541       622       639       741       654       738       733       803       468       813       330       789
dram[4]:          0         0         0         0       670       649       980       728       984       752       896       633       752       663       626       659
dram[5]:          0         0         0         0       547       639       730       721       766       737       810       586       837       399       794       367
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=778472 n_nop=777752 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.001804
n_activity=4651 dram_eff=0.3019
bk0: 14a 778382i bk1: 8a 778439i bk2: 0a 778470i bk3: 0a 778471i bk4: 20a 778419i bk5: 20a 778419i bk6: 64a 778312i bk7: 64a 778200i bk8: 64a 778312i bk9: 64a 778295i bk10: 64a 778332i bk11: 64a 778312i bk12: 64a 778331i bk13: 64a 778316i bk14: 64a 778305i bk15: 64a 778319i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000983979
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=778472 n_nop=777758 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001798
n_activity=3863 dram_eff=0.3624
bk0: 12a 778431i bk1: 8a 778440i bk2: 0a 778469i bk3: 0a 778471i bk4: 20a 778418i bk5: 20a 778422i bk6: 64a 778270i bk7: 64a 778105i bk8: 64a 778323i bk9: 64a 778269i bk10: 64a 778315i bk11: 64a 778280i bk12: 64a 778316i bk13: 64a 778299i bk14: 64a 778312i bk15: 64a 778302i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00369699
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=778472 n_nop=777754 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.001809
n_activity=4518 dram_eff=0.3116
bk0: 12a 778433i bk1: 8a 778441i bk2: 0a 778468i bk3: 0a 778469i bk4: 20a 778415i bk5: 24a 778412i bk6: 64a 778304i bk7: 64a 778223i bk8: 64a 778323i bk9: 64a 778306i bk10: 64a 778312i bk11: 64a 778328i bk12: 64a 778328i bk13: 64a 778316i bk14: 64a 778325i bk15: 64a 778304i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00114198
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=778472 n_nop=777758 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001798
n_activity=3938 dram_eff=0.3555
bk0: 8a 778439i bk1: 8a 778441i bk2: 0a 778471i bk3: 0a 778472i bk4: 20a 778422i bk5: 24a 778416i bk6: 64a 778255i bk7: 64a 778153i bk8: 64a 778303i bk9: 64a 778282i bk10: 64a 778310i bk11: 64a 778300i bk12: 64a 778315i bk13: 64a 778290i bk14: 64a 778313i bk15: 64a 778304i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00384728
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=778472 n_nop=777758 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001798
n_activity=4515 dram_eff=0.3101
bk0: 8a 778442i bk1: 8a 778441i bk2: 0a 778468i bk3: 0a 778471i bk4: 20a 778420i bk5: 24a 778408i bk6: 64a 778316i bk7: 64a 778218i bk8: 64a 778312i bk9: 64a 778330i bk10: 64a 778332i bk11: 64a 778310i bk12: 64a 778329i bk13: 64a 778308i bk14: 64a 778303i bk15: 64a 778317i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000825977
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=778472 n_nop=777758 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001798
n_activity=3937 dram_eff=0.3556
bk0: 8a 778441i bk1: 8a 778442i bk2: 0a 778470i bk3: 0a 778472i bk4: 20a 778419i bk5: 24a 778410i bk6: 64a 778276i bk7: 64a 778111i bk8: 64a 778321i bk9: 64a 778293i bk10: 64a 778321i bk11: 64a 778289i bk12: 64a 778319i bk13: 64a 778307i bk14: 64a 778302i bk15: 64a 778296i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00370726

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6715, Miss = 177, Miss_rate = 0.026, Pending_hits = 37, Reservation_fails = 266
L2_cache_bank[1]: Access = 8154, Miss = 174, Miss_rate = 0.021, Pending_hits = 55, Reservation_fails = 95
L2_cache_bank[2]: Access = 7724, Miss = 176, Miss_rate = 0.023, Pending_hits = 56, Reservation_fails = 97
L2_cache_bank[3]: Access = 8005, Miss = 174, Miss_rate = 0.022, Pending_hits = 45, Reservation_fails = 190
L2_cache_bank[4]: Access = 8396, Miss = 176, Miss_rate = 0.021, Pending_hits = 55, Reservation_fails = 56
L2_cache_bank[5]: Access = 6727, Miss = 176, Miss_rate = 0.026, Pending_hits = 37, Reservation_fails = 190
L2_cache_bank[6]: Access = 7989, Miss = 174, Miss_rate = 0.022, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[7]: Access = 7758, Miss = 176, Miss_rate = 0.023, Pending_hits = 73, Reservation_fails = 190
L2_cache_bank[8]: Access = 6458, Miss = 174, Miss_rate = 0.027, Pending_hits = 31, Reservation_fails = 32
L2_cache_bank[9]: Access = 8436, Miss = 176, Miss_rate = 0.021, Pending_hits = 60, Reservation_fails = 190
L2_cache_bank[10]: Access = 7482, Miss = 174, Miss_rate = 0.023, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[11]: Access = 8280, Miss = 176, Miss_rate = 0.021, Pending_hits = 44, Reservation_fails = 190
L2_total_cache_accesses = 92124
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0228
L2_total_cache_pending_hits = 579
L2_total_cache_reservation_fails = 1496
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 61569
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 526
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23345
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4514
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1496
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=240086
icnt_total_pkts_simt_to_mem=138814
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.35417
	minimum = 6
	maximum = 10
Network latency average = 7.35417
	minimum = 6
	maximum = 10
Slowest packet = 184153
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 378674
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000154334
	minimum = 0 (at node 0)
	maximum = 0.00208351 (at node 5)
Accepted packet rate average = 0.000154334
	minimum = 0 (at node 0)
	maximum = 0.00208351 (at node 5)
Injected flit rate average = 0.000363329
	minimum = 0 (at node 0)
	maximum = 0.00338571 (at node 5)
Accepted flit rate average= 0.000363329
	minimum = 0 (at node 0)
	maximum = 0.00642417 (at node 5)
Injected packet length average = 2.35417
Accepted packet length average = 2.35417
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.919 (37 samples)
	minimum = 6 (37 samples)
	maximum = 176.838 (37 samples)
Network latency average = 13.8581 (37 samples)
	minimum = 6 (37 samples)
	maximum = 120.432 (37 samples)
Flit latency average = 10.5259 (37 samples)
	minimum = 6 (37 samples)
	maximum = 118.919 (37 samples)
Fragmentation average = 0.00620482 (37 samples)
	minimum = 0 (37 samples)
	maximum = 32.5405 (37 samples)
Injected packet rate average = 0.0225568 (37 samples)
	minimum = 0.0072271 (37 samples)
	maximum = 0.043899 (37 samples)
Accepted packet rate average = 0.0225568 (37 samples)
	minimum = 0.0072271 (37 samples)
	maximum = 0.043899 (37 samples)
Injected flit rate average = 0.0457053 (37 samples)
	minimum = 0.0108863 (37 samples)
	maximum = 0.118553 (37 samples)
Accepted flit rate average = 0.0457053 (37 samples)
	minimum = 0.0130814 (37 samples)
	maximum = 0.0735875 (37 samples)
Injected packet size average = 2.02623 (37 samples)
Accepted packet size average = 2.02623 (37 samples)
Hops average = 1 (37 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 51 sec (531 sec)
gpgpu_simulation_rate = 73332 (inst/sec)
gpgpu_simulation_rate = 1466 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401cc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (3,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,778472)
GPGPU-Sim uArch: Shader 7 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,778472)
GPGPU-Sim uArch: Shader 8 bind to kernel 38 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,778472)
GPGPU-Sim uArch: cycles simulated: 779472  inst.: 38941642 (ipc= 2.1) sim_rate=73198 (inst/sec) elapsed = 0:0:08:52 / Wed Jan 30 01:42:19 2019
GPGPU-Sim uArch: cycles simulated: 782472  inst.: 38945050 (ipc= 1.4) sim_rate=73067 (inst/sec) elapsed = 0:0:08:53 / Wed Jan 30 01:42:20 2019
GPGPU-Sim uArch: cycles simulated: 785972  inst.: 38949274 (ipc= 1.3) sim_rate=72938 (inst/sec) elapsed = 0:0:08:54 / Wed Jan 30 01:42:21 2019
GPGPU-Sim uArch: cycles simulated: 788972  inst.: 38952698 (ipc= 1.2) sim_rate=72808 (inst/sec) elapsed = 0:0:08:55 / Wed Jan 30 01:42:22 2019
GPGPU-Sim PTX: 39100000 instructions simulated : ctaid=(2,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 791972  inst.: 38981354 (ipc= 3.1) sim_rate=72726 (inst/sec) elapsed = 0:0:08:56 / Wed Jan 30 01:42:23 2019
GPGPU-Sim uArch: cycles simulated: 794972  inst.: 39011290 (ipc= 4.3) sim_rate=72646 (inst/sec) elapsed = 0:0:08:57 / Wed Jan 30 01:42:24 2019
GPGPU-Sim uArch: cycles simulated: 797972  inst.: 39036906 (ipc= 5.0) sim_rate=72559 (inst/sec) elapsed = 0:0:08:58 / Wed Jan 30 01:42:25 2019
GPGPU-Sim uArch: cycles simulated: 800972  inst.: 39060794 (ipc= 5.4) sim_rate=72469 (inst/sec) elapsed = 0:0:08:59 / Wed Jan 30 01:42:26 2019
GPGPU-Sim PTX: 39200000 instructions simulated : ctaid=(2,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 803972  inst.: 39085194 (ipc= 5.7) sim_rate=72379 (inst/sec) elapsed = 0:0:09:00 / Wed Jan 30 01:42:27 2019
GPGPU-Sim uArch: cycles simulated: 806972  inst.: 39110490 (ipc= 6.0) sim_rate=72292 (inst/sec) elapsed = 0:0:09:01 / Wed Jan 30 01:42:28 2019
GPGPU-Sim uArch: cycles simulated: 809972  inst.: 39125626 (ipc= 5.9) sim_rate=72187 (inst/sec) elapsed = 0:0:09:02 / Wed Jan 30 01:42:29 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (32434,778472), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 38 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (32442,778472), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 38 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (32448,778472), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 38 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 8.
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 38 
gpu_sim_cycle = 32449
gpu_sim_insn = 189888
gpu_ipc =       5.8519
gpu_tot_sim_cycle = 810921
gpu_tot_sim_insn = 39129466
gpu_tot_ipc =      48.2531
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 85097
gpu_stall_icnt2sh    = 139599
gpu_total_sim_rate=72194

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 795868
	L1I_total_cache_misses = 18649
	L1I_total_cache_miss_rate = 0.0234
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6819
L1D_cache:
	L1D_cache_core[0]: Access = 137, Miss = 100, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 139, Miss = 120, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 157, Miss = 115, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[3]: Access = 166, Miss = 131, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[4]: Access = 166, Miss = 129, Miss_rate = 0.777, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 173, Miss = 116, Miss_rate = 0.671, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 170, Miss = 147, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 146, Miss = 125, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 102, Miss = 96, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 126, Miss = 78, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 132, Miss = 117, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[11]: Access = 87, Miss = 62, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 102, Miss = 94, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[13]: Access = 104, Miss = 98, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[14]: Access = 198, Miss = 139, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2105
	L1D_total_cache_misses = 1667
	L1D_total_cache_miss_rate = 0.7919
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 11
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 30555
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 581
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30538
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 53
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1086
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 777219
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 18649
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6819
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
33457, 1800, 1800, 1800, 1800, 1800, 1800, 1800, 1600, 1600, 1600, 1600, 1600, 1600, 1600, 1600, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 
gpgpu_n_tot_thrd_icount = 47883744
gpgpu_n_tot_w_icount = 1496367
gpgpu_n_stall_shd_mem = 500249
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 64287
gpgpu_n_mem_write_global = 23438
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1034752
gpgpu_n_store_insn = 375008
gpgpu_n_shmem_insn = 12375261
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 961536
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 242151
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 258098
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:563591	W0_Idle:5291162	W0_Scoreboard:3174216	W1:4901	W2:4589	W3:4277	W4:3965	W5:3653	W6:3341	W7:3029	W8:2717	W9:2405	W10:2093	W11:1781	W12:1469	W13:1157	W14:845	W15:481	W16:472641	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:983023
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 514296 {8:64287,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1687536 {72:23438,}
traffic_breakdown_coretomem[INST_ACC_R] = 37736 {8:4717,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4665848 {72:63706,136:581,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 187504 {8:23438,}
traffic_breakdown_memtocore[INST_ACC_R] = 641512 {136:4717,}
maxmrqlatency = 190 
maxdqlatency = 0 
maxmflatency = 1002 
averagemflatency = 258 
max_icnt2mem_latency = 1037 
max_icnt2sh_latency = 810920 
mrq_lat_table:1771 	78 	36 	80 	38 	33 	45 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	57149 	21602 	8989 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	46981 	12789 	9662 	5838 	5614 	10449 	1123 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	19520 	31548 	12815 	419 	0 	0 	0 	0 	0 	0 	0 	15 	430 	3650 	6707 	9770 	2866 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	581 	70 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626     25733         0         0      1444      3430      8754      3990      9717      4091      9738      6778      9780      8269      9762     10428 
dram[1]:      2345     26474         0         0      2920      3400      4068      4001      4450      4093      7129      6754      8231      8647      9790     10496 
dram[2]:      4686     27218         0         0      2968       853      3992      9342      4093      9730      6782      9774      8271      9756     10430      9744 
dram[3]:      7006      6717         0         0      2926      2609      4003      4070      4095      4560      6756      7131      8649      8252     10498      9848 
dram[4]:      7637      8408         0         0      1762      2657      9047      3994      9723      4164      9768      6784      9786      8290      9750     10454 
dram[5]:      8346     11002         0         0      3388      2615      4066      4005      4448      4097      7127      6758      8227      8666      9786     10510 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        8779      7884     12285      9552     17934     11474     16074     11054     11568     10941      8130     10654
dram[1]:          0         0    none      none        8277      7695      9638      9884     11292     10765     13530     10717     13983      9509     11147      7797
dram[2]:          0         0    none      none        7988      8934      9405     12238     10741     17738     11056     16004     10616     11883     10593      8693
dram[3]:          0         0    none      none        7950      8916      9444      9813     10895     10863     10961     12790      9723     13213      7891     10625
dram[4]:          0         0    none      none        7908      9096     11717      9483     17173     11054     14718     10507     10226     10715      7834     10576
dram[5]:          0         0    none      none        8258      8774      9272     10001     11123     11051     13201     10807     13970      9538     11093      7977
maximum mf latency per bank:
dram[0]:        285         0         0         0       770       547       996       715      1002       714       984       738       820       758       681       807
dram[1]:          0         0         0         0       514       580       737       779       803       746       858       575       866       399       839       320
dram[2]:          0         0         0         0       553       812       636       974       665       987       681       950       671       773       732       707
dram[3]:          0         0         0         0       541       622       639       741       654       738       733       803       468       813       330       789
dram[4]:          0         0         0         0       670       649       980       728       984       752       896       633       752       663       626       659
dram[5]:          0         0         0         0       547       639       730       721       766       737       810       586       837       399       794       367
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=810921 n_nop=810201 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.001731
n_activity=4651 dram_eff=0.3019
bk0: 14a 810831i bk1: 8a 810888i bk2: 0a 810919i bk3: 0a 810920i bk4: 20a 810868i bk5: 20a 810868i bk6: 64a 810761i bk7: 64a 810649i bk8: 64a 810761i bk9: 64a 810744i bk10: 64a 810781i bk11: 64a 810761i bk12: 64a 810780i bk13: 64a 810765i bk14: 64a 810754i bk15: 64a 810768i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000944605
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=810921 n_nop=810207 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001726
n_activity=3863 dram_eff=0.3624
bk0: 12a 810880i bk1: 8a 810889i bk2: 0a 810918i bk3: 0a 810920i bk4: 20a 810867i bk5: 20a 810871i bk6: 64a 810719i bk7: 64a 810554i bk8: 64a 810772i bk9: 64a 810718i bk10: 64a 810764i bk11: 64a 810729i bk12: 64a 810765i bk13: 64a 810748i bk14: 64a 810761i bk15: 64a 810751i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00354905
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=810921 n_nop=810203 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.001736
n_activity=4518 dram_eff=0.3116
bk0: 12a 810882i bk1: 8a 810890i bk2: 0a 810917i bk3: 0a 810918i bk4: 20a 810864i bk5: 24a 810861i bk6: 64a 810753i bk7: 64a 810672i bk8: 64a 810772i bk9: 64a 810755i bk10: 64a 810761i bk11: 64a 810777i bk12: 64a 810777i bk13: 64a 810765i bk14: 64a 810774i bk15: 64a 810753i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00109628
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=810921 n_nop=810207 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001726
n_activity=3938 dram_eff=0.3555
bk0: 8a 810888i bk1: 8a 810890i bk2: 0a 810920i bk3: 0a 810921i bk4: 20a 810871i bk5: 24a 810865i bk6: 64a 810704i bk7: 64a 810602i bk8: 64a 810752i bk9: 64a 810731i bk10: 64a 810759i bk11: 64a 810749i bk12: 64a 810764i bk13: 64a 810739i bk14: 64a 810762i bk15: 64a 810753i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00369333
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=810921 n_nop=810207 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001726
n_activity=4515 dram_eff=0.3101
bk0: 8a 810891i bk1: 8a 810890i bk2: 0a 810917i bk3: 0a 810920i bk4: 20a 810869i bk5: 24a 810857i bk6: 64a 810765i bk7: 64a 810667i bk8: 64a 810761i bk9: 64a 810779i bk10: 64a 810781i bk11: 64a 810759i bk12: 64a 810778i bk13: 64a 810757i bk14: 64a 810752i bk15: 64a 810766i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000792926
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=810921 n_nop=810207 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001726
n_activity=3937 dram_eff=0.3556
bk0: 8a 810890i bk1: 8a 810891i bk2: 0a 810919i bk3: 0a 810921i bk4: 20a 810868i bk5: 24a 810859i bk6: 64a 810725i bk7: 64a 810560i bk8: 64a 810770i bk9: 64a 810742i bk10: 64a 810770i bk11: 64a 810738i bk12: 64a 810768i bk13: 64a 810756i bk14: 64a 810751i bk15: 64a 810745i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00355892

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6721, Miss = 177, Miss_rate = 0.026, Pending_hits = 37, Reservation_fails = 266
L2_cache_bank[1]: Access = 8160, Miss = 174, Miss_rate = 0.021, Pending_hits = 55, Reservation_fails = 95
L2_cache_bank[2]: Access = 7730, Miss = 176, Miss_rate = 0.023, Pending_hits = 56, Reservation_fails = 97
L2_cache_bank[3]: Access = 8088, Miss = 174, Miss_rate = 0.022, Pending_hits = 45, Reservation_fails = 190
L2_cache_bank[4]: Access = 8402, Miss = 176, Miss_rate = 0.021, Pending_hits = 55, Reservation_fails = 56
L2_cache_bank[5]: Access = 6739, Miss = 176, Miss_rate = 0.026, Pending_hits = 37, Reservation_fails = 190
L2_cache_bank[6]: Access = 8072, Miss = 174, Miss_rate = 0.022, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[7]: Access = 7770, Miss = 176, Miss_rate = 0.023, Pending_hits = 73, Reservation_fails = 190
L2_cache_bank[8]: Access = 6464, Miss = 174, Miss_rate = 0.027, Pending_hits = 31, Reservation_fails = 32
L2_cache_bank[9]: Access = 8448, Miss = 176, Miss_rate = 0.021, Pending_hits = 60, Reservation_fails = 190
L2_cache_bank[10]: Access = 7488, Miss = 174, Miss_rate = 0.023, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[11]: Access = 8375, Miss = 176, Miss_rate = 0.021, Pending_hits = 44, Reservation_fails = 190
L2_total_cache_accesses = 92457
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0227
L2_total_cache_pending_hits = 579
L2_total_cache_reservation_fails = 1496
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 61713
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 526
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23438
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4610
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1496
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=241091
icnt_total_pkts_simt_to_mem=139333
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.36036
	minimum = 6
	maximum = 14
Network latency average = 7.35135
	minimum = 6
	maximum = 12
Slowest packet = 184252
Flit latency average = 6.06955
	minimum = 6
	maximum = 10
Slowest flit = 378902
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000760167
	minimum = 0 (at node 0)
	maximum = 0.00342075 (at node 6)
Accepted packet rate average = 0.000760167
	minimum = 0 (at node 0)
	maximum = 0.00342075 (at node 6)
Injected flit rate average = 0.00173948
	minimum = 0 (at node 0)
	maximum = 0.00761194 (at node 26)
Accepted flit rate average= 0.00173948
	minimum = 0 (at node 0)
	maximum = 0.0103239 (at node 6)
Injected packet length average = 2.28829
Accepted packet length average = 2.28829
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.6149 (38 samples)
	minimum = 6 (38 samples)
	maximum = 172.553 (38 samples)
Network latency average = 13.6868 (38 samples)
	minimum = 6 (38 samples)
	maximum = 117.579 (38 samples)
Flit latency average = 10.4087 (38 samples)
	minimum = 6 (38 samples)
	maximum = 116.053 (38 samples)
Fragmentation average = 0.00604154 (38 samples)
	minimum = 0 (38 samples)
	maximum = 31.6842 (38 samples)
Injected packet rate average = 0.0219832 (38 samples)
	minimum = 0.00703691 (38 samples)
	maximum = 0.0428338 (38 samples)
Accepted packet rate average = 0.0219832 (38 samples)
	minimum = 0.00703691 (38 samples)
	maximum = 0.0428338 (38 samples)
Injected flit rate average = 0.0445483 (38 samples)
	minimum = 0.0105998 (38 samples)
	maximum = 0.115634 (38 samples)
Accepted flit rate average = 0.0445483 (38 samples)
	minimum = 0.0127372 (38 samples)
	maximum = 0.0719227 (38 samples)
Injected packet size average = 2.02647 (38 samples)
Accepted packet size average = 2.02647 (38 samples)
Hops average = 1 (38 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 2 sec (542 sec)
gpgpu_simulation_rate = 72194 (inst/sec)
gpgpu_simulation_rate = 1496 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401c40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (3,3,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,810921)
GPGPU-Sim uArch: Shader 10 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,810921)
GPGPU-Sim uArch: Shader 11 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,810921)
GPGPU-Sim uArch: Shader 12 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,810921)
GPGPU-Sim uArch: Shader 13 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,810921)
GPGPU-Sim uArch: Shader 14 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,810921)
GPGPU-Sim uArch: Shader 0 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,810921)
GPGPU-Sim uArch: Shader 1 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,810921)
GPGPU-Sim uArch: Shader 2 bind to kernel 39 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,810921)
GPGPU-Sim PTX: 39300000 instructions simulated : ctaid=(2,2,0) tid=(3,12,0)
GPGPU-Sim PTX: 39400000 instructions simulated : ctaid=(2,1,0) tid=(3,12,0)
GPGPU-Sim uArch: cycles simulated: 811921  inst.: 39308058 (ipc=178.6) sim_rate=72390 (inst/sec) elapsed = 0:0:09:03 / Wed Jan 30 01:42:30 2019
GPGPU-Sim uArch: cycles simulated: 812421  inst.: 39359866 (ipc=153.6) sim_rate=72352 (inst/sec) elapsed = 0:0:09:04 / Wed Jan 30 01:42:31 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1517,810921), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 39 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1533,810921), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 39 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1533,810921), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 39 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1541,810921), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 39 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1545,810921), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 39 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1558,810921), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 39 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1562,810921), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 39 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1573,810921), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 39 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1581,810921), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 39 '_Z12lud_internalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 1.
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 39 
gpu_sim_cycle = 1582
gpu_sim_insn = 230400
gpu_ipc =     145.6384
gpu_tot_sim_cycle = 812503
gpu_tot_sim_insn = 39359866
gpu_tot_ipc =      48.4427
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 85232
gpu_stall_icnt2sh    = 140539
gpu_total_sim_rate=72352

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 799468
	L1I_total_cache_misses = 18649
	L1I_total_cache_miss_rate = 0.0233
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6819
L1D_cache:
	L1D_cache_core[0]: Access = 137, Miss = 100, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 139, Miss = 120, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 157, Miss = 115, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[3]: Access = 166, Miss = 131, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[4]: Access = 166, Miss = 129, Miss_rate = 0.777, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 173, Miss = 116, Miss_rate = 0.671, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 170, Miss = 147, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 146, Miss = 125, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 102, Miss = 96, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 126, Miss = 78, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 132, Miss = 117, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[11]: Access = 87, Miss = 62, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 102, Miss = 94, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[13]: Access = 104, Miss = 98, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[14]: Access = 198, Miss = 139, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2105
	L1D_total_cache_misses = 1667
	L1D_total_cache_miss_rate = 0.7919
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 11
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 30771
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 581
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30754
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 53
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1086
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 780819
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 18649
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6819
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
33557, 1900, 1900, 1900, 1900, 1900, 1900, 1900, 1600, 1600, 1600, 1600, 1600, 1600, 1600, 1600, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 
gpgpu_n_tot_thrd_icount = 48114144
gpgpu_n_tot_w_icount = 1503567
gpgpu_n_stall_shd_mem = 500537
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 64719
gpgpu_n_mem_write_global = 23582
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1041664
gpgpu_n_store_insn = 377312
gpgpu_n_shmem_insn = 12453597
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 968448
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 242151
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 258386
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:565162	W0_Idle:5295507	W0_Scoreboard:3189016	W1:4901	W2:4589	W3:4277	W4:3965	W5:3653	W6:3341	W7:3029	W8:2717	W9:2405	W10:2093	W11:1781	W12:1469	W13:1157	W14:845	W15:481	W16:472641	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:990223
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 517752 {8:64719,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1697904 {72:23582,}
traffic_breakdown_coretomem[INST_ACC_R] = 37736 {8:4717,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4696952 {72:64138,136:581,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 188656 {8:23582,}
traffic_breakdown_memtocore[INST_ACC_R] = 641512 {136:4717,}
maxmrqlatency = 190 
maxdqlatency = 0 
maxmflatency = 1002 
averagemflatency = 258 
max_icnt2mem_latency = 1037 
max_icnt2sh_latency = 812502 
mrq_lat_table:1771 	78 	36 	80 	38 	33 	45 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	57678 	21649 	8989 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	47303 	12914 	9765 	5864 	5614 	10449 	1123 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	19579 	31904 	12832 	419 	0 	0 	0 	0 	0 	0 	0 	15 	430 	3650 	6707 	9770 	3010 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	585 	70 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626     25733         0         0      1444      3430      8754      3990      9717      4091      9738      6778      9780      8269      9762     10428 
dram[1]:      2345     26474         0         0      2920      3400      4068      4001      4450      4093      7129      6754      8231      8647      9790     10496 
dram[2]:      4686     27218         0         0      2968       853      3992      9342      4093      9730      6782      9774      8271      9756     10430      9744 
dram[3]:      7006      6717         0         0      2926      2609      4003      4070      4095      4560      6756      7131      8649      8252     10498      9848 
dram[4]:      7637      8408         0         0      1762      2657      9047      3994      9723      4164      9768      6784      9786      8290      9750     10454 
dram[5]:      8346     11002         0         0      3388      2615      4066      4005      4448      4097      7127      6758      8227      8666      9786     10510 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        8779      7884     12285      9552     17934     11474     16074     11054     11568     10941      8130     10654
dram[1]:          0         0    none      none        8277      7695      9638      9884     11292     10765     13530     10717     13983      9826     11147      8510
dram[2]:          0         0    none      none        7988      8934      9405     12238     10741     17738     11056     16004     10616     11883     10593      8693
dram[3]:          0         0    none      none        7950      8916      9444      9813     10895     10863     10961     12790     10025     13213      8619     10625
dram[4]:          0         0    none      none        7908      9096     11717      9483     17173     11054     14718     10507     10226     10715      7834     10576
dram[5]:          0         0    none      none        8258      8774      9272     10001     11123     11051     13201     10807     13970      9938     11093      8732
maximum mf latency per bank:
dram[0]:        285         0         0         0       770       547       996       715      1002       714       984       738       820       758       681       807
dram[1]:          0         0         0         0       514       580       737       779       803       746       858       575       866       399       839       320
dram[2]:          0         0         0         0       553       812       636       974       665       987       681       950       671       773       732       707
dram[3]:          0         0         0         0       541       622       639       741       654       738       733       803       468       813       330       789
dram[4]:          0         0         0         0       670       649       980       728       984       752       896       633       752       663       626       659
dram[5]:          0         0         0         0       547       639       730       721       766       737       810       586       837       399       794       367
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=812503 n_nop=811783 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.001728
n_activity=4651 dram_eff=0.3019
bk0: 14a 812413i bk1: 8a 812470i bk2: 0a 812501i bk3: 0a 812502i bk4: 20a 812450i bk5: 20a 812450i bk6: 64a 812343i bk7: 64a 812231i bk8: 64a 812343i bk9: 64a 812326i bk10: 64a 812363i bk11: 64a 812343i bk12: 64a 812362i bk13: 64a 812347i bk14: 64a 812336i bk15: 64a 812350i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000942766
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=812503 n_nop=811789 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001723
n_activity=3863 dram_eff=0.3624
bk0: 12a 812462i bk1: 8a 812471i bk2: 0a 812500i bk3: 0a 812502i bk4: 20a 812449i bk5: 20a 812453i bk6: 64a 812301i bk7: 64a 812136i bk8: 64a 812354i bk9: 64a 812300i bk10: 64a 812346i bk11: 64a 812311i bk12: 64a 812347i bk13: 64a 812330i bk14: 64a 812343i bk15: 64a 812333i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00354214
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=812503 n_nop=811785 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.001733
n_activity=4518 dram_eff=0.3116
bk0: 12a 812464i bk1: 8a 812472i bk2: 0a 812499i bk3: 0a 812500i bk4: 20a 812446i bk5: 24a 812443i bk6: 64a 812335i bk7: 64a 812254i bk8: 64a 812354i bk9: 64a 812337i bk10: 64a 812343i bk11: 64a 812359i bk12: 64a 812359i bk13: 64a 812347i bk14: 64a 812356i bk15: 64a 812335i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00109415
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=812503 n_nop=811789 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001723
n_activity=3938 dram_eff=0.3555
bk0: 8a 812470i bk1: 8a 812472i bk2: 0a 812502i bk3: 0a 812503i bk4: 20a 812453i bk5: 24a 812447i bk6: 64a 812286i bk7: 64a 812184i bk8: 64a 812334i bk9: 64a 812313i bk10: 64a 812341i bk11: 64a 812331i bk12: 64a 812346i bk13: 64a 812321i bk14: 64a 812344i bk15: 64a 812335i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00368614
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=812503 n_nop=811789 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001723
n_activity=4515 dram_eff=0.3101
bk0: 8a 812473i bk1: 8a 812472i bk2: 0a 812499i bk3: 0a 812502i bk4: 20a 812451i bk5: 24a 812439i bk6: 64a 812347i bk7: 64a 812249i bk8: 64a 812343i bk9: 64a 812361i bk10: 64a 812363i bk11: 64a 812341i bk12: 64a 812360i bk13: 64a 812339i bk14: 64a 812334i bk15: 64a 812348i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000791382
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=812503 n_nop=811789 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001723
n_activity=3937 dram_eff=0.3556
bk0: 8a 812472i bk1: 8a 812473i bk2: 0a 812501i bk3: 0a 812503i bk4: 20a 812450i bk5: 24a 812441i bk6: 64a 812307i bk7: 64a 812142i bk8: 64a 812352i bk9: 64a 812324i bk10: 64a 812352i bk11: 64a 812320i bk12: 64a 812350i bk13: 64a 812338i bk14: 64a 812333i bk15: 64a 812327i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00355199

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6721, Miss = 177, Miss_rate = 0.026, Pending_hits = 37, Reservation_fails = 266
L2_cache_bank[1]: Access = 8160, Miss = 174, Miss_rate = 0.021, Pending_hits = 55, Reservation_fails = 95
L2_cache_bank[2]: Access = 7730, Miss = 176, Miss_rate = 0.023, Pending_hits = 56, Reservation_fails = 97
L2_cache_bank[3]: Access = 8277, Miss = 174, Miss_rate = 0.021, Pending_hits = 45, Reservation_fails = 190
L2_cache_bank[4]: Access = 8402, Miss = 176, Miss_rate = 0.021, Pending_hits = 55, Reservation_fails = 56
L2_cache_bank[5]: Access = 6739, Miss = 176, Miss_rate = 0.026, Pending_hits = 37, Reservation_fails = 190
L2_cache_bank[6]: Access = 8261, Miss = 174, Miss_rate = 0.021, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[7]: Access = 7770, Miss = 176, Miss_rate = 0.023, Pending_hits = 73, Reservation_fails = 190
L2_cache_bank[8]: Access = 6464, Miss = 174, Miss_rate = 0.027, Pending_hits = 31, Reservation_fails = 32
L2_cache_bank[9]: Access = 8448, Miss = 176, Miss_rate = 0.021, Pending_hits = 60, Reservation_fails = 190
L2_cache_bank[10]: Access = 7488, Miss = 174, Miss_rate = 0.023, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[11]: Access = 8573, Miss = 176, Miss_rate = 0.021, Pending_hits = 44, Reservation_fails = 190
L2_total_cache_accesses = 93033
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0226
L2_total_cache_pending_hits = 579
L2_total_cache_reservation_fails = 1496
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 62145
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 526
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23582
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4610
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1496
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=242531
icnt_total_pkts_simt_to_mem=140197
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.599
	minimum = 6
	maximum = 86
Network latency average = 15.1849
	minimum = 6
	maximum = 69
Slowest packet = 184983
Flit latency average = 13.3841
	minimum = 6
	maximum = 69
Slowest flit = 380523
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0269701
	minimum = 0 (at node 3)
	maximum = 0.125158 (at node 26)
Accepted packet rate average = 0.0269701
	minimum = 0 (at node 3)
	maximum = 0.125158 (at node 26)
Injected flit rate average = 0.0539402
	minimum = 0 (at node 3)
	maximum = 0.314791 (at node 26)
Accepted flit rate average= 0.0539402
	minimum = 0 (at node 3)
	maximum = 0.185841 (at node 26)
Injected packet length average = 2
Accepted packet length average = 2
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.6145 (39 samples)
	minimum = 6 (39 samples)
	maximum = 170.333 (39 samples)
Network latency average = 13.7252 (39 samples)
	minimum = 6 (39 samples)
	maximum = 116.333 (39 samples)
Flit latency average = 10.485 (39 samples)
	minimum = 6 (39 samples)
	maximum = 114.846 (39 samples)
Fragmentation average = 0.00588663 (39 samples)
	minimum = 0 (39 samples)
	maximum = 30.8718 (39 samples)
Injected packet rate average = 0.0221111 (39 samples)
	minimum = 0.00685647 (39 samples)
	maximum = 0.0449446 (39 samples)
Accepted packet rate average = 0.0221111 (39 samples)
	minimum = 0.00685647 (39 samples)
	maximum = 0.0449446 (39 samples)
Injected flit rate average = 0.0447891 (39 samples)
	minimum = 0.010328 (39 samples)
	maximum = 0.12074 (39 samples)
Accepted flit rate average = 0.0447891 (39 samples)
	minimum = 0.0124106 (39 samples)
	maximum = 0.0748436 (39 samples)
Injected packet size average = 2.02564 (39 samples)
Accepted packet size average = 2.02564 (39 samples)
Hops average = 1 (39 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 4 sec (544 sec)
gpgpu_simulation_rate = 72352 (inst/sec)
gpgpu_simulation_rate = 1493 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401d40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 40 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,812503)
GPGPU-Sim uArch: cycles simulated: 816503  inst.: 39361642 (ipc= 0.4) sim_rate=72223 (inst/sec) elapsed = 0:0:09:05 / Wed Jan 30 01:42:32 2019
GPGPU-Sim uArch: cycles simulated: 820503  inst.: 39370014 (ipc= 1.3) sim_rate=72106 (inst/sec) elapsed = 0:0:09:06 / Wed Jan 30 01:42:33 2019
GPGPU-Sim PTX: 39500000 instructions simulated : ctaid=(0,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 824503  inst.: 39376912 (ipc= 1.4) sim_rate=71987 (inst/sec) elapsed = 0:0:09:07 / Wed Jan 30 01:42:34 2019
GPGPU-Sim uArch: cycles simulated: 828503  inst.: 39381332 (ipc= 1.3) sim_rate=71863 (inst/sec) elapsed = 0:0:09:08 / Wed Jan 30 01:42:35 2019
GPGPU-Sim uArch: cycles simulated: 832503  inst.: 39384009 (ipc= 1.2) sim_rate=71737 (inst/sec) elapsed = 0:0:09:09 / Wed Jan 30 01:42:36 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (23037,812503), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 40 '_Z12lud_diagonalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 3.
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 40 
gpu_sim_cycle = 23038
gpu_sim_insn = 26018
gpu_ipc =       1.1294
gpu_tot_sim_cycle = 835541
gpu_tot_sim_insn = 39385884
gpu_tot_ipc =      47.1382
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 85232
gpu_stall_icnt2sh    = 140539
gpu_total_sim_rate=71741

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 801514
	L1I_total_cache_misses = 18666
	L1I_total_cache_miss_rate = 0.0233
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6819
L1D_cache:
	L1D_cache_core[0]: Access = 137, Miss = 100, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 139, Miss = 120, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 157, Miss = 115, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[3]: Access = 166, Miss = 131, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[4]: Access = 166, Miss = 129, Miss_rate = 0.777, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 173, Miss = 116, Miss_rate = 0.671, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 170, Miss = 147, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 146, Miss = 125, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 102, Miss = 96, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 126, Miss = 78, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 132, Miss = 117, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[11]: Access = 87, Miss = 62, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 102, Miss = 94, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[13]: Access = 104, Miss = 98, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[14]: Access = 198, Miss = 139, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2105
	L1D_total_cache_misses = 1667
	L1D_total_cache_miss_rate = 0.7919
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 11
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 30777
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 581
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30760
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 53
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1086
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 782848
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 18666
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6819
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
33557, 1900, 1900, 1900, 1900, 1900, 1900, 1900, 1600, 1600, 1600, 1600, 1600, 1600, 1600, 1600, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 
gpgpu_n_tot_thrd_icount = 48230944
gpgpu_n_tot_w_icount = 1507217
gpgpu_n_stall_shd_mem = 501083
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 64735
gpgpu_n_mem_write_global = 23597
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1041920
gpgpu_n_store_insn = 377552
gpgpu_n_shmem_insn = 12458398
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 968544
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 242697
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 258386
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:565162	W0_Idle:5323390	W0_Scoreboard:3203587	W1:5278	W2:4942	W3:4606	W4:4270	W5:3934	W6:3598	W7:3262	W8:2926	W9:2590	W10:2254	W11:1918	W12:1582	W13:1246	W14:910	W15:518	W16:473160	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:990223
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 517880 {8:64735,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1698984 {72:23597,}
traffic_breakdown_coretomem[INST_ACC_R] = 37872 {8:4734,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4698104 {72:64154,136:581,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 188776 {8:23597,}
traffic_breakdown_memtocore[INST_ACC_R] = 643824 {136:4734,}
maxmrqlatency = 190 
maxdqlatency = 0 
maxmflatency = 1002 
averagemflatency = 257 
max_icnt2mem_latency = 1037 
max_icnt2sh_latency = 835540 
mrq_lat_table:1771 	78 	36 	80 	38 	33 	45 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	57709 	21649 	8989 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	47351 	12914 	9765 	5864 	5614 	10449 	1123 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	19595 	31904 	12832 	419 	0 	0 	0 	0 	0 	0 	0 	15 	430 	3650 	6707 	9770 	3025 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	597 	70 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626     25733         0         0      1444      3430      8754      3990      9717      4091      9738      6778      9780      8269      9762     10428 
dram[1]:      2345     26474         0         0      2920      3400      4068      4001      4450      4093      7129      6754      8231      8647      9790     10496 
dram[2]:      4686     27218         0         0      2968       853      3992      9342      4093      9730      6782      9774      8271      9756     10430      9744 
dram[3]:      7006      6717         0         0      2926      2609      4003      4070      4095      4560      6756      7131      8649      8252     10498      9848 
dram[4]:      7637      8408         0         0      1762      2657      9047      3994      9723      4164      9768      6784      9786      8290      9750     10454 
dram[5]:      8346     11002         0         0      3388      2615      4066      4005      4448      4097      7127      6758      8227      8666      9786     10510 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        8779      7884     12285      9552     17934     11474     16074     11054     11568     10941      8130     10654
dram[1]:          0         0    none      none        8277      7695      9638      9884     11292     10765     13530     10717     13983      9826     11147      8553
dram[2]:          0         0    none      none        7988      8934      9405     12238     10741     17738     11056     16004     10616     11883     10593      8693
dram[3]:          0         0    none      none        7950      8916      9444      9813     10895     10863     10961     12790     10025     13213      8667     10625
dram[4]:          0         0    none      none        7908      9096     11717      9483     17173     11054     14718     10507     10226     10715      7834     10576
dram[5]:          0         0    none      none        8258      8774      9272     10001     11123     11051     13201     10807     13970      9938     11093      8776
maximum mf latency per bank:
dram[0]:        285         0         0         0       770       547       996       715      1002       714       984       738       820       758       681       807
dram[1]:          0         0         0         0       514       580       737       779       803       746       858       575       866       399       839       320
dram[2]:          0         0         0         0       553       812       636       974       665       987       681       950       671       773       732       707
dram[3]:          0         0         0         0       541       622       639       741       654       738       733       803       468       813       330       789
dram[4]:          0         0         0         0       670       649       980       728       984       752       896       633       752       663       626       659
dram[5]:          0         0         0         0       547       639       730       721       766       737       810       586       837       399       794       367
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=835541 n_nop=834821 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.00168
n_activity=4651 dram_eff=0.3019
bk0: 14a 835451i bk1: 8a 835508i bk2: 0a 835539i bk3: 0a 835540i bk4: 20a 835488i bk5: 20a 835488i bk6: 64a 835381i bk7: 64a 835269i bk8: 64a 835381i bk9: 64a 835364i bk10: 64a 835401i bk11: 64a 835381i bk12: 64a 835400i bk13: 64a 835385i bk14: 64a 835374i bk15: 64a 835388i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000916771
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=835541 n_nop=834827 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001676
n_activity=3863 dram_eff=0.3624
bk0: 12a 835500i bk1: 8a 835509i bk2: 0a 835538i bk3: 0a 835540i bk4: 20a 835487i bk5: 20a 835491i bk6: 64a 835339i bk7: 64a 835174i bk8: 64a 835392i bk9: 64a 835338i bk10: 64a 835384i bk11: 64a 835349i bk12: 64a 835385i bk13: 64a 835368i bk14: 64a 835381i bk15: 64a 835371i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00344447
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=835541 n_nop=834823 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.001685
n_activity=4518 dram_eff=0.3116
bk0: 12a 835502i bk1: 8a 835510i bk2: 0a 835537i bk3: 0a 835538i bk4: 20a 835484i bk5: 24a 835481i bk6: 64a 835373i bk7: 64a 835292i bk8: 64a 835392i bk9: 64a 835375i bk10: 64a 835381i bk11: 64a 835397i bk12: 64a 835397i bk13: 64a 835385i bk14: 64a 835394i bk15: 64a 835373i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00106398
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=835541 n_nop=834827 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001676
n_activity=3938 dram_eff=0.3555
bk0: 8a 835508i bk1: 8a 835510i bk2: 0a 835540i bk3: 0a 835541i bk4: 20a 835491i bk5: 24a 835485i bk6: 64a 835324i bk7: 64a 835222i bk8: 64a 835372i bk9: 64a 835351i bk10: 64a 835379i bk11: 64a 835369i bk12: 64a 835384i bk13: 64a 835359i bk14: 64a 835382i bk15: 64a 835373i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0035845
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=835541 n_nop=834827 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001676
n_activity=4515 dram_eff=0.3101
bk0: 8a 835511i bk1: 8a 835510i bk2: 0a 835537i bk3: 0a 835540i bk4: 20a 835489i bk5: 24a 835477i bk6: 64a 835385i bk7: 64a 835287i bk8: 64a 835381i bk9: 64a 835399i bk10: 64a 835401i bk11: 64a 835379i bk12: 64a 835398i bk13: 64a 835377i bk14: 64a 835372i bk15: 64a 835386i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000769561
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=835541 n_nop=834827 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001676
n_activity=3937 dram_eff=0.3556
bk0: 8a 835510i bk1: 8a 835511i bk2: 0a 835539i bk3: 0a 835541i bk4: 20a 835488i bk5: 24a 835479i bk6: 64a 835345i bk7: 64a 835180i bk8: 64a 835390i bk9: 64a 835362i bk10: 64a 835390i bk11: 64a 835358i bk12: 64a 835388i bk13: 64a 835376i bk14: 64a 835371i bk15: 64a 835365i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00345405

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6723, Miss = 177, Miss_rate = 0.026, Pending_hits = 37, Reservation_fails = 266
L2_cache_bank[1]: Access = 8162, Miss = 174, Miss_rate = 0.021, Pending_hits = 55, Reservation_fails = 95
L2_cache_bank[2]: Access = 7732, Miss = 176, Miss_rate = 0.023, Pending_hits = 56, Reservation_fails = 97
L2_cache_bank[3]: Access = 8289, Miss = 174, Miss_rate = 0.021, Pending_hits = 45, Reservation_fails = 190
L2_cache_bank[4]: Access = 8404, Miss = 176, Miss_rate = 0.021, Pending_hits = 55, Reservation_fails = 56
L2_cache_bank[5]: Access = 6740, Miss = 176, Miss_rate = 0.026, Pending_hits = 37, Reservation_fails = 190
L2_cache_bank[6]: Access = 8274, Miss = 174, Miss_rate = 0.021, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[7]: Access = 7770, Miss = 176, Miss_rate = 0.023, Pending_hits = 73, Reservation_fails = 190
L2_cache_bank[8]: Access = 6466, Miss = 174, Miss_rate = 0.027, Pending_hits = 31, Reservation_fails = 32
L2_cache_bank[9]: Access = 8448, Miss = 176, Miss_rate = 0.021, Pending_hits = 60, Reservation_fails = 190
L2_cache_bank[10]: Access = 7490, Miss = 174, Miss_rate = 0.023, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[11]: Access = 8583, Miss = 176, Miss_rate = 0.021, Pending_hits = 44, Reservation_fails = 190
L2_total_cache_accesses = 93081
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0226
L2_total_cache_pending_hits = 579
L2_total_cache_reservation_fails = 1496
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 62161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 526
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23597
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4627
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1496
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=242679
icnt_total_pkts_simt_to_mem=140275
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.35417
	minimum = 6
	maximum = 10
Network latency average = 7.35417
	minimum = 6
	maximum = 10
Slowest packet = 186067
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 382728
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000154334
	minimum = 0 (at node 0)
	maximum = 0.00208351 (at node 3)
Accepted packet rate average = 0.000154334
	minimum = 0 (at node 0)
	maximum = 0.00208351 (at node 3)
Injected flit rate average = 0.000363329
	minimum = 0 (at node 0)
	maximum = 0.00338571 (at node 3)
Accepted flit rate average= 0.000363329
	minimum = 0 (at node 0)
	maximum = 0.00642417 (at node 3)
Injected packet length average = 2.35417
Accepted packet length average = 2.35417
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.333 (40 samples)
	minimum = 6 (40 samples)
	maximum = 166.325 (40 samples)
Network latency average = 13.566 (40 samples)
	minimum = 6 (40 samples)
	maximum = 113.675 (40 samples)
Flit latency average = 10.3728 (40 samples)
	minimum = 6 (40 samples)
	maximum = 112.125 (40 samples)
Fragmentation average = 0.00573946 (40 samples)
	minimum = 0 (40 samples)
	maximum = 30.1 (40 samples)
Injected packet rate average = 0.0215622 (40 samples)
	minimum = 0.00668506 (40 samples)
	maximum = 0.0438731 (40 samples)
Accepted packet rate average = 0.0215622 (40 samples)
	minimum = 0.00668506 (40 samples)
	maximum = 0.0438731 (40 samples)
Injected flit rate average = 0.0436785 (40 samples)
	minimum = 0.0100698 (40 samples)
	maximum = 0.117806 (40 samples)
Accepted flit rate average = 0.0436785 (40 samples)
	minimum = 0.0121003 (40 samples)
	maximum = 0.0731332 (40 samples)
Injected packet size average = 2.0257 (40 samples)
Accepted packet size average = 2.0257 (40 samples)
Hops average = 1 (40 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 9 sec (549 sec)
gpgpu_simulation_rate = 71741 (inst/sec)
gpgpu_simulation_rate = 1521 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401cc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (2,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,835541)
GPGPU-Sim uArch: Shader 5 bind to kernel 41 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,835541)
GPGPU-Sim uArch: cycles simulated: 836541  inst.: 39387308 (ipc= 1.4) sim_rate=71613 (inst/sec) elapsed = 0:0:09:10 / Wed Jan 30 01:42:37 2019
GPGPU-Sim uArch: cycles simulated: 840041  inst.: 39389932 (ipc= 0.9) sim_rate=71488 (inst/sec) elapsed = 0:0:09:11 / Wed Jan 30 01:42:38 2019
GPGPU-Sim uArch: cycles simulated: 843541  inst.: 39392668 (ipc= 0.8) sim_rate=71363 (inst/sec) elapsed = 0:0:09:12 / Wed Jan 30 01:42:39 2019
GPGPU-Sim uArch: cycles simulated: 847041  inst.: 39400940 (ipc= 1.3) sim_rate=71249 (inst/sec) elapsed = 0:0:09:13 / Wed Jan 30 01:42:40 2019
GPGPU-Sim uArch: cycles simulated: 850541  inst.: 39424204 (ipc= 2.6) sim_rate=71162 (inst/sec) elapsed = 0:0:09:14 / Wed Jan 30 01:42:41 2019
GPGPU-Sim uArch: cycles simulated: 854041  inst.: 39447436 (ipc= 3.3) sim_rate=71076 (inst/sec) elapsed = 0:0:09:15 / Wed Jan 30 01:42:42 2019
GPGPU-Sim uArch: cycles simulated: 857541  inst.: 39464476 (ipc= 3.6) sim_rate=70979 (inst/sec) elapsed = 0:0:09:16 / Wed Jan 30 01:42:43 2019
GPGPU-Sim PTX: 39600000 instructions simulated : ctaid=(1,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 860541  inst.: 39480860 (ipc= 3.8) sim_rate=70881 (inst/sec) elapsed = 0:0:09:17 / Wed Jan 30 01:42:44 2019
GPGPU-Sim uArch: cycles simulated: 864041  inst.: 39500092 (ipc= 4.0) sim_rate=70788 (inst/sec) elapsed = 0:0:09:18 / Wed Jan 30 01:42:45 2019
GPGPU-Sim uArch: cycles simulated: 867541  inst.: 39511324 (ipc= 3.9) sim_rate=70682 (inst/sec) elapsed = 0:0:09:19 / Wed Jan 30 01:42:46 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (32288,835541), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 41 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (32436,835541), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 41 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 4.
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 41 
gpu_sim_cycle = 32437
gpu_sim_insn = 126592
gpu_ipc =       3.9027
gpu_tot_sim_cycle = 867978
gpu_tot_sim_insn = 39512476
gpu_tot_ipc =      45.5224
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 85232
gpu_stall_icnt2sh    = 140539
gpu_total_sim_rate=70684

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 806029
	L1I_total_cache_misses = 18729
	L1I_total_cache_miss_rate = 0.0232
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6819
L1D_cache:
	L1D_cache_core[0]: Access = 137, Miss = 100, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 139, Miss = 120, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 157, Miss = 115, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[3]: Access = 166, Miss = 131, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[4]: Access = 166, Miss = 129, Miss_rate = 0.777, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 173, Miss = 116, Miss_rate = 0.671, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 170, Miss = 147, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 146, Miss = 125, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 102, Miss = 96, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 126, Miss = 78, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 132, Miss = 117, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[11]: Access = 87, Miss = 62, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 102, Miss = 94, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[13]: Access = 104, Miss = 98, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[14]: Access = 198, Miss = 139, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2105
	L1D_total_cache_misses = 1667
	L1D_total_cache_miss_rate = 0.7919
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 11
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 30795
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 581
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30778
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 53
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1086
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 787300
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 18729
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6819
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
33557, 1900, 1900, 1900, 1900, 1900, 1900, 1900, 1600, 1600, 1600, 1600, 1600, 1600, 1600, 1600, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 
gpgpu_n_tot_thrd_icount = 48487008
gpgpu_n_tot_w_icount = 1515219
gpgpu_n_stall_shd_mem = 505101
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 64831
gpgpu_n_mem_write_global = 23659
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1043456
gpgpu_n_store_insn = 378544
gpgpu_n_shmem_insn = 12486462
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 968864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 246715
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 258386
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:565162	W0_Idle:5402391	W0_Scoreboard:3246062	W1:5278	W2:4942	W3:4606	W4:4270	W5:3934	W6:3598	W7:3262	W8:2926	W9:2590	W10:2254	W11:1918	W12:1582	W13:1246	W14:910	W15:518	W16:481124	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:990261
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 518648 {8:64831,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1703448 {72:23659,}
traffic_breakdown_coretomem[INST_ACC_R] = 38376 {8:4797,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4705016 {72:64250,136:581,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 189272 {8:23659,}
traffic_breakdown_memtocore[INST_ACC_R] = 652392 {136:4797,}
maxmrqlatency = 190 
maxdqlatency = 0 
maxmflatency = 1002 
averagemflatency = 257 
max_icnt2mem_latency = 1037 
max_icnt2sh_latency = 867977 
mrq_lat_table:1771 	78 	36 	80 	38 	33 	45 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	57867 	21649 	8989 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	47572 	12914 	9765 	5864 	5614 	10449 	1123 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	19691 	31904 	12832 	419 	0 	0 	0 	0 	0 	0 	0 	15 	430 	3650 	6707 	9770 	3087 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	622 	70 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626     25733         0         0      1444      3430      8754      3990      9717      4091      9738      6778      9780      8269      9762     10428 
dram[1]:      2345     26474         0         0      2920      3400      4068      4001      4450      4093      7129      6754      8231      8647      9790     10496 
dram[2]:      4686     27218         0         0      2968       853      3992      9342      4093      9730      6782      9774      8271      9756     10430      9744 
dram[3]:      7006      6717         0         0      2926      2609      4003      4070      4095      4560      6756      7131      8649      8252     10498      9848 
dram[4]:      7637      8408         0         0      1762      2657      9047      3994      9723      4164      9768      6784      9786      8290      9750     10454 
dram[5]:      8346     11002         0         0      3388      2615      4066      4005      4448      4097      7127      6758      8227      8666      9786     10510 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        8779      7884     12285      9552     17934     11474     16074     11054     11568     10941      8130     10654
dram[1]:          0         0    none      none        8277      7695      9638      9884     11292     10765     13530     10717     13983      9826     11147      8781
dram[2]:          0         0    none      none        7988      8934      9405     12238     10741     17738     11056     16004     10616     11883     10593      8693
dram[3]:          0         0    none      none        7950      8916      9444      9813     10895     10863     10961     12790     10025     13213      8903     10625
dram[4]:          0         0    none      none        7908      9096     11717      9483     17173     11054     14718     10507     10226     10715      7834     10576
dram[5]:          0         0    none      none        8258      8774      9272     10001     11123     11051     13201     10807     13970      9938     11093      9004
maximum mf latency per bank:
dram[0]:        285         0         0         0       770       547       996       715      1002       714       984       738       820       758       681       807
dram[1]:          0         0         0         0       514       580       737       779       803       746       858       575       866       399       839       320
dram[2]:          0         0         0         0       553       812       636       974       665       987       681       950       671       773       732       707
dram[3]:          0         0         0         0       541       622       639       741       654       738       733       803       468       813       330       789
dram[4]:          0         0         0         0       670       649       980       728       984       752       896       633       752       663       626       659
dram[5]:          0         0         0         0       547       639       730       721       766       737       810       586       837       399       794       367
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=867978 n_nop=867258 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.001618
n_activity=4651 dram_eff=0.3019
bk0: 14a 867888i bk1: 8a 867945i bk2: 0a 867976i bk3: 0a 867977i bk4: 20a 867925i bk5: 20a 867925i bk6: 64a 867818i bk7: 64a 867706i bk8: 64a 867818i bk9: 64a 867801i bk10: 64a 867838i bk11: 64a 867818i bk12: 64a 867837i bk13: 64a 867822i bk14: 64a 867811i bk15: 64a 867825i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000882511
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=867978 n_nop=867264 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001613
n_activity=3863 dram_eff=0.3624
bk0: 12a 867937i bk1: 8a 867946i bk2: 0a 867975i bk3: 0a 867977i bk4: 20a 867924i bk5: 20a 867928i bk6: 64a 867776i bk7: 64a 867611i bk8: 64a 867829i bk9: 64a 867775i bk10: 64a 867821i bk11: 64a 867786i bk12: 64a 867822i bk13: 64a 867805i bk14: 64a 867818i bk15: 64a 867808i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00331575
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=867978 n_nop=867260 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.001622
n_activity=4518 dram_eff=0.3116
bk0: 12a 867939i bk1: 8a 867947i bk2: 0a 867974i bk3: 0a 867975i bk4: 20a 867921i bk5: 24a 867918i bk6: 64a 867810i bk7: 64a 867729i bk8: 64a 867829i bk9: 64a 867812i bk10: 64a 867818i bk11: 64a 867834i bk12: 64a 867834i bk13: 64a 867822i bk14: 64a 867831i bk15: 64a 867810i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00102422
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=867978 n_nop=867264 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001613
n_activity=3938 dram_eff=0.3555
bk0: 8a 867945i bk1: 8a 867947i bk2: 0a 867977i bk3: 0a 867978i bk4: 20a 867928i bk5: 24a 867922i bk6: 64a 867761i bk7: 64a 867659i bk8: 64a 867809i bk9: 64a 867788i bk10: 64a 867816i bk11: 64a 867806i bk12: 64a 867821i bk13: 64a 867796i bk14: 64a 867819i bk15: 64a 867810i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00345055
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=867978 n_nop=867264 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001613
n_activity=4515 dram_eff=0.3101
bk0: 8a 867948i bk1: 8a 867947i bk2: 0a 867974i bk3: 0a 867977i bk4: 20a 867926i bk5: 24a 867914i bk6: 64a 867822i bk7: 64a 867724i bk8: 64a 867818i bk9: 64a 867836i bk10: 64a 867838i bk11: 64a 867816i bk12: 64a 867835i bk13: 64a 867814i bk14: 64a 867809i bk15: 64a 867823i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000740802
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=867978 n_nop=867264 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001613
n_activity=3937 dram_eff=0.3556
bk0: 8a 867947i bk1: 8a 867948i bk2: 0a 867976i bk3: 0a 867978i bk4: 20a 867925i bk5: 24a 867916i bk6: 64a 867782i bk7: 64a 867617i bk8: 64a 867827i bk9: 64a 867799i bk10: 64a 867827i bk11: 64a 867795i bk12: 64a 867825i bk13: 64a 867813i bk14: 64a 867808i bk15: 64a 867802i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00332497

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6727, Miss = 177, Miss_rate = 0.026, Pending_hits = 37, Reservation_fails = 266
L2_cache_bank[1]: Access = 8166, Miss = 174, Miss_rate = 0.021, Pending_hits = 55, Reservation_fails = 95
L2_cache_bank[2]: Access = 7736, Miss = 176, Miss_rate = 0.023, Pending_hits = 56, Reservation_fails = 97
L2_cache_bank[3]: Access = 8345, Miss = 174, Miss_rate = 0.021, Pending_hits = 45, Reservation_fails = 190
L2_cache_bank[4]: Access = 8408, Miss = 176, Miss_rate = 0.021, Pending_hits = 55, Reservation_fails = 56
L2_cache_bank[5]: Access = 6747, Miss = 176, Miss_rate = 0.026, Pending_hits = 37, Reservation_fails = 190
L2_cache_bank[6]: Access = 8332, Miss = 174, Miss_rate = 0.021, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[7]: Access = 7778, Miss = 176, Miss_rate = 0.023, Pending_hits = 73, Reservation_fails = 190
L2_cache_bank[8]: Access = 6470, Miss = 174, Miss_rate = 0.027, Pending_hits = 31, Reservation_fails = 32
L2_cache_bank[9]: Access = 8456, Miss = 176, Miss_rate = 0.021, Pending_hits = 60, Reservation_fails = 190
L2_cache_bank[10]: Access = 7494, Miss = 174, Miss_rate = 0.023, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[11]: Access = 8643, Miss = 176, Miss_rate = 0.020, Pending_hits = 44, Reservation_fails = 190
L2_total_cache_accesses = 93302
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0225
L2_total_cache_pending_hits = 579
L2_total_cache_reservation_fails = 1496
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 62257
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 526
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23659
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4690
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1496
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=243344
icnt_total_pkts_simt_to_mem=140620
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.319
	minimum = 6
	maximum = 10
Network latency average = 7.31674
	minimum = 6
	maximum = 10
Slowest packet = 186164
Flit latency average = 6.0396
	minimum = 6
	maximum = 8
Slowest flit = 382999
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000504682
	minimum = 0 (at node 0)
	maximum = 0.00342202 (at node 4)
Accepted packet rate average = 0.000504682
	minimum = 0 (at node 0)
	maximum = 0.00342202 (at node 4)
Injected flit rate average = 0.00115323
	minimum = 0 (at node 0)
	maximum = 0.00533342 (at node 4)
Accepted flit rate average= 0.00115323
	minimum = 0 (at node 0)
	maximum = 0.0103277 (at node 4)
Injected packet length average = 2.28507
Accepted packet length average = 2.28507
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.0643 (41 samples)
	minimum = 6 (41 samples)
	maximum = 162.512 (41 samples)
Network latency average = 13.4136 (41 samples)
	minimum = 6 (41 samples)
	maximum = 111.146 (41 samples)
Flit latency average = 10.2671 (41 samples)
	minimum = 6 (41 samples)
	maximum = 109.585 (41 samples)
Fragmentation average = 0.00559947 (41 samples)
	minimum = 0 (41 samples)
	maximum = 29.3659 (41 samples)
Injected packet rate average = 0.0210486 (41 samples)
	minimum = 0.00652201 (41 samples)
	maximum = 0.0428865 (41 samples)
Accepted packet rate average = 0.0210486 (41 samples)
	minimum = 0.00652201 (41 samples)
	maximum = 0.0428865 (41 samples)
Injected flit rate average = 0.0426413 (41 samples)
	minimum = 0.0098242 (41 samples)
	maximum = 0.115063 (41 samples)
Accepted flit rate average = 0.0426413 (41 samples)
	minimum = 0.0118052 (41 samples)
	maximum = 0.0716013 (41 samples)
Injected packet size average = 2.02585 (41 samples)
Accepted packet size average = 2.02585 (41 samples)
Hops average = 1 (41 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 19 sec (559 sec)
gpgpu_simulation_rate = 70684 (inst/sec)
gpgpu_simulation_rate = 1552 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401c40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,867978)
GPGPU-Sim uArch: Shader 7 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,867978)
GPGPU-Sim uArch: Shader 8 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,867978)
GPGPU-Sim uArch: Shader 9 bind to kernel 42 '_Z12lud_internalPfii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,867978)
GPGPU-Sim PTX: 39700000 instructions simulated : ctaid=(1,1,0) tid=(7,11,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1363,867978), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 42 '_Z12lud_internalPfii').
GPGPU-Sim uArch: cycles simulated: 869478  inst.: 39600028 (ipc=58.4) sim_rate=70714 (inst/sec) elapsed = 0:0:09:20 / Wed Jan 30 01:42:47 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2065,867978), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 42 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2117,867978), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 42 '_Z12lud_internalPfii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2137,867978), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 42 '_Z12lud_internalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 8.
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 42 
gpu_sim_cycle = 2138
gpu_sim_insn = 102400
gpu_ipc =      47.8952
gpu_tot_sim_cycle = 870116
gpu_tot_sim_insn = 39614876
gpu_tot_ipc =      45.5283
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 85232
gpu_stall_icnt2sh    = 140830
gpu_total_sim_rate=70740

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 807773
	L1I_total_cache_misses = 18873
	L1I_total_cache_miss_rate = 0.0234
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6819
L1D_cache:
	L1D_cache_core[0]: Access = 137, Miss = 100, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 139, Miss = 120, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 157, Miss = 115, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[3]: Access = 166, Miss = 131, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[4]: Access = 166, Miss = 129, Miss_rate = 0.777, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 173, Miss = 116, Miss_rate = 0.671, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 170, Miss = 147, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 146, Miss = 125, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 102, Miss = 96, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 126, Miss = 78, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 132, Miss = 117, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[11]: Access = 87, Miss = 62, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 102, Miss = 94, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[13]: Access = 104, Miss = 98, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[14]: Access = 198, Miss = 139, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2105
	L1D_total_cache_misses = 1667
	L1D_total_cache_miss_rate = 0.7919
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 11
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 30891
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 581
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30874
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 53
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1086
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 788900
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 18873
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6819
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
33557, 1900, 1900, 1900, 1900, 1900, 1900, 1900, 1600, 1600, 1600, 1600, 1600, 1600, 1600, 1600, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 
gpgpu_n_tot_thrd_icount = 48589408
gpgpu_n_tot_w_icount = 1518419
gpgpu_n_stall_shd_mem = 505238
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65023
gpgpu_n_mem_write_global = 23723
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1046528
gpgpu_n_store_insn = 379568
gpgpu_n_shmem_insn = 12521278
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 971936
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 246715
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 258523
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:565807	W0_Idle:5408044	W0_Scoreboard:3251958	W1:5278	W2:4942	W3:4606	W4:4270	W5:3934	W6:3598	W7:3262	W8:2926	W9:2590	W10:2254	W11:1918	W12:1582	W13:1246	W14:910	W15:518	W16:481124	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:993461
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 520184 {8:65023,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1708056 {72:23723,}
traffic_breakdown_coretomem[INST_ACC_R] = 38520 {8:4815,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4718840 {72:64442,136:581,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 189784 {8:23723,}
traffic_breakdown_memtocore[INST_ACC_R] = 654840 {136:4815,}
maxmrqlatency = 190 
maxdqlatency = 0 
maxmflatency = 1002 
averagemflatency = 257 
max_icnt2mem_latency = 1037 
max_icnt2sh_latency = 870115 
mrq_lat_table:1771 	78 	36 	80 	38 	33 	45 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	58123 	21649 	8989 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	47746 	13011 	9768 	5864 	5614 	10449 	1123 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	19737 	31994 	12888 	419 	0 	0 	0 	0 	0 	0 	0 	15 	430 	3650 	6707 	9770 	3151 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	627 	70 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626     25733         0         0      1444      3430      8754      3990      9717      4091      9738      6778      9780      8269      9762     10428 
dram[1]:      2345     26474         0         0      2920      3400      4068      4001      4450      4093      7129      6754      8231      8647      9790     10496 
dram[2]:      4686     27218         0         0      2968       853      3992      9342      4093      9730      6782      9774      8271      9756     10430      9744 
dram[3]:      7006      6717         0         0      2926      2609      4003      4070      4095      4560      6756      7131      8649      8252     10498      9848 
dram[4]:      7637      8408         0         0      1762      2657      9047      3994      9723      4164      9768      6784      9786      8290      9750     10454 
dram[5]:      8346     11002         0         0      3388      2615      4066      4005      4448      4097      7127      6758      8227      8666      9786     10510 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        8779      7884     12285      9552     17934     11474     16074     11054     11568     10941      8130     10654
dram[1]:          0         0    none      none        8277      7695      9638      9884     11292     10765     13530     10717     13983      9826     11147      9225
dram[2]:          0         0    none      none        7988      8934      9405     12238     10741     17738     11056     16004     10616     11883     10593      8693
dram[3]:          0         0    none      none        7950      8916      9444      9813     10895     10863     10961     12790     10025     13213      9323     10625
dram[4]:          0         0    none      none        7908      9096     11717      9483     17173     11054     14718     10507     10226     10715      7834     10576
dram[5]:          0         0    none      none        8258      8774      9272     10001     11123     11051     13201     10807     13970      9938     11093      9427
maximum mf latency per bank:
dram[0]:        285         0         0         0       770       547       996       715      1002       714       984       738       820       758       681       807
dram[1]:          0         0         0         0       514       580       737       779       803       746       858       575       866       399       839       320
dram[2]:          0         0         0         0       553       812       636       974       665       987       681       950       671       773       732       707
dram[3]:          0         0         0         0       541       622       639       741       654       738       733       803       468       813       330       789
dram[4]:          0         0         0         0       670       649       980       728       984       752       896       633       752       663       626       659
dram[5]:          0         0         0         0       547       639       730       721       766       737       810       586       837       399       794       367
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870116 n_nop=869396 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.001614
n_activity=4651 dram_eff=0.3019
bk0: 14a 870026i bk1: 8a 870083i bk2: 0a 870114i bk3: 0a 870115i bk4: 20a 870063i bk5: 20a 870063i bk6: 64a 869956i bk7: 64a 869844i bk8: 64a 869956i bk9: 64a 869939i bk10: 64a 869976i bk11: 64a 869956i bk12: 64a 869975i bk13: 64a 869960i bk14: 64a 869949i bk15: 64a 869963i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000880342
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870116 n_nop=869402 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001609
n_activity=3863 dram_eff=0.3624
bk0: 12a 870075i bk1: 8a 870084i bk2: 0a 870113i bk3: 0a 870115i bk4: 20a 870062i bk5: 20a 870066i bk6: 64a 869914i bk7: 64a 869749i bk8: 64a 869967i bk9: 64a 869913i bk10: 64a 869959i bk11: 64a 869924i bk12: 64a 869960i bk13: 64a 869943i bk14: 64a 869956i bk15: 64a 869946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0033076
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870116 n_nop=869398 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.001618
n_activity=4518 dram_eff=0.3116
bk0: 12a 870077i bk1: 8a 870085i bk2: 0a 870112i bk3: 0a 870113i bk4: 20a 870059i bk5: 24a 870056i bk6: 64a 869948i bk7: 64a 869867i bk8: 64a 869967i bk9: 64a 869950i bk10: 64a 869956i bk11: 64a 869972i bk12: 64a 869972i bk13: 64a 869960i bk14: 64a 869969i bk15: 64a 869948i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0010217
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870116 n_nop=869402 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001609
n_activity=3938 dram_eff=0.3555
bk0: 8a 870083i bk1: 8a 870085i bk2: 0a 870115i bk3: 0a 870116i bk4: 20a 870066i bk5: 24a 870060i bk6: 64a 869899i bk7: 64a 869797i bk8: 64a 869947i bk9: 64a 869926i bk10: 64a 869954i bk11: 64a 869944i bk12: 64a 869959i bk13: 64a 869934i bk14: 64a 869957i bk15: 64a 869948i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00344207
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870116 n_nop=869402 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001609
n_activity=4515 dram_eff=0.3101
bk0: 8a 870086i bk1: 8a 870085i bk2: 0a 870112i bk3: 0a 870115i bk4: 20a 870064i bk5: 24a 870052i bk6: 64a 869960i bk7: 64a 869862i bk8: 64a 869956i bk9: 64a 869974i bk10: 64a 869976i bk11: 64a 869954i bk12: 64a 869973i bk13: 64a 869952i bk14: 64a 869947i bk15: 64a 869961i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000738982
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=870116 n_nop=869402 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001609
n_activity=3937 dram_eff=0.3556
bk0: 8a 870085i bk1: 8a 870086i bk2: 0a 870114i bk3: 0a 870116i bk4: 20a 870063i bk5: 24a 870054i bk6: 64a 869920i bk7: 64a 869755i bk8: 64a 869965i bk9: 64a 869937i bk10: 64a 869965i bk11: 64a 869933i bk12: 64a 869963i bk13: 64a 869951i bk14: 64a 869946i bk15: 64a 869940i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0033168

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6733, Miss = 177, Miss_rate = 0.026, Pending_hits = 37, Reservation_fails = 266
L2_cache_bank[1]: Access = 8166, Miss = 174, Miss_rate = 0.021, Pending_hits = 55, Reservation_fails = 95
L2_cache_bank[2]: Access = 7742, Miss = 176, Miss_rate = 0.023, Pending_hits = 56, Reservation_fails = 97
L2_cache_bank[3]: Access = 8431, Miss = 174, Miss_rate = 0.021, Pending_hits = 45, Reservation_fails = 190
L2_cache_bank[4]: Access = 8414, Miss = 176, Miss_rate = 0.021, Pending_hits = 55, Reservation_fails = 56
L2_cache_bank[5]: Access = 6747, Miss = 176, Miss_rate = 0.026, Pending_hits = 37, Reservation_fails = 190
L2_cache_bank[6]: Access = 8416, Miss = 174, Miss_rate = 0.021, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[7]: Access = 7778, Miss = 176, Miss_rate = 0.023, Pending_hits = 73, Reservation_fails = 190
L2_cache_bank[8]: Access = 6470, Miss = 174, Miss_rate = 0.027, Pending_hits = 31, Reservation_fails = 32
L2_cache_bank[9]: Access = 8456, Miss = 176, Miss_rate = 0.021, Pending_hits = 60, Reservation_fails = 190
L2_cache_bank[10]: Access = 7494, Miss = 174, Miss_rate = 0.023, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[11]: Access = 8729, Miss = 176, Miss_rate = 0.020, Pending_hits = 44, Reservation_fails = 190
L2_total_cache_accesses = 93576
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0225
L2_total_cache_pending_hits = 579
L2_total_cache_reservation_fails = 1496
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 62449
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 526
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23723
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4708
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1496
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=244074
icnt_total_pkts_simt_to_mem=141022
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.3358
	minimum = 6
	maximum = 52
Network latency average = 12.9599
	minimum = 6
	maximum = 38
Slowest packet = 186680
Flit latency average = 12.1617
	minimum = 6
	maximum = 36
Slowest flit = 384790
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00949312
	minimum = 0 (at node 0)
	maximum = 0.0402245 (at node 18)
Accepted packet rate average = 0.00949312
	minimum = 0 (at node 0)
	maximum = 0.0402245 (at node 18)
Injected flit rate average = 0.0196099
	minimum = 0 (at node 0)
	maximum = 0.100094 (at node 18)
Accepted flit rate average= 0.0196099
	minimum = 0 (at node 0)
	maximum = 0.0888681 (at node 6)
Injected packet length average = 2.06569
Accepted packet length average = 2.06569
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.9994 (42 samples)
	minimum = 6 (42 samples)
	maximum = 159.881 (42 samples)
Network latency average = 13.4027 (42 samples)
	minimum = 6 (42 samples)
	maximum = 109.405 (42 samples)
Flit latency average = 10.3123 (42 samples)
	minimum = 6 (42 samples)
	maximum = 107.833 (42 samples)
Fragmentation average = 0.00546615 (42 samples)
	minimum = 0 (42 samples)
	maximum = 28.6667 (42 samples)
Injected packet rate average = 0.0207734 (42 samples)
	minimum = 0.00636673 (42 samples)
	maximum = 0.0428231 (42 samples)
Accepted packet rate average = 0.0207734 (42 samples)
	minimum = 0.00636673 (42 samples)
	maximum = 0.0428231 (42 samples)
Injected flit rate average = 0.0420929 (42 samples)
	minimum = 0.00959029 (42 samples)
	maximum = 0.114707 (42 samples)
Accepted flit rate average = 0.0420929 (42 samples)
	minimum = 0.0115241 (42 samples)
	maximum = 0.0720124 (42 samples)
Injected packet size average = 2.02628 (42 samples)
Accepted packet size average = 2.02628 (42 samples)
Hops average = 1 (42 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 20 sec (560 sec)
gpgpu_simulation_rate = 70740 (inst/sec)
gpgpu_simulation_rate = 1553 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401d40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 10 bind to kernel 43 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,870116)
GPGPU-Sim uArch: cycles simulated: 872616  inst.: 39615900 (ipc= 0.4) sim_rate=70616 (inst/sec) elapsed = 0:0:09:21 / Wed Jan 30 01:42:48 2019
GPGPU-Sim uArch: cycles simulated: 877116  inst.: 39622897 (ipc= 1.1) sim_rate=70503 (inst/sec) elapsed = 0:0:09:22 / Wed Jan 30 01:42:49 2019
GPGPU-Sim uArch: cycles simulated: 881116  inst.: 39630363 (ipc= 1.4) sim_rate=70391 (inst/sec) elapsed = 0:0:09:23 / Wed Jan 30 01:42:50 2019
GPGPU-Sim uArch: cycles simulated: 885116  inst.: 39635454 (ipc= 1.4) sim_rate=70275 (inst/sec) elapsed = 0:0:09:24 / Wed Jan 30 01:42:51 2019
GPGPU-Sim uArch: cycles simulated: 889116  inst.: 39638396 (ipc= 1.2) sim_rate=70156 (inst/sec) elapsed = 0:0:09:25 / Wed Jan 30 01:42:52 2019
GPGPU-Sim uArch: cycles simulated: 893116  inst.: 39640894 (ipc= 1.1) sim_rate=70036 (inst/sec) elapsed = 0:0:09:26 / Wed Jan 30 01:42:53 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (23037,870116), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 43 '_Z12lud_diagonalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 10.
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 43 
gpu_sim_cycle = 23038
gpu_sim_insn = 26018
gpu_ipc =       1.1294
gpu_tot_sim_cycle = 893154
gpu_tot_sim_insn = 39640894
gpu_tot_ipc =      44.3830
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 85232
gpu_stall_icnt2sh    = 140830
gpu_total_sim_rate=70036

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 809819
	L1I_total_cache_misses = 18890
	L1I_total_cache_miss_rate = 0.0233
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6819
L1D_cache:
	L1D_cache_core[0]: Access = 137, Miss = 100, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 139, Miss = 120, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 157, Miss = 115, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[3]: Access = 166, Miss = 131, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[4]: Access = 166, Miss = 129, Miss_rate = 0.777, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 173, Miss = 116, Miss_rate = 0.671, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 170, Miss = 147, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 146, Miss = 125, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 102, Miss = 96, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 126, Miss = 78, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 132, Miss = 117, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[11]: Access = 87, Miss = 62, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 102, Miss = 94, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[13]: Access = 104, Miss = 98, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[14]: Access = 198, Miss = 139, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2105
	L1D_total_cache_misses = 1667
	L1D_total_cache_miss_rate = 0.7919
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 11
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 30897
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 581
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30880
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 53
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1086
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 790929
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 18890
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6819
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
33557, 1900, 1900, 1900, 1900, 1900, 1900, 1900, 1600, 1600, 1600, 1600, 1600, 1600, 1600, 1600, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 
gpgpu_n_tot_thrd_icount = 48706208
gpgpu_n_tot_w_icount = 1522069
gpgpu_n_stall_shd_mem = 505784
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65039
gpgpu_n_mem_write_global = 23738
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1046784
gpgpu_n_store_insn = 379808
gpgpu_n_shmem_insn = 12526079
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 972032
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 247261
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 258523
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:565807	W0_Idle:5435927	W0_Scoreboard:3266529	W1:5655	W2:5295	W3:4935	W4:4575	W5:4215	W6:3855	W7:3495	W8:3135	W9:2775	W10:2415	W11:2055	W12:1695	W13:1335	W14:975	W15:555	W16:481643	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:993461
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 520312 {8:65039,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1709136 {72:23738,}
traffic_breakdown_coretomem[INST_ACC_R] = 38656 {8:4832,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4719992 {72:64458,136:581,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 189904 {8:23738,}
traffic_breakdown_memtocore[INST_ACC_R] = 657152 {136:4832,}
maxmrqlatency = 190 
maxdqlatency = 0 
maxmflatency = 1002 
averagemflatency = 257 
max_icnt2mem_latency = 1037 
max_icnt2sh_latency = 893153 
mrq_lat_table:1771 	78 	36 	80 	38 	33 	45 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	58154 	21649 	8989 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	47794 	13011 	9768 	5864 	5614 	10449 	1123 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	19753 	31994 	12888 	419 	0 	0 	0 	0 	0 	0 	0 	15 	430 	3650 	6707 	9770 	3166 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	639 	70 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626     25733         0         0      1444      3430      8754      3990      9717      4091      9738      6778      9780      8269      9762     10428 
dram[1]:      2345     26474         0         0      2920      3400      4068      4001      4450      4093      7129      6754      8231      8647      9790     10496 
dram[2]:      4686     27218         0         0      2968       853      3992      9342      4093      9730      6782      9774      8271      9756     10430      9744 
dram[3]:      7006      6717         0         0      2926      2609      4003      4070      4095      4560      6756      7131      8649      8252     10498      9848 
dram[4]:      7637      8408         0         0      1762      2657      9047      3994      9723      4164      9768      6784      9786      8290      9750     10454 
dram[5]:      8346     11002         0         0      3388      2615      4066      4005      4448      4097      7127      6758      8227      8666      9786     10510 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        8779      7884     12285      9552     17934     11474     16074     11054     11568     10941      8130     10654
dram[1]:          0         0    none      none        8277      7695      9638      9884     11292     10765     13530     10717     13983      9826     11147      9273
dram[2]:          0         0    none      none        7988      8934      9405     12238     10741     17738     11056     16004     10616     11883     10593      8693
dram[3]:          0         0    none      none        7950      8916      9444      9813     10895     10863     10961     12790     10025     13213      9367     10625
dram[4]:          0         0    none      none        7908      9096     11717      9483     17173     11054     14718     10507     10226     10715      7834     10576
dram[5]:          0         0    none      none        8258      8774      9272     10001     11123     11051     13201     10807     13970      9938     11093      9471
maximum mf latency per bank:
dram[0]:        285         0         0         0       770       547       996       715      1002       714       984       738       820       758       681       807
dram[1]:          0         0         0         0       514       580       737       779       803       746       858       575       866       399       839       320
dram[2]:          0         0         0         0       553       812       636       974       665       987       681       950       671       773       732       707
dram[3]:          0         0         0         0       541       622       639       741       654       738       733       803       468       813       330       789
dram[4]:          0         0         0         0       670       649       980       728       984       752       896       633       752       663       626       659
dram[5]:          0         0         0         0       547       639       730       721       766       737       810       586       837       399       794       367
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=893154 n_nop=892434 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.001572
n_activity=4651 dram_eff=0.3019
bk0: 14a 893064i bk1: 8a 893121i bk2: 0a 893152i bk3: 0a 893153i bk4: 20a 893101i bk5: 20a 893101i bk6: 64a 892994i bk7: 64a 892882i bk8: 64a 892994i bk9: 64a 892977i bk10: 64a 893014i bk11: 64a 892994i bk12: 64a 893013i bk13: 64a 892998i bk14: 64a 892987i bk15: 64a 893001i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000857635
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=893154 n_nop=892440 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001567
n_activity=3863 dram_eff=0.3624
bk0: 12a 893113i bk1: 8a 893122i bk2: 0a 893151i bk3: 0a 893153i bk4: 20a 893100i bk5: 20a 893104i bk6: 64a 892952i bk7: 64a 892787i bk8: 64a 893005i bk9: 64a 892951i bk10: 64a 892997i bk11: 64a 892962i bk12: 64a 892998i bk13: 64a 892981i bk14: 64a 892994i bk15: 64a 892984i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00322229
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=893154 n_nop=892436 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.001576
n_activity=4518 dram_eff=0.3116
bk0: 12a 893115i bk1: 8a 893123i bk2: 0a 893150i bk3: 0a 893151i bk4: 20a 893097i bk5: 24a 893094i bk6: 64a 892986i bk7: 64a 892905i bk8: 64a 893005i bk9: 64a 892988i bk10: 64a 892994i bk11: 64a 893010i bk12: 64a 893010i bk13: 64a 892998i bk14: 64a 893007i bk15: 64a 892986i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.000995349
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=893154 n_nop=892440 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001567
n_activity=3938 dram_eff=0.3555
bk0: 8a 893121i bk1: 8a 893123i bk2: 0a 893153i bk3: 0a 893154i bk4: 20a 893104i bk5: 24a 893098i bk6: 64a 892937i bk7: 64a 892835i bk8: 64a 892985i bk9: 64a 892964i bk10: 64a 892992i bk11: 64a 892982i bk12: 64a 892997i bk13: 64a 892972i bk14: 64a 892995i bk15: 64a 892986i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00335329
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=893154 n_nop=892440 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001567
n_activity=4515 dram_eff=0.3101
bk0: 8a 893124i bk1: 8a 893123i bk2: 0a 893150i bk3: 0a 893153i bk4: 20a 893102i bk5: 24a 893090i bk6: 64a 892998i bk7: 64a 892900i bk8: 64a 892994i bk9: 64a 893012i bk10: 64a 893014i bk11: 64a 892992i bk12: 64a 893011i bk13: 64a 892990i bk14: 64a 892985i bk15: 64a 892999i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000719921
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=893154 n_nop=892440 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001567
n_activity=3937 dram_eff=0.3556
bk0: 8a 893123i bk1: 8a 893124i bk2: 0a 893152i bk3: 0a 893154i bk4: 20a 893101i bk5: 24a 893092i bk6: 64a 892958i bk7: 64a 892793i bk8: 64a 893003i bk9: 64a 892975i bk10: 64a 893003i bk11: 64a 892971i bk12: 64a 893001i bk13: 64a 892989i bk14: 64a 892984i bk15: 64a 892978i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00323125

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6735, Miss = 177, Miss_rate = 0.026, Pending_hits = 37, Reservation_fails = 266
L2_cache_bank[1]: Access = 8168, Miss = 174, Miss_rate = 0.021, Pending_hits = 55, Reservation_fails = 95
L2_cache_bank[2]: Access = 7744, Miss = 176, Miss_rate = 0.023, Pending_hits = 56, Reservation_fails = 97
L2_cache_bank[3]: Access = 8444, Miss = 174, Miss_rate = 0.021, Pending_hits = 45, Reservation_fails = 190
L2_cache_bank[4]: Access = 8416, Miss = 176, Miss_rate = 0.021, Pending_hits = 55, Reservation_fails = 56
L2_cache_bank[5]: Access = 6748, Miss = 176, Miss_rate = 0.026, Pending_hits = 37, Reservation_fails = 190
L2_cache_bank[6]: Access = 8428, Miss = 174, Miss_rate = 0.021, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[7]: Access = 7778, Miss = 176, Miss_rate = 0.023, Pending_hits = 73, Reservation_fails = 190
L2_cache_bank[8]: Access = 6472, Miss = 174, Miss_rate = 0.027, Pending_hits = 31, Reservation_fails = 32
L2_cache_bank[9]: Access = 8456, Miss = 176, Miss_rate = 0.021, Pending_hits = 60, Reservation_fails = 190
L2_cache_bank[10]: Access = 7496, Miss = 174, Miss_rate = 0.023, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[11]: Access = 8739, Miss = 176, Miss_rate = 0.020, Pending_hits = 44, Reservation_fails = 190
L2_total_cache_accesses = 93624
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0225
L2_total_cache_pending_hits = 579
L2_total_cache_reservation_fails = 1496
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 62465
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 526
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23738
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4725
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1496
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=244222
icnt_total_pkts_simt_to_mem=141100
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.35417
	minimum = 6
	maximum = 10
Network latency average = 7.35417
	minimum = 6
	maximum = 10
Slowest packet = 187153
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 385096
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000154334
	minimum = 0 (at node 0)
	maximum = 0.00208351 (at node 10)
Accepted packet rate average = 0.000154334
	minimum = 0 (at node 0)
	maximum = 0.00208351 (at node 10)
Injected flit rate average = 0.000363329
	minimum = 0 (at node 0)
	maximum = 0.00338571 (at node 10)
Accepted flit rate average= 0.000363329
	minimum = 0 (at node 0)
	maximum = 0.00642417 (at node 10)
Injected packet length average = 2.35417
Accepted packet length average = 2.35417
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.7518 (43 samples)
	minimum = 6 (43 samples)
	maximum = 156.395 (43 samples)
Network latency average = 13.2621 (43 samples)
	minimum = 6 (43 samples)
	maximum = 107.093 (43 samples)
Flit latency average = 10.212 (43 samples)
	minimum = 6 (43 samples)
	maximum = 105.465 (43 samples)
Fragmentation average = 0.00533903 (43 samples)
	minimum = 0 (43 samples)
	maximum = 28 (43 samples)
Injected packet rate average = 0.0202939 (43 samples)
	minimum = 0.00621866 (43 samples)
	maximum = 0.0418757 (43 samples)
Accepted packet rate average = 0.0202939 (43 samples)
	minimum = 0.00621866 (43 samples)
	maximum = 0.0418757 (43 samples)
Injected flit rate average = 0.0411224 (43 samples)
	minimum = 0.00936726 (43 samples)
	maximum = 0.112118 (43 samples)
Accepted flit rate average = 0.0411224 (43 samples)
	minimum = 0.0112561 (43 samples)
	maximum = 0.0704871 (43 samples)
Injected packet size average = 2.02634 (43 samples)
Accepted packet size average = 2.02634 (43 samples)
Hops average = 1 (43 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 26 sec (566 sec)
gpgpu_simulation_rate = 70036 (inst/sec)
gpgpu_simulation_rate = 1578 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401cc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13lud_perimeterPfii' to stream 0, gridDim= (1,1,1) blockDim = (32,1,1) 
kernel '_Z13lud_perimeterPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 44 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,893154)
GPGPU-Sim uArch: cycles simulated: 897154  inst.: 39642718 (ipc= 0.5) sim_rate=69916 (inst/sec) elapsed = 0:0:09:27 / Wed Jan 30 01:42:54 2019
GPGPU-Sim uArch: cycles simulated: 901154  inst.: 39644254 (ipc= 0.4) sim_rate=69796 (inst/sec) elapsed = 0:0:09:28 / Wed Jan 30 01:42:55 2019
GPGPU-Sim uArch: cycles simulated: 905154  inst.: 39649870 (ipc= 0.7) sim_rate=69683 (inst/sec) elapsed = 0:0:09:29 / Wed Jan 30 01:42:56 2019
GPGPU-Sim uArch: cycles simulated: 909154  inst.: 39663150 (ipc= 1.4) sim_rate=69584 (inst/sec) elapsed = 0:0:09:30 / Wed Jan 30 01:42:57 2019
GPGPU-Sim PTX: 39800000 instructions simulated : ctaid=(0,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 912654  inst.: 39673342 (ipc= 1.7) sim_rate=69480 (inst/sec) elapsed = 0:0:09:31 / Wed Jan 30 01:42:58 2019
GPGPU-Sim uArch: cycles simulated: 916654  inst.: 39684078 (ipc= 1.8) sim_rate=69377 (inst/sec) elapsed = 0:0:09:32 / Wed Jan 30 01:42:59 2019
GPGPU-Sim uArch: cycles simulated: 920654  inst.: 39695022 (ipc= 2.0) sim_rate=69275 (inst/sec) elapsed = 0:0:09:33 / Wed Jan 30 01:43:00 2019
GPGPU-Sim uArch: cycles simulated: 924654  inst.: 39702910 (ipc= 2.0) sim_rate=69168 (inst/sec) elapsed = 0:0:09:34 / Wed Jan 30 01:43:01 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (32430,893154), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 44 '_Z13lud_perimeterPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z13lud_perimeterPfii' finished on shader 11.
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 44 
gpu_sim_cycle = 32431
gpu_sim_insn = 63296
gpu_ipc =       1.9517
gpu_tot_sim_cycle = 925585
gpu_tot_sim_insn = 39704190
gpu_tot_ipc =      42.8963
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 85232
gpu_stall_icnt2sh    = 140830
gpu_total_sim_rate=69171

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 812077
	L1I_total_cache_misses = 18922
	L1I_total_cache_miss_rate = 0.0233
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6819
L1D_cache:
	L1D_cache_core[0]: Access = 137, Miss = 100, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 139, Miss = 120, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 157, Miss = 115, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[3]: Access = 166, Miss = 131, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[4]: Access = 166, Miss = 129, Miss_rate = 0.777, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 173, Miss = 116, Miss_rate = 0.671, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 170, Miss = 147, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 146, Miss = 125, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 102, Miss = 96, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 126, Miss = 78, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 132, Miss = 117, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[11]: Access = 87, Miss = 62, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 102, Miss = 94, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[13]: Access = 104, Miss = 98, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[14]: Access = 198, Miss = 139, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2105
	L1D_total_cache_misses = 1667
	L1D_total_cache_miss_rate = 0.7919
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 11
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 30906
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 581
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30889
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 53
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1086
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 793155
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 18922
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6819
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
33557, 1900, 1900, 1900, 1900, 1900, 1900, 1900, 1600, 1600, 1600, 1600, 1600, 1600, 1600, 1600, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 
gpgpu_n_tot_thrd_icount = 48834240
gpgpu_n_tot_w_icount = 1526070
gpgpu_n_stall_shd_mem = 507793
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65087
gpgpu_n_mem_write_global = 23769
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1047552
gpgpu_n_store_insn = 380304
gpgpu_n_shmem_insn = 12540111
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 972192
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 249270
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 258523
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:565807	W0_Idle:5475582	W0_Scoreboard:3287763	W1:5655	W2:5295	W3:4935	W4:4575	W5:4215	W6:3855	W7:3495	W8:3135	W9:2775	W10:2415	W11:2055	W12:1695	W13:1335	W14:975	W15:555	W16:485625	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:993480
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 520696 {8:65087,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1711368 {72:23769,}
traffic_breakdown_coretomem[INST_ACC_R] = 38912 {8:4864,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4723448 {72:64506,136:581,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 190152 {8:23769,}
traffic_breakdown_memtocore[INST_ACC_R] = 661504 {136:4864,}
maxmrqlatency = 190 
maxdqlatency = 0 
maxmflatency = 1002 
averagemflatency = 257 
max_icnt2mem_latency = 1037 
max_icnt2sh_latency = 925584 
mrq_lat_table:1771 	78 	36 	80 	38 	33 	45 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	58233 	21649 	8989 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	47905 	13011 	9768 	5864 	5614 	10449 	1123 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	19801 	31994 	12888 	419 	0 	0 	0 	0 	0 	0 	0 	15 	430 	3650 	6707 	9770 	3197 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	664 	70 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626     25733         0         0      1444      3430      8754      3990      9717      4091      9738      6778      9780      8269      9762     10428 
dram[1]:      2345     26474         0         0      2920      3400      4068      4001      4450      4093      7129      6754      8231      8647      9790     10496 
dram[2]:      4686     27218         0         0      2968       853      3992      9342      4093      9730      6782      9774      8271      9756     10430      9744 
dram[3]:      7006      6717         0         0      2926      2609      4003      4070      4095      4560      6756      7131      8649      8252     10498      9848 
dram[4]:      7637      8408         0         0      1762      2657      9047      3994      9723      4164      9768      6784      9786      8290      9750     10454 
dram[5]:      8346     11002         0         0      3388      2615      4066      4005      4448      4097      7127      6758      8227      8666      9786     10510 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        8779      7884     12285      9552     17934     11474     16074     11054     11568     10941      8130     10654
dram[1]:          0         0    none      none        8277      7695      9638      9884     11292     10765     13530     10717     13983      9826     11147      9391
dram[2]:          0         0    none      none        7988      8934      9405     12238     10741     17738     11056     16004     10616     11883     10593      8693
dram[3]:          0         0    none      none        7950      8916      9444      9813     10895     10863     10961     12790     10025     13213      9477     10625
dram[4]:          0         0    none      none        7908      9096     11717      9483     17173     11054     14718     10507     10226     10715      7834     10576
dram[5]:          0         0    none      none        8258      8774      9272     10001     11123     11051     13201     10807     13970      9938     11093      9589
maximum mf latency per bank:
dram[0]:        285         0         0         0       770       547       996       715      1002       714       984       738       820       758       681       807
dram[1]:          0         0         0         0       514       580       737       779       803       746       858       575       866       399       839       320
dram[2]:          0         0         0         0       553       812       636       974       665       987       681       950       671       773       732       707
dram[3]:          0         0         0         0       541       622       639       741       654       738       733       803       468       813       330       789
dram[4]:          0         0         0         0       670       649       980       728       984       752       896       633       752       663       626       659
dram[5]:          0         0         0         0       547       639       730       721       766       737       810       586       837       399       794       367
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=925585 n_nop=924865 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.001517
n_activity=4651 dram_eff=0.3019
bk0: 14a 925495i bk1: 8a 925552i bk2: 0a 925583i bk3: 0a 925584i bk4: 20a 925532i bk5: 20a 925532i bk6: 64a 925425i bk7: 64a 925313i bk8: 64a 925425i bk9: 64a 925408i bk10: 64a 925445i bk11: 64a 925425i bk12: 64a 925444i bk13: 64a 925429i bk14: 64a 925418i bk15: 64a 925432i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000827585
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=925585 n_nop=924871 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001513
n_activity=3863 dram_eff=0.3624
bk0: 12a 925544i bk1: 8a 925553i bk2: 0a 925582i bk3: 0a 925584i bk4: 20a 925531i bk5: 20a 925535i bk6: 64a 925383i bk7: 64a 925218i bk8: 64a 925436i bk9: 64a 925382i bk10: 64a 925428i bk11: 64a 925393i bk12: 64a 925429i bk13: 64a 925412i bk14: 64a 925425i bk15: 64a 925415i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00310938
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=925585 n_nop=924867 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.001521
n_activity=4518 dram_eff=0.3116
bk0: 12a 925546i bk1: 8a 925554i bk2: 0a 925581i bk3: 0a 925582i bk4: 20a 925528i bk5: 24a 925525i bk6: 64a 925417i bk7: 64a 925336i bk8: 64a 925436i bk9: 64a 925419i bk10: 64a 925425i bk11: 64a 925441i bk12: 64a 925441i bk13: 64a 925429i bk14: 64a 925438i bk15: 64a 925417i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.000960474
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=925585 n_nop=924871 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001513
n_activity=3938 dram_eff=0.3555
bk0: 8a 925552i bk1: 8a 925554i bk2: 0a 925584i bk3: 0a 925585i bk4: 20a 925535i bk5: 24a 925529i bk6: 64a 925368i bk7: 64a 925266i bk8: 64a 925416i bk9: 64a 925395i bk10: 64a 925423i bk11: 64a 925413i bk12: 64a 925428i bk13: 64a 925403i bk14: 64a 925426i bk15: 64a 925417i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00323579
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=925585 n_nop=924871 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001513
n_activity=4515 dram_eff=0.3101
bk0: 8a 925555i bk1: 8a 925554i bk2: 0a 925581i bk3: 0a 925584i bk4: 20a 925533i bk5: 24a 925521i bk6: 64a 925429i bk7: 64a 925331i bk8: 64a 925425i bk9: 64a 925443i bk10: 64a 925445i bk11: 64a 925423i bk12: 64a 925442i bk13: 64a 925421i bk14: 64a 925416i bk15: 64a 925430i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000694696
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=925585 n_nop=924871 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001513
n_activity=3937 dram_eff=0.3556
bk0: 8a 925554i bk1: 8a 925555i bk2: 0a 925583i bk3: 0a 925585i bk4: 20a 925532i bk5: 24a 925523i bk6: 64a 925389i bk7: 64a 925224i bk8: 64a 925434i bk9: 64a 925406i bk10: 64a 925434i bk11: 64a 925402i bk12: 64a 925432i bk13: 64a 925420i bk14: 64a 925415i bk15: 64a 925409i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00311803

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6737, Miss = 177, Miss_rate = 0.026, Pending_hits = 37, Reservation_fails = 266
L2_cache_bank[1]: Access = 8170, Miss = 174, Miss_rate = 0.021, Pending_hits = 55, Reservation_fails = 95
L2_cache_bank[2]: Access = 7746, Miss = 176, Miss_rate = 0.023, Pending_hits = 56, Reservation_fails = 97
L2_cache_bank[3]: Access = 8473, Miss = 174, Miss_rate = 0.021, Pending_hits = 45, Reservation_fails = 190
L2_cache_bank[4]: Access = 8418, Miss = 176, Miss_rate = 0.021, Pending_hits = 55, Reservation_fails = 56
L2_cache_bank[5]: Access = 6752, Miss = 176, Miss_rate = 0.026, Pending_hits = 37, Reservation_fails = 190
L2_cache_bank[6]: Access = 8455, Miss = 174, Miss_rate = 0.021, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[7]: Access = 7782, Miss = 176, Miss_rate = 0.023, Pending_hits = 73, Reservation_fails = 190
L2_cache_bank[8]: Access = 6474, Miss = 174, Miss_rate = 0.027, Pending_hits = 31, Reservation_fails = 32
L2_cache_bank[9]: Access = 8460, Miss = 176, Miss_rate = 0.021, Pending_hits = 60, Reservation_fails = 190
L2_cache_bank[10]: Access = 7498, Miss = 174, Miss_rate = 0.023, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[11]: Access = 8770, Miss = 176, Miss_rate = 0.020, Pending_hits = 44, Reservation_fails = 190
L2_total_cache_accesses = 93735
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0224
L2_total_cache_pending_hits = 579
L2_total_cache_reservation_fails = 1496
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 62513
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 526
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23769
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4757
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1496
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=244557
icnt_total_pkts_simt_to_mem=141273
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.31532
	minimum = 6
	maximum = 10
Network latency average = 7.31532
	minimum = 6
	maximum = 10
Slowest packet = 187249
Flit latency average = 6.03543
	minimum = 6
	maximum = 8
Slowest flit = 385351
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00025353
	minimum = 0 (at node 0)
	maximum = 0.00342265 (at node 11)
Accepted packet rate average = 0.00025353
	minimum = 0 (at node 0)
	maximum = 0.00342265 (at node 11)
Injected flit rate average = 0.000580149
	minimum = 0 (at node 0)
	maximum = 0.0053344 (at node 11)
Accepted flit rate average= 0.000580149
	minimum = 0 (at node 0)
	maximum = 0.0103296 (at node 11)
Injected packet length average = 2.28829
Accepted packet length average = 2.28829
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.5146 (44 samples)
	minimum = 6 (44 samples)
	maximum = 153.068 (44 samples)
Network latency average = 13.1269 (44 samples)
	minimum = 6 (44 samples)
	maximum = 104.886 (44 samples)
Flit latency average = 10.1171 (44 samples)
	minimum = 6 (44 samples)
	maximum = 103.25 (44 samples)
Fragmentation average = 0.00521769 (44 samples)
	minimum = 0 (44 samples)
	maximum = 27.3636 (44 samples)
Injected packet rate average = 0.0198385 (44 samples)
	minimum = 0.00607733 (44 samples)
	maximum = 0.0410018 (44 samples)
Accepted packet rate average = 0.0198385 (44 samples)
	minimum = 0.00607733 (44 samples)
	maximum = 0.0410018 (44 samples)
Injected flit rate average = 0.040201 (44 samples)
	minimum = 0.00915437 (44 samples)
	maximum = 0.109691 (44 samples)
Accepted flit rate average = 0.040201 (44 samples)
	minimum = 0.0110003 (44 samples)
	maximum = 0.0691199 (44 samples)
Injected packet size average = 2.02642 (44 samples)
Accepted packet size average = 2.02642 (44 samples)
Hops average = 1 (44 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 34 sec (574 sec)
gpgpu_simulation_rate = 69171 (inst/sec)
gpgpu_simulation_rate = 1612 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401c40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_internalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,16,1) 
kernel '_Z12lud_internalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 45 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,925585)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1345,925585), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 45 '_Z12lud_internalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_internalPfii' finished on shader 12.

GPGPU-Sim PTX: cudaLaunch for 0x0x401d40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12lud_diagonalPfii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 45 
gpu_sim_cycle = 1346
gpu_sim_insn = 25600
gpu_ipc =      19.0193
gpu_tot_sim_cycle = 926931
gpu_tot_sim_insn = 39729790
gpu_tot_ipc =      42.8616
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 85232
gpu_stall_icnt2sh    = 140830
gpu_total_sim_rate=69215

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 812477
	L1I_total_cache_misses = 18922
	L1I_total_cache_miss_rate = 0.0233
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6819
L1D_cache:
	L1D_cache_core[0]: Access = 137, Miss = 100, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 139, Miss = 120, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 157, Miss = 115, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[3]: Access = 166, Miss = 131, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[4]: Access = 166, Miss = 129, Miss_rate = 0.777, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 173, Miss = 116, Miss_rate = 0.671, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 170, Miss = 147, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 146, Miss = 125, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 102, Miss = 96, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 126, Miss = 78, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 132, Miss = 117, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[11]: Access = 87, Miss = 62, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 102, Miss = 94, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[13]: Access = 104, Miss = 98, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[14]: Access = 198, Miss = 139, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2105
	L1D_total_cache_misses = 1667
	L1D_total_cache_miss_rate = 0.7919
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 11
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 30930
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 581
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30913
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 53
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1086
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 793555
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 18922
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6819
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
33557, 1900, 1900, 1900, 1900, 1900, 1900, 1900, 1600, 1600, 1600, 1600, 1600, 1600, 1600, 1600, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 
gpgpu_n_tot_thrd_icount = 48859840
gpgpu_n_tot_w_icount = 1526870
gpgpu_n_stall_shd_mem = 507825
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65135
gpgpu_n_mem_write_global = 23785
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1048320
gpgpu_n_store_insn = 380560
gpgpu_n_shmem_insn = 12548815
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 972960
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 249270
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 258555
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:565973	W0_Idle:5476054	W0_Scoreboard:3289045	W1:5655	W2:5295	W3:4935	W4:4575	W5:4215	W6:3855	W7:3495	W8:3135	W9:2775	W10:2415	W11:2055	W12:1695	W13:1335	W14:975	W15:555	W16:485625	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:994280
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 521080 {8:65135,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1712520 {72:23785,}
traffic_breakdown_coretomem[INST_ACC_R] = 38912 {8:4864,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4726904 {72:64554,136:581,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 190280 {8:23785,}
traffic_breakdown_memtocore[INST_ACC_R] = 661504 {136:4864,}
maxmrqlatency = 190 
maxdqlatency = 0 
maxmflatency = 1002 
averagemflatency = 257 
max_icnt2mem_latency = 1037 
max_icnt2sh_latency = 926930 
mrq_lat_table:1771 	78 	36 	80 	38 	33 	45 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	58297 	21649 	8989 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	47969 	13011 	9768 	5864 	5614 	10449 	1123 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	19837 	32003 	12891 	419 	0 	0 	0 	0 	0 	0 	0 	15 	430 	3650 	6707 	9770 	3213 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	667 	70 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626     25733         0         0      1444      3430      8754      3990      9717      4091      9738      6778      9780      8269      9762     10428 
dram[1]:      2345     26474         0         0      2920      3400      4068      4001      4450      4093      7129      6754      8231      8647      9790     10496 
dram[2]:      4686     27218         0         0      2968       853      3992      9342      4093      9730      6782      9774      8271      9756     10430      9744 
dram[3]:      7006      6717         0         0      2926      2609      4003      4070      4095      4560      6756      7131      8649      8252     10498      9848 
dram[4]:      7637      8408         0         0      1762      2657      9047      3994      9723      4164      9768      6784      9786      8290      9750     10454 
dram[5]:      8346     11002         0         0      3388      2615      4066      4005      4448      4097      7127      6758      8227      8666      9786     10510 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        8779      7884     12285      9552     17934     11474     16074     11054     11568     10941      8130     10654
dram[1]:          0         0    none      none        8277      7695      9638      9884     11292     10765     13530     10717     13983      9826     11147      9487
dram[2]:          0         0    none      none        7988      8934      9405     12238     10741     17738     11056     16004     10616     11883     10593      8693
dram[3]:          0         0    none      none        7950      8916      9444      9813     10895     10863     10961     12790     10025     13213      9567     10625
dram[4]:          0         0    none      none        7908      9096     11717      9483     17173     11054     14718     10507     10226     10715      7834     10576
dram[5]:          0         0    none      none        8258      8774      9272     10001     11123     11051     13201     10807     13970      9938     11093      9692
maximum mf latency per bank:
dram[0]:        285         0         0         0       770       547       996       715      1002       714       984       738       820       758       681       807
dram[1]:          0         0         0         0       514       580       737       779       803       746       858       575       866       399       839       320
dram[2]:          0         0         0         0       553       812       636       974       665       987       681       950       671       773       732       707
dram[3]:          0         0         0         0       541       622       639       741       654       738       733       803       468       813       330       789
dram[4]:          0         0         0         0       670       649       980       728       984       752       896       633       752       663       626       659
dram[5]:          0         0         0         0       547       639       730       721       766       737       810       586       837       399       794       367
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=926931 n_nop=926211 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.001515
n_activity=4651 dram_eff=0.3019
bk0: 14a 926841i bk1: 8a 926898i bk2: 0a 926929i bk3: 0a 926930i bk4: 20a 926878i bk5: 20a 926878i bk6: 64a 926771i bk7: 64a 926659i bk8: 64a 926771i bk9: 64a 926754i bk10: 64a 926791i bk11: 64a 926771i bk12: 64a 926790i bk13: 64a 926775i bk14: 64a 926764i bk15: 64a 926778i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000826383
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=926931 n_nop=926217 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.00151
n_activity=3863 dram_eff=0.3624
bk0: 12a 926890i bk1: 8a 926899i bk2: 0a 926928i bk3: 0a 926930i bk4: 20a 926877i bk5: 20a 926881i bk6: 64a 926729i bk7: 64a 926564i bk8: 64a 926782i bk9: 64a 926728i bk10: 64a 926774i bk11: 64a 926739i bk12: 64a 926775i bk13: 64a 926758i bk14: 64a 926771i bk15: 64a 926761i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00310487
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=926931 n_nop=926213 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.001519
n_activity=4518 dram_eff=0.3116
bk0: 12a 926892i bk1: 8a 926900i bk2: 0a 926927i bk3: 0a 926928i bk4: 20a 926874i bk5: 24a 926871i bk6: 64a 926763i bk7: 64a 926682i bk8: 64a 926782i bk9: 64a 926765i bk10: 64a 926771i bk11: 64a 926787i bk12: 64a 926787i bk13: 64a 926775i bk14: 64a 926784i bk15: 64a 926763i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.000959079
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=926931 n_nop=926217 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.00151
n_activity=3938 dram_eff=0.3555
bk0: 8a 926898i bk1: 8a 926900i bk2: 0a 926930i bk3: 0a 926931i bk4: 20a 926881i bk5: 24a 926875i bk6: 64a 926714i bk7: 64a 926612i bk8: 64a 926762i bk9: 64a 926741i bk10: 64a 926769i bk11: 64a 926759i bk12: 64a 926774i bk13: 64a 926749i bk14: 64a 926772i bk15: 64a 926763i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00323109
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=926931 n_nop=926217 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.00151
n_activity=4515 dram_eff=0.3101
bk0: 8a 926901i bk1: 8a 926900i bk2: 0a 926927i bk3: 0a 926930i bk4: 20a 926879i bk5: 24a 926867i bk6: 64a 926775i bk7: 64a 926677i bk8: 64a 926771i bk9: 64a 926789i bk10: 64a 926791i bk11: 64a 926769i bk12: 64a 926788i bk13: 64a 926767i bk14: 64a 926762i bk15: 64a 926776i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000693687
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=926931 n_nop=926217 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.00151
n_activity=3937 dram_eff=0.3556
bk0: 8a 926900i bk1: 8a 926901i bk2: 0a 926929i bk3: 0a 926931i bk4: 20a 926878i bk5: 24a 926869i bk6: 64a 926735i bk7: 64a 926570i bk8: 64a 926780i bk9: 64a 926752i bk10: 64a 926780i bk11: 64a 926748i bk12: 64a 926778i bk13: 64a 926766i bk14: 64a 926761i bk15: 64a 926755i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0031135

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6737, Miss = 177, Miss_rate = 0.026, Pending_hits = 37, Reservation_fails = 266
L2_cache_bank[1]: Access = 8170, Miss = 174, Miss_rate = 0.021, Pending_hits = 55, Reservation_fails = 95
L2_cache_bank[2]: Access = 7746, Miss = 176, Miss_rate = 0.023, Pending_hits = 56, Reservation_fails = 97
L2_cache_bank[3]: Access = 8494, Miss = 174, Miss_rate = 0.020, Pending_hits = 45, Reservation_fails = 190
L2_cache_bank[4]: Access = 8418, Miss = 176, Miss_rate = 0.021, Pending_hits = 55, Reservation_fails = 56
L2_cache_bank[5]: Access = 6752, Miss = 176, Miss_rate = 0.026, Pending_hits = 37, Reservation_fails = 190
L2_cache_bank[6]: Access = 8475, Miss = 174, Miss_rate = 0.021, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[7]: Access = 7782, Miss = 176, Miss_rate = 0.023, Pending_hits = 73, Reservation_fails = 190
L2_cache_bank[8]: Access = 6474, Miss = 174, Miss_rate = 0.027, Pending_hits = 31, Reservation_fails = 32
L2_cache_bank[9]: Access = 8460, Miss = 176, Miss_rate = 0.021, Pending_hits = 60, Reservation_fails = 190
L2_cache_bank[10]: Access = 7498, Miss = 174, Miss_rate = 0.023, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[11]: Access = 8793, Miss = 176, Miss_rate = 0.020, Pending_hits = 44, Reservation_fails = 190
L2_total_cache_accesses = 93799
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0224
L2_total_cache_pending_hits = 579
L2_total_cache_reservation_fails = 1496
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 62561
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 526
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23785
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4757
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1496
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=244717
icnt_total_pkts_simt_to_mem=141369
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.23438
	minimum = 6
	maximum = 32
Network latency average = 9.10938
	minimum = 6
	maximum = 32
Slowest packet = 187499
Flit latency average = 8.82812
	minimum = 6
	maximum = 30
Slowest flit = 385885
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0035221
	minimum = 0 (at node 0)
	maximum = 0.0475483 (at node 12)
Accepted packet rate average = 0.0035221
	minimum = 0 (at node 0)
	maximum = 0.0475483 (at node 12)
Injected flit rate average = 0.00704419
	minimum = 0 (at node 0)
	maximum = 0.0713224 (at node 12)
Accepted flit rate average= 0.00704419
	minimum = 0 (at node 0)
	maximum = 0.118871 (at node 12)
Injected packet length average = 2
Accepted packet length average = 2
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.3306 (45 samples)
	minimum = 6 (45 samples)
	maximum = 150.378 (45 samples)
Network latency average = 13.0377 (45 samples)
	minimum = 6 (45 samples)
	maximum = 103.267 (45 samples)
Flit latency average = 10.0884 (45 samples)
	minimum = 6 (45 samples)
	maximum = 101.622 (45 samples)
Fragmentation average = 0.00510174 (45 samples)
	minimum = 0 (45 samples)
	maximum = 26.7556 (45 samples)
Injected packet rate average = 0.0194759 (45 samples)
	minimum = 0.00594228 (45 samples)
	maximum = 0.0411472 (45 samples)
Accepted packet rate average = 0.0194759 (45 samples)
	minimum = 0.00594228 (45 samples)
	maximum = 0.0411472 (45 samples)
Injected flit rate average = 0.0394642 (45 samples)
	minimum = 0.00895094 (45 samples)
	maximum = 0.108838 (45 samples)
Accepted flit rate average = 0.0394642 (45 samples)
	minimum = 0.0107558 (45 samples)
	maximum = 0.0702255 (45 samples)
Injected packet size average = 2.02631 (45 samples)
Accepted packet size average = 2.02631 (45 samples)
Hops average = 1 (45 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 34 sec (574 sec)
gpgpu_simulation_rate = 69215 (inst/sec)
gpgpu_simulation_rate = 1614 (cycle/sec)
kernel '_Z12lud_diagonalPfii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 46 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,926931)
GPGPU-Sim uArch: cycles simulated: 927931  inst.: 39730238 (ipc= 0.4) sim_rate=69096 (inst/sec) elapsed = 0:0:09:35 / Wed Jan 30 01:43:02 2019
GPGPU-Sim uArch: cycles simulated: 932431  inst.: 39734133 (ipc= 0.8) sim_rate=68982 (inst/sec) elapsed = 0:0:09:36 / Wed Jan 30 01:43:03 2019
GPGPU-Sim uArch: cycles simulated: 936431  inst.: 39742904 (ipc= 1.4) sim_rate=68878 (inst/sec) elapsed = 0:0:09:37 / Wed Jan 30 01:43:04 2019
GPGPU-Sim uArch: cycles simulated: 940431  inst.: 39748736 (ipc= 1.4) sim_rate=68769 (inst/sec) elapsed = 0:0:09:38 / Wed Jan 30 01:43:05 2019
GPGPU-Sim uArch: cycles simulated: 944431  inst.: 39752355 (ipc= 1.3) sim_rate=68656 (inst/sec) elapsed = 0:0:09:39 / Wed Jan 30 01:43:06 2019
GPGPU-Sim uArch: cycles simulated: 948431  inst.: 39754384 (ipc= 1.1) sim_rate=68542 (inst/sec) elapsed = 0:0:09:40 / Wed Jan 30 01:43:07 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (23038,926931), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 46 '_Z12lud_diagonalPfii').
GPGPU-Sim uArch: GPU detected kernel '_Z12lud_diagonalPfii' finished on shader 13.
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 46 
gpu_sim_cycle = 23039
gpu_sim_insn = 26018
gpu_ipc =       1.1293
gpu_tot_sim_cycle = 949970
gpu_tot_sim_insn = 39755808
gpu_tot_ipc =      41.8495
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 85232
gpu_stall_icnt2sh    = 140830
gpu_total_sim_rate=68544

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 814523
	L1I_total_cache_misses = 18939
	L1I_total_cache_miss_rate = 0.0233
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6819
L1D_cache:
	L1D_cache_core[0]: Access = 137, Miss = 100, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 139, Miss = 120, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 157, Miss = 115, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[3]: Access = 166, Miss = 131, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[4]: Access = 166, Miss = 129, Miss_rate = 0.777, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 173, Miss = 116, Miss_rate = 0.671, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 170, Miss = 147, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 146, Miss = 125, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 102, Miss = 96, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 126, Miss = 78, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 132, Miss = 117, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[11]: Access = 87, Miss = 62, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 102, Miss = 94, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[13]: Access = 104, Miss = 98, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[14]: Access = 198, Miss = 139, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2105
	L1D_total_cache_misses = 1667
	L1D_total_cache_miss_rate = 0.7919
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 11
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 30936
	L1C_total_cache_misses = 17
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 581
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30919
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 53
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1086
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 795584
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 18939
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6819
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
33557, 1900, 1900, 1900, 1900, 1900, 1900, 1900, 1600, 1600, 1600, 1600, 1600, 1600, 1600, 1600, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1100, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 1000, 
gpgpu_n_tot_thrd_icount = 48976640
gpgpu_n_tot_w_icount = 1530520
gpgpu_n_stall_shd_mem = 508371
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65151
gpgpu_n_mem_write_global = 23800
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1048576
gpgpu_n_store_insn = 380800
gpgpu_n_shmem_insn = 12553616
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 973056
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 249816
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 258555
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:565973	W0_Idle:5503938	W0_Scoreboard:3303617	W1:6032	W2:5648	W3:5264	W4:4880	W5:4496	W6:4112	W7:3728	W8:3344	W9:2960	W10:2576	W11:2192	W12:1808	W13:1424	W14:1040	W15:592	W16:486144	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:994280
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 521208 {8:65151,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1713600 {72:23800,}
traffic_breakdown_coretomem[INST_ACC_R] = 39048 {8:4881,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4728056 {72:64570,136:581,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 190400 {8:23800,}
traffic_breakdown_memtocore[INST_ACC_R] = 663816 {136:4881,}
maxmrqlatency = 190 
maxdqlatency = 0 
maxmflatency = 1002 
averagemflatency = 257 
max_icnt2mem_latency = 1037 
max_icnt2sh_latency = 949969 
mrq_lat_table:1771 	78 	36 	80 	38 	33 	45 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	58328 	21649 	8989 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	48017 	13011 	9768 	5864 	5614 	10449 	1123 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	19853 	32003 	12891 	419 	0 	0 	0 	0 	0 	0 	0 	15 	430 	3650 	6707 	9770 	3228 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	679 	70 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       626     25733         0         0      1444      3430      8754      3990      9717      4091      9738      6778      9780      8269      9762     10428 
dram[1]:      2345     26474         0         0      2920      3400      4068      4001      4450      4093      7129      6754      8231      8647      9790     10496 
dram[2]:      4686     27218         0         0      2968       853      3992      9342      4093      9730      6782      9774      8271      9756     10430      9744 
dram[3]:      7006      6717         0         0      2926      2609      4003      4070      4095      4560      6756      7131      8649      8252     10498      9848 
dram[4]:      7637      8408         0         0      1762      2657      9047      3994      9723      4164      9768      6784      9786      8290      9750     10454 
dram[5]:      8346     11002         0         0      3388      2615      4066      4005      4448      4097      7127      6758      8227      8666      9786     10510 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  6.000000  4.000000      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  6.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]:  4.000000  4.000000      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 2103/86 = 24.453489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         6         4         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         6         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         4         4         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2103
min_bank_accesses = 0!
chip skew: 352/350 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        322         0    none      none        8779      7884     12285      9552     17934     11474     16074     11054     11568     10941      8130     10654
dram[1]:          0         0    none      none        8277      7695      9638      9884     11292     10765     13530     10717     13983      9826     11147      9530
dram[2]:          0         0    none      none        7988      8934      9405     12238     10741     17738     11056     16004     10616     11883     10593      8693
dram[3]:          0         0    none      none        7950      8916      9444      9813     10895     10863     10961     12790     10025     13213      9611     10625
dram[4]:          0         0    none      none        7908      9096     11717      9483     17173     11054     14718     10507     10226     10715      7834     10576
dram[5]:          0         0    none      none        8258      8774      9272     10001     11123     11051     13201     10807     13970      9938     11093      9740
maximum mf latency per bank:
dram[0]:        285         0         0         0       770       547       996       715      1002       714       984       738       820       758       681       807
dram[1]:          0         0         0         0       514       580       737       779       803       746       858       575       866       399       839       320
dram[2]:          0         0         0         0       553       812       636       974       665       987       681       950       671       773       732       707
dram[3]:          0         0         0         0       541       622       639       741       654       738       733       803       468       813       330       789
dram[4]:          0         0         0         0       670       649       980       728       984       752       896       633       752       663       626       659
dram[5]:          0         0         0         0       547       639       730       721       766       737       810       586       837       399       794       367
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=949970 n_nop=949250 n_act=16 n_pre=2 n_req=351 n_rd=702 n_write=0 bw_util=0.001478
n_activity=4651 dram_eff=0.3019
bk0: 14a 949880i bk1: 8a 949937i bk2: 0a 949968i bk3: 0a 949969i bk4: 20a 949917i bk5: 20a 949917i bk6: 64a 949810i bk7: 64a 949698i bk8: 64a 949810i bk9: 64a 949793i bk10: 64a 949830i bk11: 64a 949810i bk12: 64a 949829i bk13: 64a 949814i bk14: 64a 949803i bk15: 64a 949817i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000806341
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=949970 n_nop=949256 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001474
n_activity=3863 dram_eff=0.3624
bk0: 12a 949929i bk1: 8a 949938i bk2: 0a 949967i bk3: 0a 949969i bk4: 20a 949916i bk5: 20a 949920i bk6: 64a 949768i bk7: 64a 949603i bk8: 64a 949821i bk9: 64a 949767i bk10: 64a 949813i bk11: 64a 949778i bk12: 64a 949814i bk13: 64a 949797i bk14: 64a 949810i bk15: 64a 949800i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00302957
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=949970 n_nop=949252 n_act=14 n_pre=0 n_req=352 n_rd=704 n_write=0 bw_util=0.001482
n_activity=4518 dram_eff=0.3116
bk0: 12a 949931i bk1: 8a 949939i bk2: 0a 949966i bk3: 0a 949967i bk4: 20a 949913i bk5: 24a 949910i bk6: 64a 949802i bk7: 64a 949721i bk8: 64a 949821i bk9: 64a 949804i bk10: 64a 949810i bk11: 64a 949826i bk12: 64a 949826i bk13: 64a 949814i bk14: 64a 949823i bk15: 64a 949802i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.000935819
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=949970 n_nop=949256 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001474
n_activity=3938 dram_eff=0.3555
bk0: 8a 949937i bk1: 8a 949939i bk2: 0a 949969i bk3: 0a 949970i bk4: 20a 949920i bk5: 24a 949914i bk6: 64a 949753i bk7: 64a 949651i bk8: 64a 949801i bk9: 64a 949780i bk10: 64a 949808i bk11: 64a 949798i bk12: 64a 949813i bk13: 64a 949788i bk14: 64a 949811i bk15: 64a 949802i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00315273
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=949970 n_nop=949256 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001474
n_activity=4515 dram_eff=0.3101
bk0: 8a 949940i bk1: 8a 949939i bk2: 0a 949966i bk3: 0a 949969i bk4: 20a 949918i bk5: 24a 949906i bk6: 64a 949814i bk7: 64a 949716i bk8: 64a 949810i bk9: 64a 949828i bk10: 64a 949830i bk11: 64a 949808i bk12: 64a 949827i bk13: 64a 949806i bk14: 64a 949801i bk15: 64a 949815i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000676863
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=949970 n_nop=949256 n_act=14 n_pre=0 n_req=350 n_rd=700 n_write=0 bw_util=0.001474
n_activity=3937 dram_eff=0.3556
bk0: 8a 949939i bk1: 8a 949940i bk2: 0a 949968i bk3: 0a 949970i bk4: 20a 949917i bk5: 24a 949908i bk6: 64a 949774i bk7: 64a 949609i bk8: 64a 949819i bk9: 64a 949791i bk10: 64a 949819i bk11: 64a 949787i bk12: 64a 949817i bk13: 64a 949805i bk14: 64a 949800i bk15: 64a 949794i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00303799

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6739, Miss = 177, Miss_rate = 0.026, Pending_hits = 37, Reservation_fails = 266
L2_cache_bank[1]: Access = 8172, Miss = 174, Miss_rate = 0.021, Pending_hits = 55, Reservation_fails = 95
L2_cache_bank[2]: Access = 7748, Miss = 176, Miss_rate = 0.023, Pending_hits = 56, Reservation_fails = 97
L2_cache_bank[3]: Access = 8506, Miss = 174, Miss_rate = 0.020, Pending_hits = 45, Reservation_fails = 190
L2_cache_bank[4]: Access = 8420, Miss = 176, Miss_rate = 0.021, Pending_hits = 55, Reservation_fails = 56
L2_cache_bank[5]: Access = 6753, Miss = 176, Miss_rate = 0.026, Pending_hits = 37, Reservation_fails = 190
L2_cache_bank[6]: Access = 8487, Miss = 174, Miss_rate = 0.021, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[7]: Access = 7782, Miss = 176, Miss_rate = 0.023, Pending_hits = 73, Reservation_fails = 190
L2_cache_bank[8]: Access = 6476, Miss = 174, Miss_rate = 0.027, Pending_hits = 31, Reservation_fails = 32
L2_cache_bank[9]: Access = 8460, Miss = 176, Miss_rate = 0.021, Pending_hits = 60, Reservation_fails = 190
L2_cache_bank[10]: Access = 7500, Miss = 174, Miss_rate = 0.023, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[11]: Access = 8804, Miss = 176, Miss_rate = 0.020, Pending_hits = 44, Reservation_fails = 190
L2_total_cache_accesses = 93847
L2_total_cache_misses = 2103
L2_total_cache_miss_rate = 0.0224
L2_total_cache_pending_hits = 579
L2_total_cache_reservation_fails = 1496
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 62577
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 526
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23800
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4774
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 54
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1496
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=244865
icnt_total_pkts_simt_to_mem=141447
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.35417
	minimum = 6
	maximum = 10
Network latency average = 7.35417
	minimum = 6
	maximum = 10
Slowest packet = 187599
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 386086
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000154328
	minimum = 0 (at node 0)
	maximum = 0.00208342 (at node 13)
Accepted packet rate average = 0.000154328
	minimum = 0 (at node 0)
	maximum = 0.00208342 (at node 13)
Injected flit rate average = 0.000363313
	minimum = 0 (at node 0)
	maximum = 0.00338556 (at node 13)
Accepted flit rate average= 0.000363313
	minimum = 0 (at node 0)
	maximum = 0.00642389 (at node 13)
Injected packet length average = 2.35417
Accepted packet length average = 2.35417
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.1137 (46 samples)
	minimum = 6 (46 samples)
	maximum = 147.326 (46 samples)
Network latency average = 12.9141 (46 samples)
	minimum = 6 (46 samples)
	maximum = 101.239 (46 samples)
Flit latency average = 9.99953 (46 samples)
	minimum = 6 (46 samples)
	maximum = 99.5435 (46 samples)
Fragmentation average = 0.00499084 (46 samples)
	minimum = 0 (46 samples)
	maximum = 26.1739 (46 samples)
Injected packet rate average = 0.0190558 (46 samples)
	minimum = 0.0058131 (46 samples)
	maximum = 0.040298 (46 samples)
Accepted packet rate average = 0.0190558 (46 samples)
	minimum = 0.0058131 (46 samples)
	maximum = 0.040298 (46 samples)
Injected flit rate average = 0.0386142 (46 samples)
	minimum = 0.00875635 (46 samples)
	maximum = 0.106546 (46 samples)
Accepted flit rate average = 0.0386142 (46 samples)
	minimum = 0.010522 (46 samples)
	maximum = 0.0688385 (46 samples)
Injected packet size average = 2.02637 (46 samples)
Accepted packet size average = 2.02637 (46 samples)
Hops average = 1 (46 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 40 sec (580 sec)
gpgpu_simulation_rate = 68544 (inst/sec)
gpgpu_simulation_rate = 1637 (cycle/sec)
Time consumed(ms): 579386.500000
After LUD
>>>Verify<<<<
