//register
module rgt (D, clk, Q);
parameter n = 4;

input clk
input [n-1 : 0]D;
output[n-1 : 0]Q;

always @(posedge clk)
Q <= D;

endmodule

