// Seed: 3503480787
module module_0 (
    input wor  id_0,
    input tri  id_1,
    input tri1 id_2,
    input tri1 id_3
);
  assign id_5 = 1'b0;
  wire id_6;
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    output supply0 id_2,
    input tri1 id_3,
    input supply1 id_4,
    input uwire id_5,
    input tri1 id_6,
    input supply1 id_7,
    output tri0 id_8,
    input supply1 id_9,
    input tri1 id_10
);
  assign id_2 = id_5;
  module_0(
      id_0, id_7, id_1, id_9
  );
endmodule
