// Seed: 1546698358
module module_0 ();
  wire id_1;
  module_2 modCall_1 ();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = 1;
  module_0 modCall_1 ();
endmodule
module module_2;
  assign id_15 = id_7;
  wire id_19;
  assign module_3.type_7 = 0;
  assign id_16 = id_6;
  wire id_20;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  tri1 id_5;
  module_2 modCall_1 ();
  assign id_4 = 1'h0 & id_3 & id_5;
  assign id_5 = id_1 & id_2;
  assign id_4 = id_3;
  wor id_6 = 1;
  assign id_4 = id_5#(1) - id_2;
  assign id_4 = 1;
endmodule
