<profile>

<section name = "Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_4_1'" level="0">
<item name = "Date">Mon Aug 12 18:58:00 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">vecTrans3</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 4.907 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">101006, 101006, 0.505 ms, 0.505 ms, 101006, 101006, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_4_1">101004, 101004, 106, 101, 1, 1000, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 131, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 5, 564, 745, -</column>
<column name="Memory">2, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 642, -</column>
<column name="Register">-, -, 390, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 2, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fadd_32ns_32ns_32_10_full_dsp_1_U2">fadd_32ns_32ns_32_10_full_dsp_1, 0, 2, 365, 421, 0</column>
<column name="fmul_32ns_32ns_32_8_max_dsp_1_U3">fmul_32ns_32ns_32_8_max_dsp_1, 0, 3, 199, 324, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="in_r_U">main_Pipeline_VITIS_LOOP_4_1_in_r_ROM_AUTO_1R, 1, 0, 0, 0, 1000, 10, 1, 10000</column>
<column name="out_r_U">main_Pipeline_VITIS_LOOP_4_1_in_r_ROM_AUTO_1R, 1, 0, 0, 0, 1000, 10, 1, 10000</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln4_fu_150_p2">+, 0, 0, 13, 10, 1</column>
<column name="addr_cmp_fu_173_p2">icmp, 0, 0, 71, 64, 64</column>
<column name="icmp_ln4_fu_144_p2">icmp, 0, 0, 13, 10, 6</column>
<column name="d_fu_181_p3">select, 0, 0, 32, 1, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="A_address0">14, 3, 11, 33</column>
<column name="ap_NS_fsm">508, 102, 1, 102</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_1">9, 2, 10, 20</column>
<column name="ap_sig_allocacmp_reuse_reg_load">9, 2, 32, 64</column>
<column name="grp_fu_103_p0">14, 3, 32, 96</column>
<column name="grp_fu_103_p1">25, 5, 32, 160</column>
<column name="i_fu_52">9, 2, 10, 20</column>
<column name="reuse_addr_reg_fu_44">9, 2, 64, 128</column>
<column name="reuse_reg_fu_48">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="A_load_reg_250">32, 0, 32, 0</column>
<column name="addr_cmp_reg_255">1, 0, 1, 0</column>
<column name="ap_CS_fsm">101, 0, 101, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="d_reg_260">32, 0, 32, 0</column>
<column name="i_fu_52">10, 0, 10, 0</column>
<column name="icmp_ln4_reg_221">1, 0, 1, 0</column>
<column name="in_load_reg_235">10, 0, 10, 0</column>
<column name="out_load_reg_271">10, 0, 10, 0</column>
<column name="reg_115">32, 0, 32, 0</column>
<column name="reg_121">32, 0, 32, 0</column>
<column name="reuse_addr_reg_fu_44">64, 0, 64, 0</column>
<column name="reuse_reg_fu_48">32, 0, 32, 0</column>
<column name="zext_ln4_reg_225">10, 0, 64, 54</column>
<column name="zext_ln6_reg_240">10, 0, 64, 54</column>
<column name="zext_ln7_reg_276">10, 0, 64, 54</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_4_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_4_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_4_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_4_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_4_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_4_1, return value</column>
<column name="A_address0">out, 11, ap_memory, A, array</column>
<column name="A_ce0">out, 1, ap_memory, A, array</column>
<column name="A_we0">out, 1, ap_memory, A, array</column>
<column name="A_d0">out, 32, ap_memory, A, array</column>
<column name="A_q0">in, 32, ap_memory, A, array</column>
</table>
</item>
</section>
</profile>
