{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1606362369167 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606362369167 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 26 11:46:09 2020 " "Processing started: Thu Nov 26 11:46:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606362369167 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1606362369167 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exam_108_1 -c exam_108_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off exam_108_1 -c exam_108_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1606362369167 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1606362369469 ""}
{ "Warning" "WSGN_SEARCH_FILE" "exam_108_1.vhd 2 1 " "Using design file exam_108_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exam_108_1-beh " "Found design unit 1: exam_108_1-beh" {  } { { "exam_108_1.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606362370049 ""} { "Info" "ISGN_ENTITY_NAME" "1 exam_108_1 " "Found entity 1: exam_108_1" {  } { { "exam_108_1.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606362370049 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606362370049 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exam_108_1 " "Elaborating entity \"exam_108_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1606362370060 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SD178_nrst exam_108_1.vhd(12) " "VHDL Signal Declaration warning at exam_108_1.vhd(12): used implicit default value for signal \"SD178_nrst\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "exam_108_1.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1606362370069 "|exam_108_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "bz exam_108_1.vhd(19) " "VHDL Signal Declaration warning at exam_108_1.vhd(19): used implicit default value for signal \"bz\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "exam_108_1.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1606362370069 "|exam_108_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_1KHz exam_108_1.vhd(133) " "Verilog HDL or VHDL warning at exam_108_1.vhd(133): object \"clk_1KHz\" assigned a value but never read" {  } { { "exam_108_1.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606362370069 "|exam_108_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_1hz exam_108_1.vhd(133) " "Verilog HDL or VHDL warning at exam_108_1.vhd(133): object \"clk_1hz\" assigned a value but never read" {  } { { "exam_108_1.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606362370069 "|exam_108_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "motor_speed exam_108_1.vhd(135) " "VHDL Signal Declaration warning at exam_108_1.vhd(135): used implicit default value for signal \"motor_speed\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "exam_108_1.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 135 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1606362370069 "|exam_108_1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "motor_dir exam_108_1.vhd(136) " "VHDL Signal Declaration warning at exam_108_1.vhd(136): used explicit default value for signal \"motor_dir\" because signal was never assigned a value" {  } { { "exam_108_1.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 136 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1606362370069 "|exam_108_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_SBUF exam_108_1.vhd(151) " "Verilog HDL or VHDL warning at exam_108_1.vhd(151): object \"T_SBUF\" assigned a value but never read" {  } { { "exam_108_1.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606362370069 "|exam_108_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x exam_108_1.vhd(211) " "Verilog HDL or VHDL warning at exam_108_1.vhd(211): object \"x\" assigned a value but never read" {  } { { "exam_108_1.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 211 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606362370069 "|exam_108_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y exam_108_1.vhd(211) " "Verilog HDL or VHDL warning at exam_108_1.vhd(211): object \"y\" assigned a value but never read" {  } { { "exam_108_1.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 211 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606362370069 "|exam_108_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nReset exam_108_1.vhd(214) " "VHDL Process Statement warning at exam_108_1.vhd(214): signal \"nReset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "exam_108_1.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606362370069 "|exam_108_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg exam_108_1.vhd(280) " "Verilog HDL or VHDL warning at exam_108_1.vhd(280): object \"dbg\" assigned a value but never read" {  } { { "exam_108_1.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 280 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606362370069 "|exam_108_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "times exam_108_1.vhd(281) " "Verilog HDL or VHDL warning at exam_108_1.vhd(281): object \"times\" assigned a value but never read" {  } { { "exam_108_1.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 281 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606362370069 "|exam_108_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_pressed exam_108_1.vhd(283) " "VHDL Process Statement warning at exam_108_1.vhd(283): signal \"key_pressed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "exam_108_1.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 283 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606362370069 "|exam_108_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "actionID exam_108_1.vhd(283) " "VHDL Process Statement warning at exam_108_1.vhd(283): signal \"actionID\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "exam_108_1.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 283 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606362370069 "|exam_108_1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "main_LED\[5..4\] exam_108_1.vhd(162) " "Using initial value X (don't care) for net \"main_LED\[5..4\]\" at exam_108_1.vhd(162)" {  } { { "exam_108_1.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 162 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370069 "|exam_108_1"}
{ "Warning" "WSGN_SEARCH_FILE" "clock_generator.vhd 2 1 " "Using design file clock_generator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_generator-beh " "Found design unit 1: clock_generator-beh" {  } { { "clock_generator.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/clock_generator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606362370089 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock_generator.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/clock_generator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606362370089 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606362370089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:u1 " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:u1\"" {  } { { "exam_108_1.vhd" "u1" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606362370089 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcdcontrol.vhd 2 1 " "Using design file lcdcontrol.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcdControl-behavioral " "Found design unit 1: lcdControl-behavioral" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/lcdcontrol.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606362370109 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcdControl " "Found entity 1: lcdControl" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/lcdcontrol.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606362370109 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606362370109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcdControl lcdControl:u2 " "Elaborating entity \"lcdControl\" for hierarchy \"lcdControl:u2\"" {  } { { "exam_108_1.vhd" "u2" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606362370109 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "T_SBUF lcdcontrol.vhd(18) " "VHDL Signal Declaration warning at lcdcontrol.vhd(18): used implicit default value for signal \"T_SBUF\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/lcdcontrol.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1606362370119 "|exam_108_1|lcdControl:u2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Serial_available lcdcontrol.vhd(106) " "Verilog HDL or VHDL warning at lcdcontrol.vhd(106): object \"Serial_available\" assigned a value but never read" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/lcdcontrol.vhd" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606362370119 "|exam_108_1|lcdControl:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nReset lcdcontrol.vhd(126) " "VHDL Process Statement warning at lcdcontrol.vhd(126): signal \"nReset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/lcdcontrol.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606362370119 "|exam_108_1|lcdControl:u2"}
{ "Warning" "WVRFX_VHDL_USED_DEFAULT_INITIAL_VALUE" "address_start lcdcontrol.vhd(141) " "VHDL Variable Declaration warning at lcdcontrol.vhd(141): used default initial value for variable \"address_start\" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations." {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/lcdcontrol.vhd" 141 0 0 } }  } 0 10543 "VHDL Variable Declaration warning at %2!s!: used default initial value for variable \"%1!s!\" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1606362370119 "|exam_108_1|lcdControl:u2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pos_y_max lcdcontrol.vhd(166) " "Verilog HDL or VHDL warning at lcdcontrol.vhd(166): object \"pos_y_max\" assigned a value but never read" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/lcdcontrol.vhd" 166 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606362370119 "|exam_108_1|lcdControl:u2"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "selectchar lcdcontrol.vhd(175) " "VHDL Variable Declaration warning at lcdcontrol.vhd(175): used initial value expression for variable \"selectchar\" because variable was never assigned a value" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/lcdcontrol.vhd" 175 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1606362370119 "|exam_108_1|lcdControl:u2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[15\] lcdcontrol.vhd(12) " "Output port \"LED\[15\]\" at lcdcontrol.vhd(12) has no driver" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/lcdcontrol.vhd" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1606362370229 "|exam_108_1|lcdControl:u2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[13..0\] lcdcontrol.vhd(12) " "Output port \"LED\[13..0\]\" at lcdcontrol.vhd(12) has no driver" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/lcdcontrol.vhd" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1606362370229 "|exam_108_1|lcdControl:u2"}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_drv.vhd 2 1 " "Using design file lcd_drv.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_DRV-beh " "Found design unit 1: LCD_DRV-beh" {  } { { "lcd_drv.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/lcd_drv.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606362370677 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_DRV " "Found entity 1: LCD_DRV" {  } { { "lcd_drv.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/lcd_drv.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606362370677 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606362370677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_DRV LCD_DRV:u3 " "Elaborating entity \"LCD_DRV\" for hierarchy \"LCD_DRV:u3\"" {  } { { "exam_108_1.vhd" "u3" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606362370677 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_start lcd_drv.vhd(67) " "Verilog HDL or VHDL warning at lcd_drv.vhd(67): object \"address_start\" assigned a value but never read" {  } { { "lcd_drv.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/lcd_drv.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606362370687 "|exam_108_1|LCD_DRV:u3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "disp_color lcd_drv.vhd(68) " "Verilog HDL or VHDL warning at lcd_drv.vhd(68): object \"disp_color\" assigned a value but never read" {  } { { "lcd_drv.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/lcd_drv.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606362370687 "|exam_108_1|LCD_DRV:u3"}
{ "Warning" "WSGN_SEARCH_FILE" "up_mdu5.vhd 2 1 " "Using design file up_mdu5.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 up_mdu5-beh " "Found design unit 1: up_mdu5-beh" {  } { { "up_mdu5.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/up_mdu5.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606362370697 ""} { "Info" "ISGN_ENTITY_NAME" "1 up_mdu5 " "Found entity 1: up_mdu5" {  } { { "up_mdu5.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/up_mdu5.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606362370697 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606362370697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_mdu5 LCD_DRV:u3\|up_mdu5:u0 " "Elaborating entity \"up_mdu5\" for hierarchy \"LCD_DRV:u3\|up_mdu5:u0\"" {  } { { "lcd_drv.vhd" "u0" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/lcd_drv.vhd" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606362370697 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cmd_rom.v 1 1 " "Using design file cmd_rom.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cmd_rom " "Found entity 1: cmd_rom" {  } { { "cmd_rom.v" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/cmd_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606362370717 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606362370717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmd_rom LCD_DRV:u3\|cmd_rom:u1 " "Elaborating entity \"cmd_rom\" for hierarchy \"LCD_DRV:u3\|cmd_rom:u1\"" {  } { { "lcd_drv.vhd" "u1" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/lcd_drv.vhd" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606362370717 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "romA.data_a 0 cmd_rom.v(6) " "Net \"romA.data_a\" at cmd_rom.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "cmd_rom.v" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/cmd_rom.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1606362370717 "|exam_108_1|LCD_DRV:u3|cmd_rom:u1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "romA.waddr_a 0 cmd_rom.v(6) " "Net \"romA.waddr_a\" at cmd_rom.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "cmd_rom.v" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/cmd_rom.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1606362370717 "|exam_108_1|LCD_DRV:u3|cmd_rom:u1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "romA.we_a 0 cmd_rom.v(6) " "Net \"romA.we_a\" at cmd_rom.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "cmd_rom.v" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/cmd_rom.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1606362370717 "|exam_108_1|LCD_DRV:u3|cmd_rom:u1"}
{ "Warning" "WSGN_SEARCH_FILE" "raminfr.vhd 2 1 " "Using design file raminfr.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 raminfr-behavioral " "Found design unit 1: raminfr-behavioral" {  } { { "raminfr.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/raminfr.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606362370737 ""} { "Info" "ISGN_ENTITY_NAME" "1 raminfr " "Found entity 1: raminfr" {  } { { "raminfr.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/raminfr.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606362370737 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606362370737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raminfr LCD_DRV:u3\|raminfr:u2 " "Elaborating entity \"raminfr\" for hierarchy \"LCD_DRV:u3\|raminfr:u2\"" {  } { { "lcd_drv.vhd" "u2" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/lcd_drv.vhd" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606362370737 ""}
{ "Warning" "WSGN_SEARCH_FILE" "keypad.vhd 2 1 " "Using design file keypad.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keypad-behavioral " "Found design unit 1: keypad-behavioral" {  } { { "keypad.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/keypad.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606362370747 ""} { "Info" "ISGN_ENTITY_NAME" "1 keypad " "Found entity 1: keypad" {  } { { "keypad.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/keypad.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606362370747 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606362370747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad keypad:u4 " "Elaborating entity \"keypad\" for hierarchy \"keypad:u4\"" {  } { { "exam_108_1.vhd" "u4" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606362370747 ""}
{ "Warning" "WSGN_SEARCH_FILE" "uart.vhd 2 1 " "Using design file uart.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-main " "Found design unit 1: uart-main" {  } { { "uart.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/uart.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606362370767 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/uart.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606362370767 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606362370767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:u7 " "Elaborating entity \"uart\" for hierarchy \"uart:u7\"" {  } { { "exam_108_1.vhd" "u7" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606362370767 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "countE1 uart.vhd(52) " "VHDL Process Statement warning at uart.vhd(52): inferring latch(es) for signal or variable \"countE1\", which holds its previous value in one or more paths through the process" {  } { { "uart.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/uart.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1606362370767 "|exam_108_1|uart:u7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "countE2 uart.vhd(74) " "VHDL Process Statement warning at uart.vhd(74): signal \"countE2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/uart.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606362370767 "|exam_108_1|uart:u7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "trigger uart.vhd(84) " "VHDL Process Statement warning at uart.vhd(84): signal \"trigger\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/uart.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606362370767 "|exam_108_1|uart:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countE1 uart.vhd(52) " "Inferred latch for \"countE1\" at uart.vhd(52)" {  } { { "uart.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/uart.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370767 "|exam_108_1|uart:u7"}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_display.vhd 2 1 " "Using design file seven_seg_display.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg_display-main " "Found design unit 1: seven_seg_display-main" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_display " "Found entity 1: seven_seg_display" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606362370787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_display seven_seg_display:u8 " "Elaborating entity \"seven_seg_display\" for hierarchy \"seven_seg_display:u8\"" {  } { { "exam_108_1.vhd" "u8" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606362370787 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cathed seven_seg_display.vhd(36) " "VHDL Process Statement warning at seven_seg_display.vhd(36): signal \"cathed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "number seven_seg_display.vhd(29) " "VHDL Process Statement warning at seven_seg_display.vhd(29): inferring latch(es) for signal or variable \"number\", which holds its previous value in one or more paths through the process" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[15\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[15\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[15\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[15\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[15\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[15\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[15\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[15\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[15\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[15\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[15\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[15\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[15\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[15\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[14\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[14\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[14\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[14\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[14\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[14\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[14\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[14\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[14\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[14\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[14\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[14\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[14\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[14\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[13\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[13\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[13\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[13\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[13\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[13\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[13\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[13\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[13\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[13\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[13\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[13\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[13\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[13\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[12\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[12\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[12\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[12\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[12\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[12\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[12\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[12\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[12\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[12\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[12\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[12\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[12\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[12\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[11\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[11\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[11\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[11\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[11\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[11\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[11\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[11\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[11\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[11\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[11\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[11\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[11\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[11\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[10\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[10\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[10\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[10\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[10\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[10\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[10\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[10\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[10\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[10\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[10\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[10\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[10\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[10\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[9\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[9\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[9\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[9\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[9\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[9\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[9\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[9\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[9\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[9\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[9\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[9\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[9\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[9\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[8\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[8\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[8\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[8\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[8\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[8\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[8\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[8\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[8\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[8\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[8\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[8\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[8\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[8\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[7\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[7\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[7\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[7\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[7\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[7\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[7\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[7\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[7\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[7\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[7\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[7\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[7\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[7\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[6\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[6\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[6\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[6\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[6\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[6\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[6\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[6\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[6\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[6\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[6\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[6\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[6\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[6\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[5\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[5\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[5\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[5\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[5\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[5\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[5\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[5\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[5\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[5\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[5\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[5\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[5\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[5\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[4\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[4\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[4\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[4\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[4\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[4\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[4\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[4\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[4\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[4\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[4\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[4\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[4\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[4\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[3\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[3\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[3\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[3\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[3\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[3\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[3\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[3\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[3\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[3\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[3\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[3\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[3\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[3\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[2\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[2\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[2\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[2\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[2\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[2\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[2\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[2\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[2\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[2\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[2\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[2\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[2\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[2\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[1\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[1\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[1\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[1\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[1\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[1\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[1\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[1\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[1\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[1\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370787 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[1\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[1\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370797 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[1\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[1\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370797 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[0\]\[1\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[0\]\[1\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370797 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[0\]\[2\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[0\]\[2\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370797 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[0\]\[3\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[0\]\[3\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370797 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[0\]\[4\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[0\]\[4\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370797 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[0\]\[5\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[0\]\[5\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370797 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[0\]\[6\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[0\]\[6\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370797 "|exam_108_1|seven_seg_display:u8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[0\]\[7\] seven_seg_display.vhd(29) " "Inferred latch for \"number\[0\]\[7\]\" at seven_seg_display.vhd(29)" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606362370797 "|exam_108_1|seven_seg_display:u8"}
{ "Warning" "WSGN_SEARCH_FILE" "pwm.vhd 2 1 " "Using design file pwm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm-main " "Found design unit 1: pwm-main" {  } { { "pwm.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/pwm.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606362370807 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "pwm.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/pwm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606362370807 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606362370807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm pwm:u9 " "Elaborating entity \"pwm\" for hierarchy \"pwm:u9\"" {  } { { "exam_108_1.vhd" "u9" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606362370807 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "password " "RAM logic \"password\" is uninferred due to inappropriate RAM size" {  } { { "exam_108_1.vhd" "password" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 155 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1606362373454 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1606362373454 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 85 D:/Quartus/VHDL/Alast_game/exam/exam_108_1/db/exam_108_1.ram0_cmd_rom_565410ab.hdl.mif " "Memory depth (128) in the design file differs from memory depth (85) in the Memory Initialization File \"D:/Quartus/VHDL/Alast_game/exam/exam_108_1/db/exam_108_1.ram0_cmd_rom_565410ab.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1606362373454 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "1 4 0 1 1 " "1 out of 4 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "3 " "Memory Initialization File Address 3 is not initialized" {  } { { "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/db/exam_108_1.ram0_exam_108_1_3dc7ad4.hdl.mif" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/db/exam_108_1.ram0_exam_108_1_3dc7ad4.hdl.mif" 1 -1 0 } }  } 0 113026 "Memory Initialization File Address %1!u! is not initialized" 0 0 "Quartus II" 0 -1 1606362373454 ""}  } { { "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/db/exam_108_1.ram0_exam_108_1_3dc7ad4.hdl.mif" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/db/exam_108_1.ram0_exam_108_1_3dc7ad4.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Quartus II" 0 -1 1606362373454 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "LCD_DRV:u3\|raminfr:u2\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"LCD_DRV:u3\|raminfr:u2\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1606362377668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1606362377668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1606362377668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32768 " "Parameter NUMWORDS_A set to 32768" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1606362377668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1606362377668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1606362377668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1606362377668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1606362377668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1606362377668 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1606362377668 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1606362377668 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "exam_108_1.vhd" "Div2" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 296 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606362377668 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "exam_108_1.vhd" "Mod1" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 296 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606362377668 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "exam_108_1.vhd" "Div1" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 296 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606362377668 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "exam_108_1.vhd" "Mod0" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 296 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606362377668 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "exam_108_1.vhd" "Mod2" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 296 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606362377668 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "exam_108_1.vhd" "Div0" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 296 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606362377668 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "uart:u7\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"uart:u7\|Mult1\"" {  } { { "uart.vhd" "Mult1" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/uart.vhd" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606362377668 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcdControl:u2\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcdControl:u2\|Div1\"" {  } { { "lcdcontrol.vhd" "Div1" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/lcdcontrol.vhd" 404 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606362377668 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcdControl:u2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcdControl:u2\|Div0\"" {  } { { "lcdcontrol.vhd" "Div0" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/lcdcontrol.vhd" 404 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606362377668 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "uart:u7\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"uart:u7\|Mult0\"" {  } { { "uart.vhd" "Mult0" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/uart.vhd" 40 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606362377668 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1606362377668 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LCD_DRV:u3\|raminfr:u2\|altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"LCD_DRV:u3\|raminfr:u2\|altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606362377728 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCD_DRV:u3\|raminfr:u2\|altsyncram:RAM_rtl_0 " "Instantiated megafunction \"LCD_DRV:u3\|raminfr:u2\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606362377728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606362377728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606362377728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32768 " "Parameter \"NUMWORDS_A\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606362377728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606362377728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606362377728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606362377728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606362377728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606362377728 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606362377728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fh41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fh41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fh41 " "Found entity 1: altsyncram_fh41" {  } { { "db/altsyncram_fh41.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/db/altsyncram_fh41.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606362377788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606362377788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dra.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dra.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dra " "Found entity 1: decode_dra" {  } { { "db/decode_dra.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/db/decode_dra.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606362377858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606362377858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_67a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_67a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_67a " "Found entity 1: decode_67a" {  } { { "db/decode_67a.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/db/decode_67a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606362377918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606362377918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rlb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rlb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rlb " "Found entity 1: mux_rlb" {  } { { "db/mux_rlb.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/db/mux_rlb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606362377978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606362377978 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "exam_108_1.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 296 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606362378008 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606362378008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606362378008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606362378008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606362378008 ""}  } { { "exam_108_1.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 296 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606362378008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nhm " "Found entity 1: lpm_divide_nhm" {  } { { "db/lpm_divide_nhm.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/db/lpm_divide_nhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606362378078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606362378078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606362378098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606362378098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_r5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_r5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_r5f " "Found entity 1: alt_u_div_r5f" {  } { { "db/alt_u_div_r5f.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/db/alt_u_div_r5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606362378118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606362378118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606362378188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606362378188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606362378248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606362378248 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "exam_108_1.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 296 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606362378258 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606362378258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606362378258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606362378258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606362378258 ""}  } { { "exam_108_1.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 296 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606362378258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bbm " "Found entity 1: lpm_divide_bbm" {  } { { "db/lpm_divide_bbm.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/db/lpm_divide_bbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606362378318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606362378318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606362378338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606362378338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_t8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_t8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_t8f " "Found entity 1: alt_u_div_t8f" {  } { { "db/alt_u_div_t8f.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/db/alt_u_div_t8f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606362378368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606362378368 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "exam_108_1.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 296 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606362378388 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606362378388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606362378388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606362378388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606362378388 ""}  } { { "exam_108_1.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 296 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606362378388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qhm " "Found entity 1: lpm_divide_qhm" {  } { { "db/lpm_divide_qhm.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/db/lpm_divide_qhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606362378449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606362378449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606362378469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606362378469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_16f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_16f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_16f " "Found entity 1: alt_u_div_16f" {  } { { "db/alt_u_div_16f.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/db/alt_u_div_16f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606362378489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606362378489 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod2 " "Elaborated megafunction instantiation \"lpm_divide:Mod2\"" {  } { { "exam_108_1.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 296 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606362378519 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod2 " "Instantiated megafunction \"lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606362378519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606362378519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606362378519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606362378519 ""}  } { { "exam_108_1.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 296 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606362378519 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "exam_108_1.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 296 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606362378529 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606362378529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606362378529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606362378529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606362378529 ""}  } { { "exam_108_1.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 296 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606362378529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4jm " "Found entity 1: lpm_divide_4jm" {  } { { "db/lpm_divide_4jm.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/db/lpm_divide_4jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606362378589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606362378589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606362378609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606362378609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_l8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_l8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_l8f " "Found entity 1: alt_u_div_l8f" {  } { { "db/alt_u_div_l8f.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/db/alt_u_div_l8f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606362378639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606362378639 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart:u7\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"uart:u7\|lpm_mult:Mult1\"" {  } { { "uart.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/uart.vhd" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606362378669 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart:u7\|lpm_mult:Mult1 " "Instantiated megafunction \"uart:u7\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 26 " "Parameter \"LPM_WIDTHA\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606362378669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606362378669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 40 " "Parameter \"LPM_WIDTHP\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606362378669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 40 " "Parameter \"LPM_WIDTHR\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606362378669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606362378669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606362378669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606362378669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606362378669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606362378669 ""}  } { { "uart.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/uart.vhd" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606362378669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_fft.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_fft.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_fft " "Found entity 1: mult_fft" {  } { { "db/mult_fft.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/db/mult_fft.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606362378739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606362378739 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcdControl:u2\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"lcdControl:u2\|lpm_divide:Div1\"" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/lcdcontrol.vhd" 404 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606362378749 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcdControl:u2\|lpm_divide:Div1 " "Instantiated megafunction \"lcdControl:u2\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606362378749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606362378749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606362378749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606362378749 ""}  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/lcdcontrol.vhd" 404 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606362378749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bgm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bgm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bgm " "Found entity 1: lpm_divide_bgm" {  } { { "db/lpm_divide_bgm.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/db/lpm_divide_bgm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606362378799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606362378799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ckh " "Found entity 1: sign_div_unsign_ckh" {  } { { "db/sign_div_unsign_ckh.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/db/sign_div_unsign_ckh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606362378819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606362378819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_33f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_33f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_33f " "Found entity 1: alt_u_div_33f" {  } { { "db/alt_u_div_33f.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/db/alt_u_div_33f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606362378849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606362378849 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcdControl:u2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"lcdControl:u2\|lpm_divide:Div0\"" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/lcdcontrol.vhd" 404 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606362378859 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcdControl:u2\|lpm_divide:Div0 " "Instantiated megafunction \"lcdControl:u2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606362378859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606362378859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606362378859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606362378859 ""}  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/lcdcontrol.vhd" 404 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606362378859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_agm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_agm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_agm " "Found entity 1: lpm_divide_agm" {  } { { "db/lpm_divide_agm.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/db/lpm_divide_agm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606362378919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606362378919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606362378939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606362378939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_13f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_13f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_13f " "Found entity 1: alt_u_div_13f" {  } { { "db/alt_u_div_13f.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/db/alt_u_div_13f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606362378959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606362378959 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1606362379674 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1606362379764 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1606362379764 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD178_sda " "Bidir \"SD178_sda\" has no driver" {  } { { "exam_108_1.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 10 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1606362379774 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD178_scl " "Bidir \"SD178_scl\" has no driver" {  } { { "exam_108_1.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 11 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1606362379774 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TSL2561_sda " "Bidir \"TSL2561_sda\" has no driver" {  } { { "exam_108_1.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1606362379774 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TSL2561_scl " "Bidir \"TSL2561_scl\" has no driver" {  } { { "exam_108_1.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 14 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1606362379774 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DHT11_PIN " "Bidir \"DHT11_PIN\" has no driver" {  } { { "exam_108_1.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1606362379774 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1606362379774 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 33 -1 0 } } { "exam_108_1.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 214 -1 0 } } { "lcd_drv.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/lcd_drv.vhd" 12 -1 0 } } { "keypad.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/keypad.vhd" 30 -1 0 } } { "lcd_drv.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/lcd_drv.vhd" 13 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1606362379864 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1606362379864 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SD178_nrst GND " "Pin \"SD178_nrst\" is stuck at GND" {  } { { "exam_108_1.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606362381695 "|exam_108_1|SD178_nrst"} { "Warning" "WMLS_MLS_STUCK_PIN" "bz GND " "Pin \"bz\" is stuck at GND" {  } { { "exam_108_1.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606362381695 "|exam_108_1|bz"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] VCC " "Pin \"LED\[4\]\" is stuck at VCC" {  } { { "exam_108_1.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606362381695 "|exam_108_1|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] VCC " "Pin \"LED\[5\]\" is stuck at VCC" {  } { { "exam_108_1.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606362381695 "|exam_108_1|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BL VCC " "Pin \"BL\" is stuck at VCC" {  } { { "exam_108_1.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606362381695 "|exam_108_1|BL"} { "Warning" "WMLS_MLS_STUCK_PIN" "mp GND " "Pin \"mp\" is stuck at GND" {  } { { "exam_108_1.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606362381695 "|exam_108_1|mp"} { "Warning" "WMLS_MLS_STUCK_PIN" "mm GND " "Pin \"mm\" is stuck at GND" {  } { { "exam_108_1.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606362381695 "|exam_108_1|mm"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1606362381695 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1606362381955 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "72 " "72 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1606362386187 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_13_result_int\[0\]~0 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_13_result_int\[0\]~0\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_13_result_int\[0\]~0" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/db/alt_u_div_t8f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606362386208 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_8_result_int\[0\]~18" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/db/alt_u_div_t8f.tdf" 86 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606362386208 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_9_result_int\[0\]~20" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/db/alt_u_div_t8f.tdf" 91 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606362386208 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_10_result_int\[0\]~22" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/db/alt_u_div_t8f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606362386208 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_11_result_int\[0\]~24" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/db/alt_u_div_t8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606362386208 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_12_result_int\[0\]~26 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_12_result_int\[0\]~26" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/db/alt_u_div_t8f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606362386208 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_qhm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_16f:divider\|add_sub_8_result_int\[1\]~14 " "Logic cell \"lpm_divide:Div1\|lpm_divide_qhm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_16f:divider\|add_sub_8_result_int\[1\]~14\"" {  } { { "db/alt_u_div_16f.tdf" "add_sub_8_result_int\[1\]~14" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/db/alt_u_div_16f.tdf" 86 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606362386208 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_13_result_int\[0\]~0 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_13_result_int\[0\]~0\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_13_result_int\[0\]~0" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/db/alt_u_div_t8f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606362386208 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_11_result_int\[0\]~24" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/db/alt_u_div_t8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606362386208 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_12_result_int\[0\]~26 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_12_result_int\[0\]~26" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/db/alt_u_div_t8f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606362386208 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_4jm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_11_result_int\[2\]~18 " "Logic cell \"lpm_divide:Div0\|lpm_divide_4jm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_11_result_int\[2\]~18\"" {  } { { "db/alt_u_div_l8f.tdf" "add_sub_11_result_int\[2\]~18" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/db/alt_u_div_l8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606362386208 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_4jm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_11_result_int\[1\]~20 " "Logic cell \"lpm_divide:Div0\|lpm_divide_4jm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_11_result_int\[1\]~20\"" {  } { { "db/alt_u_div_l8f.tdf" "add_sub_11_result_int\[1\]~20" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/db/alt_u_div_l8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606362386208 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1606362386208 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1606362386576 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606362386576 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2983 " "Implemented 2983 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1606362386836 ""} { "Info" "ICUT_CUT_TM_OPINS" "79 " "Implemented 79 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1606362386836 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "5 " "Implemented 5 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1606362386836 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2852 " "Implemented 2852 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1606362386836 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1606362386836 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1606362386836 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1606362386836 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4747 " "Peak virtual memory: 4747 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606362386888 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 26 11:46:26 2020 " "Processing ended: Thu Nov 26 11:46:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606362386888 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606362386888 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606362386888 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606362386888 ""}
