--------------------------------------------------------------------------------
-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: O.87xd
--  \   \         Application: netgen
--  /   /         Filename: dv_gn_v4_0_e1825854b6ed410d.vhd
-- /___/   /\     Timestamp: Wed Sep 25 16:55:35 2013
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -w -sim -ofmt vhdl C:/TEMP/sysgentmp-lucas.russo/cg_wk/cac6636468d0782a5/tmp/_cg/dv_gn_v4_0_e1825854b6ed410d.ngc C:/TEMP/sysgentmp-lucas.russo/cg_wk/cac6636468d0782a5/tmp/_cg/dv_gn_v4_0_e1825854b6ed410d.vhd 
-- Device	: 6vlx240tff1156-1
-- Input file	: C:/TEMP/sysgentmp-lucas.russo/cg_wk/cac6636468d0782a5/tmp/_cg/dv_gn_v4_0_e1825854b6ed410d.ngc
-- Output file	: C:/TEMP/sysgentmp-lucas.russo/cg_wk/cac6636468d0782a5/tmp/_cg/dv_gn_v4_0_e1825854b6ed410d.vhd
-- # of Entities	: 1
-- Design Name	: dv_gn_v4_0_e1825854b6ed410d
-- Xilinx	: c:\xilinx\13.4\ise_ds\ise\
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Command Line Tools User Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------


-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity dv_gn_v4_0_e1825854b6ed410d is
  port (
    aclk : in STD_LOGIC := 'X'; 
    aclken : in STD_LOGIC := 'X'; 
    s_axis_divisor_tvalid : in STD_LOGIC := 'X'; 
    s_axis_dividend_tvalid : in STD_LOGIC := 'X'; 
    s_axis_divisor_tready : out STD_LOGIC; 
    s_axis_dividend_tready : out STD_LOGIC; 
    m_axis_dout_tvalid : out STD_LOGIC; 
    s_axis_divisor_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 ); 
    s_axis_dividend_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 ); 
    m_axis_dout_tdata : out STD_LOGIC_VECTOR ( 55 downto 0 ) 
  );
end dv_gn_v4_0_e1825854b6ed410d;

architecture STRUCTURE of dv_gn_v4_0_e1825854b6ed410d is
  signal NlwRenamedSig_OI_U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_rfd_timing_signed_d248_rfd_reg_del_rfd_opt_has_pipe_first_q : STD_LOGIC;
 
  signal U0_i_synth_valid_access_in : STD_LOGIC; 
  signal U0_i_synth_i_nd_to_rdy_opt_has_pipe_pipe_56_110 : STD_LOGIC; 
  signal U0_i_synth_i_nd_to_rdy_opt_has_pipe_first_q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_quot_det : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_msb_divisor_sync_opt_has_pipe_first_q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_msb_dividend_sync_opt_has_pipe_first_q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_msb_divisor_start_opt_has_pipe_first_q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_msb_dividend_start_opt_has_pipe_first_q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_numer_mux_16_3_374 : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_numer_mux_16_4_375 : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_numer_mux_8_3_376 : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_numer_mux_8_4_377 : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_numer_mux_0_3_378 : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_numer_mux_0_4_379 : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_numer_mux_24_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_0_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_1_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_3_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_4_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_5_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_6_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_7_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_8_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_9_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_10_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_11_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_12_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_13_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_14_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_15_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_16_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_17_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_18_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_19_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_20_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_21_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_22_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_23_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_24_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_25_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_26_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_27_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_28_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_0_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_1_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_3_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_4_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_5_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_6_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_7_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_8_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_9_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_10_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_11_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_12_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_13_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_14_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_15_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_16_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_17_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_18_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_19_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_20_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_21_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_22_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_23_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_24_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_25_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_26_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_27_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_28_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_0_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_1_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_3_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_4_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_5_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_6_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_7_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_8_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_9_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_10_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_11_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_12_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_13_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_14_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_15_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_16_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_17_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_18_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_19_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_20_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_21_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_22_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_23_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_24_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_25_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_26_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_27_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_28_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_0_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_1_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_3_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_4_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_5_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_6_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_7_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_8_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_9_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_10_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_11_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_12_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_13_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_14_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_15_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_16_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_17_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_18_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_19_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_20_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_21_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_22_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_23_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_24_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_25_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_26_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_27_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_28_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_0_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_1_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_3_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_4_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_5_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_6_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_7_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_8_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_9_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_10_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_11_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_12_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_13_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_14_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_15_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_16_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_17_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_18_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_19_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_20_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_21_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_22_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_23_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_24_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_25_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_26_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_27_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_28_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_0_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_1_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_3_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_4_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_5_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_6_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_7_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_8_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_9_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_10_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_11_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_12_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_13_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_14_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_15_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_16_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_17_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_18_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_19_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_20_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_21_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_22_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_23_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_24_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_25_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_26_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_27_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_28_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_pre_a : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_rfd : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_0_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_1_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_3_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_4_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_5_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_6_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_7_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_8_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_9_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_10_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_11_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_12_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_13_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_14_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_15_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_16_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_17_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_18_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_19_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_20_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_21_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_22_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_23_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_24_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_25_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_26_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_27_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_28_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_numer_mux_16_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_numer_mux_8_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_numer_mux_0_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_4_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_50_inv_not_gen_inv_thr_opt_has_pipe_first_q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_49_inv_not_gen_inv_thr_opt_has_pipe_first_q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_19_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_20_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_21_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_22_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_23_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_24_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_25_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_26_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_27_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_28_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_29_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_30_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_31_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_32_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_33_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_34_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_35_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_36_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_37_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_38_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_39_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_40_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_41_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_42_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_43_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_44_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_45_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_46_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_47_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_26_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_0_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_1_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_2_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_3_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_4_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_5_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_6_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_7_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_8_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_9_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_10_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_11_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_12_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_13_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_14_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_15_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_16_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_17_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_18_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_19_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_20_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_21_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_22_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_23_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_24_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_25_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_17_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_18_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_19_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_20_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_21_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_22_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_23_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_24_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_25_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_26_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_27_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_28_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_17_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_18_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_19_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_20_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_21_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_22_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_23_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_24_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_25_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_47_inv_not_gen_inv_thr_opt_has_pipe_first_q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_46_inv_not_gen_inv_thr_opt_has_pipe_first_q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_45_inv_not_gen_inv_thr_opt_has_pipe_first_q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_44_inv_not_gen_inv_thr_opt_has_pipe_first_q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_43_inv_not_gen_inv_thr_opt_has_pipe_first_q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_42_inv_not_gen_inv_thr_opt_has_pipe_first_q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_41_inv_not_gen_inv_thr_opt_has_pipe_first_q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_19_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_20_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_21_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_22_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_23_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_24_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_25_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_26_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_27_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_28_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_29_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_30_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_31_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_32_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_33_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_34_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_35_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_36_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_37_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_38_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_39_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_0_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_1_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_2_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_3_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_4_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_5_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_6_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_7_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_8_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_9_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_10_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_11_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_12_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_13_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_14_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_15_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_16_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_17_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_18_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_19_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_20_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_21_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_22_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_23_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_24_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_25_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_26_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_17_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_18_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_19_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_20_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_21_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_22_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_23_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_24_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_25_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_26_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_27_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_28_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_17_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_18_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_19_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_20_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_21_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_22_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_23_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_24_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_25_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_39_inv_not_gen_inv_thr_opt_has_pipe_first_q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_38_inv_not_gen_inv_thr_opt_has_pipe_first_q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_37_inv_not_gen_inv_thr_opt_has_pipe_first_q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_36_inv_not_gen_inv_thr_opt_has_pipe_first_q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_35_inv_not_gen_inv_thr_opt_has_pipe_first_q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_34_inv_not_gen_inv_thr_opt_has_pipe_first_q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_33_inv_not_gen_inv_thr_opt_has_pipe_first_q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_19_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_20_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_21_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_22_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_23_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_24_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_25_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_26_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_27_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_28_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_29_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_30_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_31_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_0_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_1_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_2_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_3_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_4_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_5_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_6_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_7_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_8_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_9_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_10_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_11_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_12_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_13_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_14_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_15_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_16_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_17_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_18_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_19_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_20_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_21_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_22_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_23_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_24_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_25_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_26_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_17_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_18_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_19_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_20_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_21_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_22_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_23_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_24_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_25_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_26_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_27_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_28_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_17_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_18_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_19_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_20_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_21_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_22_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_23_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_24_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_25_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_31_inv_not_gen_inv_thr_opt_has_pipe_first_q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_30_inv_not_gen_inv_thr_opt_has_pipe_first_q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_29_inv_not_gen_inv_thr_opt_has_pipe_first_q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_28_inv_not_gen_inv_thr_opt_has_pipe_first_q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_inv_not_gen_inv_thr_opt_has_pipe_first_q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_inv_not_gen_inv_thr_opt_has_pipe_first_q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_inv_not_gen_inv_thr_opt_has_pipe_first_q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_19_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_20_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_21_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_22_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_23_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_0_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_1_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_2_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_3_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_4_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_5_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_6_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_7_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_8_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_9_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_10_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_11_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_12_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_13_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_14_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_15_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_16_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_17_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_18_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_19_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_20_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_21_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_22_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_23_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_24_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_25_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_26_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_17_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_18_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_19_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_20_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_21_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_22_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_23_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_24_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_25_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_26_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_27_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_28_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_17_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_18_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_19_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_20_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_21_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_22_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_23_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_24_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_25_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_inv_not_gen_inv_thr_opt_has_pipe_first_q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_inv_not_gen_inv_thr_opt_has_pipe_first_q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_inv_not_gen_inv_thr_opt_has_pipe_first_q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_inv_not_gen_inv_thr_opt_has_pipe_first_q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_inv_not_gen_inv_thr_opt_has_pipe_first_q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_inv_not_gen_inv_thr_opt_has_pipe_first_q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_inv_not_gen_inv_thr_opt_has_pipe_first_q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_0_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_1_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_2_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_3_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_4_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_5_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_6_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_7_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_8_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_9_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_10_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_11_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_12_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_13_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_14_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_15_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_16_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_17_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_18_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_19_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_20_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_21_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_22_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_23_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_24_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_25_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_26_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_17_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_18_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_19_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_20_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_21_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_22_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_23_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_24_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_25_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_26_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_27_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_28_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_17_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_18_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_19_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_20_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_21_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_22_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_23_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_24_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_25_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_inv_not_gen_inv_thr_opt_has_pipe_first_q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_inv_not_gen_inv_thr_opt_has_pipe_first_q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_inv_not_gen_inv_thr_opt_has_pipe_first_q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_inv_not_gen_inv_thr_opt_has_pipe_first_q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_inv_not_gen_inv_thr_opt_has_pipe_first_q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_inv_not_gen_inv_thr_opt_has_pipe_first_q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_inv_not_gen_inv_thr_opt_has_pipe_first_q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_0_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_1_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_2_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_3_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_4_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_5_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_6_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_7_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_8_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_9_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_10_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_11_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_12_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_13_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_14_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_15_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_16_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_17_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_18_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_19_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_20_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_21_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_22_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_23_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_24_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_25_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_26_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_17_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_18_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_19_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_20_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_21_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_22_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_23_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_24_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_25_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_26_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_27_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_28_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_17_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_18_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_19_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_20_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_21_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_22_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_23_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_24_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_25_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_17_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_inv_not_gen_inv_thr_opt_has_pipe_first_q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_inv_not_gen_inv_thr_opt_has_pipe_first_q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_inv_not_gen_inv_thr_opt_has_pipe_first_q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_inv_not_gen_inv_thr_opt_has_pipe_first_q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_inv_not_gen_inv_thr_opt_has_pipe_first_q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_inv_not_gen_inv_thr_opt_has_pipe_first_q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_inv_not_gen_inv_thr_opt_has_pipe_first_q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_0_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_1_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_2_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_3_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_4_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_5_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_6_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_7_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_8_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_9_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_10_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_11_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_12_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_13_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_14_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_15_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_16_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_17_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_18_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_19_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_20_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_21_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_22_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_23_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_24_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_25_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_26_Q : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_17_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_18_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_19_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_20_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_21_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_22_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_23_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_24_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_25_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_26_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_27_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_28_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_17_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_18_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_19_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_20_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_21_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_22_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_23_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_24_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_25_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_17_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_18_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_19_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_20_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_21_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_22_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_23_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_24_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_25_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_numer_mux_ctrl_mux_cnt_del_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_numer_mux_ctrl_mux_cnt_del_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_numer_mux_ctrl_mux_cnt_del_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_4_del_ce_opt_has_pipe_first_q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_3_del_ce_opt_has_pipe_first_q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_2_del_ce_opt_has_pipe_first_q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_opt_has_pipe_first_q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_0_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_1_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_2_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_3_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_4_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_5_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_6_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_7_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_8_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_9_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_10_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_11_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_12_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_13_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_14_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_15_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_16_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_17_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_18_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_19_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_20_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_21_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_22_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_23_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_24_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_25_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_25_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_24_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_23_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_22_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_21_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_20_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_19_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_18_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_17_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_26_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_25_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_24_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_23_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_22_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_21_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_20_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_19_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_18_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_17_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_25_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_24_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_23_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_22_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_21_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_20_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_19_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_18_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_17_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_26_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_25_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_24_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_23_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_22_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_21_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_20_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_19_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_18_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_17_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_25_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_24_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_23_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_22_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_21_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_20_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_19_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_18_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_17_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_26_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_25_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_24_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_23_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_22_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_21_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_20_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_19_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_18_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_17_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_25_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_24_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_23_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_22_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_21_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_20_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_19_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_18_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_17_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_26_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_25_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_24_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_23_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_22_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_21_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_20_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_19_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_18_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_17_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_25_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_24_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_23_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_22_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_21_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_20_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_19_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_18_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_17_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_26_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_25_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_24_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_23_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_22_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_21_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_20_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_19_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_18_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_17_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_25_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_24_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_23_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_22_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_21_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_20_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_19_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_18_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_17_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_26_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_25_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_24_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_23_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_22_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_21_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_20_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_19_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_18_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_17_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_25_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_24_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_23_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_22_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_21_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_20_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_19_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_18_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_17_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_26_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_25_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_24_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_23_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_22_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_21_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_20_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_19_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_18_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_17_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_Mxor_quot_det_xo_0_1_2086 : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_0_rt_2087 : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_0_rt_2088 : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_0_rt_2089 : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_0_rt_2090 : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_0 : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_0 : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_0 : STD_LOGIC;
 
  signal N2 : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_53_0_0_2095 : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_53_0_1_2096 : STD_LOGIC;
 
  signal U0_i_synth_i_nd_to_rdy_Mshreg_opt_has_pipe_pipe_56_0_2097 : STD_LOGIC; 
  signal U0_i_synth_i_nd_to_rdy_Mshreg_opt_has_pipe_pipe_56_1_2098 : STD_LOGIC; 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_53_1_0_2099 : STD_LOGIC;
 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_53_1_1_2100 : STD_LOGIC;
 
  signal NLW_U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop_O_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop_O_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop_O_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop_O_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop_O_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop_O_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop_O_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_53_0_0_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_53_0_1_Q31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_i_synth_i_nd_to_rdy_Mshreg_opt_has_pipe_pipe_56_0_Q_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_i_synth_i_nd_to_rdy_Mshreg_opt_has_pipe_pipe_56_1_Q31_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_53_1_0_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_53_1_1_Q31_UNCONNECTED : STD_LOGIC;
 
  signal NlwRenamedSignal_U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i : STD_LOGIC_VECTOR ( 25 downto 25 ); 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i : STD_LOGIC_VECTOR ( 24 downto 0 ); 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i : STD_LOGIC_VECTOR ( 24 downto 0 ); 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q : STD_LOGIC_VECTOR ( 50 downto 0 ); 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53 : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i : STD_LOGIC_VECTOR ( 25 downto 0 ); 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i : STD_LOGIC_VECTOR ( 25 downto 0 ); 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy : STD_LOGIC_VECTOR ( 24 downto 0 ); 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i : STD_LOGIC_VECTOR ( 25 downto 0 ); 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a : STD_LOGIC_VECTOR ( 24 downto 1 ); 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy : STD_LOGIC_VECTOR ( 24 downto 0 ); 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i : STD_LOGIC_VECTOR ( 25 downto 0 ); 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a : STD_LOGIC_VECTOR ( 24 downto 1 ); 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_first_q : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_dclk_phase : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Result : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi : STD_LOGIC_VECTOR ( 50 downto 0 ); 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q : STD_LOGIC_VECTOR ( 50 downto 0 ); 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy : STD_LOGIC_VECTOR ( 24 downto 0 ); 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i : STD_LOGIC_VECTOR ( 25 downto 0 ); 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a : STD_LOGIC_VECTOR ( 25 downto 1 ); 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy : STD_LOGIC_VECTOR ( 23 downto 0 ); 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i : STD_LOGIC_VECTOR ( 24 downto 0 ); 
  signal U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a : STD_LOGIC_VECTOR ( 23 downto 1 ); 
begin
  m_axis_dout_tdata(55) <= 
NlwRenamedSignal_U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i(25);
  m_axis_dout_tdata(54) <= 
NlwRenamedSignal_U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i(25);
  m_axis_dout_tdata(53) <= 
NlwRenamedSignal_U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i(25);
  m_axis_dout_tdata(52) <= 
NlwRenamedSignal_U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i(25);
  m_axis_dout_tdata(51) <= 
NlwRenamedSignal_U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i(25);
  m_axis_dout_tdata(50) <= 
NlwRenamedSignal_U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i(25);
  m_axis_dout_tdata(49) <= 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i(24);
  m_axis_dout_tdata(48) <= 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i(23);
  m_axis_dout_tdata(47) <= 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i(22);
  m_axis_dout_tdata(46) <= 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i(21);
  m_axis_dout_tdata(45) <= 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i(20);
  m_axis_dout_tdata(44) <= 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i(19);
  m_axis_dout_tdata(43) <= 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i(18);
  m_axis_dout_tdata(42) <= 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i(17);
  m_axis_dout_tdata(41) <= 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i(16);
  m_axis_dout_tdata(40) <= 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i(15);
  m_axis_dout_tdata(39) <= 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i(14);
  m_axis_dout_tdata(38) <= 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i(13);
  m_axis_dout_tdata(37) <= 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i(12);
  m_axis_dout_tdata(36) <= 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i(11);
  m_axis_dout_tdata(35) <= 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i(10);
  m_axis_dout_tdata(34) <= 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i(9);
  m_axis_dout_tdata(33) <= 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i(8);
  m_axis_dout_tdata(32) <= 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i(7);
  m_axis_dout_tdata(31) <= 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i(6);
  m_axis_dout_tdata(30) <= 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i(5);
  m_axis_dout_tdata(29) <= 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i(4);
  m_axis_dout_tdata(28) <= 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i(3);
  m_axis_dout_tdata(27) <= 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i(2);
  m_axis_dout_tdata(26) <= 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i(1);
  m_axis_dout_tdata(25) <= 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i(0);
  m_axis_dout_tdata(24) <= 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i(24);
  m_axis_dout_tdata(23) <= 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i(23);
  m_axis_dout_tdata(22) <= 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i(22);
  m_axis_dout_tdata(21) <= 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i(21);
  m_axis_dout_tdata(20) <= 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i(20);
  m_axis_dout_tdata(19) <= 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i(19);
  m_axis_dout_tdata(18) <= 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i(18);
  m_axis_dout_tdata(17) <= 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i(17);
  m_axis_dout_tdata(16) <= 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i(16);
  m_axis_dout_tdata(15) <= 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i(15);
  m_axis_dout_tdata(14) <= 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i(14);
  m_axis_dout_tdata(13) <= 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i(13);
  m_axis_dout_tdata(12) <= 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i(12);
  m_axis_dout_tdata(11) <= 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i(11);
  m_axis_dout_tdata(10) <= 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i(10);
  m_axis_dout_tdata(9) <= 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i(9);
  m_axis_dout_tdata(8) <= 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i(8);
  m_axis_dout_tdata(7) <= 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i(7);
  m_axis_dout_tdata(6) <= 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i(6);
  m_axis_dout_tdata(5) <= 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i(5);
  m_axis_dout_tdata(4) <= 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i(4);
  m_axis_dout_tdata(3) <= 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i(3);
  m_axis_dout_tdata(2) <= 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i(2);
  m_axis_dout_tdata(1) <= 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i(1);
  m_axis_dout_tdata(0) <= 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i(0);
  s_axis_divisor_tready <= 
NlwRenamedSig_OI_U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_rfd_timing_signed_d248_rfd_reg_del_rfd_opt_has_pipe_first_q;
  s_axis_dividend_tready <= 
NlwRenamedSig_OI_U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_rfd_timing_signed_d248_rfd_reg_del_rfd_opt_has_pipe_first_q;
  XST_GND : GND
    port map (
      G => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q

    );
  U0_i_synth_i_nd_to_rdy_opt_has_pipe_first_q_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_valid_access_in,
      Q => U0_i_synth_i_nd_to_rdy_opt_has_pipe_first_q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_msb_dividend_start_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => s_axis_dividend_tdata(25),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_msb_dividend_start_opt_has_pipe_first_q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_msb_divisor_start_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => s_axis_divisor_tdata(25),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_msb_divisor_start_opt_has_pipe_first_q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_msb_dividend_sync_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_msb_dividend_start_opt_has_pipe_first_q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_msb_dividend_sync_opt_has_pipe_first_q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_msb_divisor_sync_opt_has_pipe_first_q_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_msb_divisor_start_opt_has_pipe_first_q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_msb_divisor_sync_opt_has_pipe_first_q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_25_Q : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(24),
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(25)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_24_Q : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(23),
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(24),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(24)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_24_Q : MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(23),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(24)
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(24)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_23_Q : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(22),
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(23),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(23)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_23_Q : MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(22),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(23)
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(23)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_22_Q : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(21),
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(22),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(22)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_22_Q : MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(21),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(22)
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(22)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_21_Q : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(20),
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(21),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(21)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_21_Q : MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(20),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(21)
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(21)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_20_Q : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(19),
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(20),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(20)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_20_Q : MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(19),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(20)
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(20)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_19_Q : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(18),
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(19),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(19)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_19_Q : MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(18),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(19)
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(19)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_18_Q : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(17),
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(18),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(18)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_18_Q : MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(17),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(18)
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(18)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_17_Q : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(16),
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(17),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(17)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_17_Q : MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(16),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(17)
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(17)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_16_Q : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(15),
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(16),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(16)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_16_Q : MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(15),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(16)
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(16)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_15_Q : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(14),
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(15),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(15)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_15_Q : MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(14),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(15)
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(15)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_14_Q : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(13),
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(14),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(14)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_14_Q : MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(13),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(14)
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(14)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_13_Q : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(12),
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(13),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(13)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_13_Q : MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(12),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(13)
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(13)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_12_Q : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(11),
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(12),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(12)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_12_Q : MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(11),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(12)
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(12)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_11_Q : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(10),
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(11),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(11)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_11_Q : MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(10),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(11)
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(11)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_10_Q : 
XORCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(9)
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(10),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(10)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_10_Q : MUXCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(9)
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(10)
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(10)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_9_Q : XORCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(8)
,
      LI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(9)
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(9)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_9_Q : MUXCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(8)
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(9),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(9)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_8_Q : XORCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(7)
,
      LI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(8)
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(8)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_8_Q : MUXCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(7)
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(8),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(8)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_7_Q : XORCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(6)
,
      LI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(7)
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(7)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_7_Q : MUXCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(6)
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(7),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(7)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_6_Q : XORCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(5)
,
      LI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(6)
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(6)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_6_Q : MUXCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(5)
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(6),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(6)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_5_Q : XORCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(4)
,
      LI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(5)
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(5)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_5_Q : MUXCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(4)
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(5),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(5)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_4_Q : XORCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(3)
,
      LI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(4)
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(4)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_4_Q : MUXCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(3)
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(4),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(4)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_3_Q : XORCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(2)
,
      LI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(3)
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(3)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_3_Q : MUXCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(2)
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(3),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(3)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_2_Q : XORCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(1)
,
      LI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(2)
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(2)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_2_Q : MUXCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(1)
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(2),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(2)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_1_Q : XORCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(0)
,
      LI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(1)
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(1)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_1_Q : MUXCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(0)
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(1),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(1)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_xor_0_Q : XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_0_rt_2087,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(0)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_0_Q : MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      DI => s_axis_dividend_tdata(25),
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_0_rt_2087,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy(0)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i_25 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(25),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i(25)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i_24 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(24),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i(24)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(23),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i(23)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(22),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i(22)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(21),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i(21)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(20),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i(20)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(19),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i(19)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(18),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i(18)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(17),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i(17)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(16),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i(16)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(15),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i(15)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(14),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i(14)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(13),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i(13)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(12),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i(12)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(11),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i(11)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(10),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i(10)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(9),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i(9)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(8),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i(8)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(7),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i(7)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(6),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i(6)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(5),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i(5)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(4),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i(4)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(3),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i(3)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(2),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i(2)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(1),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i(1)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_s_i(0),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i(0)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_25_Q : XORCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(24)
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(25)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_24_Q : XORCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(23)
,
      LI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(24)
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(24)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_24_Q : MUXCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(23)
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(24),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(24)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_23_Q : XORCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(22)
,
      LI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(23)
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(23)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_23_Q : MUXCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(22)
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(23),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(23)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_22_Q : XORCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(21)
,
      LI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(22)
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(22)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_22_Q : MUXCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(21)
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(22),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(22)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_21_Q : XORCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(20)
,
      LI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(21)
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(21)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_21_Q : MUXCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(20)
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(21),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(21)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_20_Q : XORCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(19)
,
      LI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(20)
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(20)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_20_Q : MUXCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(19)
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(20),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(20)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_19_Q : XORCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(18)
,
      LI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(19)
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(19)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_19_Q : MUXCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(18)
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(19),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(19)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_18_Q : XORCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(17)
,
      LI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(18)
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(18)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_18_Q : MUXCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(17)
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(18),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(18)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_17_Q : XORCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(16)
,
      LI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(17)
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(17)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_17_Q : MUXCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(16)
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(17),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(17)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_16_Q : XORCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(15)
,
      LI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(16)
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(16)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_16_Q : MUXCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(15)
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(16),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(16)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_15_Q : XORCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(14)
,
      LI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(15)
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(15)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_15_Q : MUXCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(14)
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(15),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(15)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_14_Q : XORCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(13)
,
      LI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(14)
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(14)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_14_Q : MUXCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(13)
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(14),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(14)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_13_Q : XORCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(12)
,
      LI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(13)
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(13)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_13_Q : MUXCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(12)
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(13),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(13)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_12_Q : XORCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(11)
,
      LI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(12)
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(12)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_12_Q : MUXCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(11)
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(12),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(12)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_11_Q : XORCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(10)
,
      LI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(11)
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(11)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_11_Q : MUXCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(10)
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(11),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(11)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_10_Q : XORCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(9),
      LI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(10)
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(10)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_10_Q : MUXCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(9),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(10),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(10)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_9_Q : XORCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(8),
      LI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(9),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(9)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_9_Q : MUXCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(8),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(9),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(9)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_8_Q : XORCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(7),
      LI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(8),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(8)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_8_Q : MUXCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(7),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(8),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(8)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_7_Q : XORCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(6),
      LI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(7),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(7)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_7_Q : MUXCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(6),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(7),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(7)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_6_Q : XORCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(5),
      LI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(6),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(6)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_6_Q : MUXCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(5),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(6),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(6)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_5_Q : XORCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(4),
      LI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(5),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(5)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_5_Q : MUXCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(4),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(5),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(5)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_4_Q : XORCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(3),
      LI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(4),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(4)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_4_Q : MUXCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(3),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(4),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(4)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_3_Q : XORCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(2),
      LI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(3),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(3)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_3_Q : MUXCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(2),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(3),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(3)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_2_Q : XORCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(1),
      LI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(2),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(2)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_2_Q : MUXCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(1),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(2),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(2)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_1_Q : XORCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(0),
      LI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(1),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(1)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_1_Q : MUXCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(0),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(1),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(1)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_xor_0_Q : XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_0_rt_2088,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(0)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_0_Q : MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      DI => s_axis_divisor_tdata(25),
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_0_rt_2088,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy(0)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i_25 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(25),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i(25)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i_24 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(24),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i(24)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(23),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i(23)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(22),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i(22)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(21),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i(21)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(20),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i(20)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(19),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i(19)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(18),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i(18)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(17),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i(17)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(16),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i(16)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(15),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i(15)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(14),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i(14)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(13),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i(13)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(12),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i(12)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(11),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i(11)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(10),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i(10)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(9),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i(9)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(8),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i(8)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(7),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i(7)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(6),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i(6)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(5),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i(5)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(4),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i(4)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(3),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i(3)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(2),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i(2)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(1),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i(1)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i_0 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_s_i(0),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i(0)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_first_q_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_msb_dividend_sync_opt_has_pipe_first_q,
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_first_q(1)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_first_q_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_msb_divisor_sync_opt_has_pipe_first_q,
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_first_q(0)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_numer_mux_16_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_numer_mux_ctrl_mux_cnt_del_opt_has_pipe_first_q_1_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_numer_mux_ctrl_mux_cnt_del_opt_has_pipe_first_q_0_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q
,
      I3 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q
,
      I4 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q
,
      I5 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_numer_mux_16_3_374
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_numer_mux_16_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_numer_mux_ctrl_mux_cnt_del_opt_has_pipe_first_q_1_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_numer_mux_ctrl_mux_cnt_del_opt_has_pipe_first_q_0_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q
,
      I3 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q
,
      I4 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q
,
      I5 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_numer_mux_16_4_375
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_numer_mux_16_2_f7 : MUXF7
    port map (
      I0 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_numer_mux_16_4_375,
      I1 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_numer_mux_16_3_374,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_numer_mux_ctrl_mux_cnt_del_opt_has_pipe_first_q_2_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_numer_mux_16_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_numer_mux_8_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_numer_mux_ctrl_mux_cnt_del_opt_has_pipe_first_q_1_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_numer_mux_ctrl_mux_cnt_del_opt_has_pipe_first_q_0_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11_Q
,
      I3 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q
,
      I4 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_12_Q
,
      I5 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_13_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_numer_mux_8_3_376
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_numer_mux_8_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_numer_mux_ctrl_mux_cnt_del_opt_has_pipe_first_q_1_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_numer_mux_ctrl_mux_cnt_del_opt_has_pipe_first_q_0_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_15_Q
,
      I3 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_14_Q
,
      I4 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_16_Q
,
      I5 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_17_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_numer_mux_8_4_377
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_numer_mux_8_2_f7 : MUXF7
    port map (
      I0 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_numer_mux_8_4_377,
      I1 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_numer_mux_8_3_376,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_numer_mux_ctrl_mux_cnt_del_opt_has_pipe_first_q_2_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_numer_mux_8_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_numer_mux_0_3 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_numer_mux_ctrl_mux_cnt_del_opt_has_pipe_first_q_1_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_numer_mux_ctrl_mux_cnt_del_opt_has_pipe_first_q_0_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_19_Q
,
      I3 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_18_Q
,
      I4 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_20_Q
,
      I5 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_21_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_numer_mux_0_3_378
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_numer_mux_0_4 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_numer_mux_ctrl_mux_cnt_del_opt_has_pipe_first_q_1_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_numer_mux_ctrl_mux_cnt_del_opt_has_pipe_first_q_0_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_23_Q
,
      I3 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_22_Q
,
      I4 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_24_Q
,
      I5 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_25_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_numer_mux_0_4_379
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_numer_mux_0_2_f7 : MUXF7
    port map (
      I0 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_numer_mux_0_4_379,
      I1 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_numer_mux_0_3_378,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_numer_mux_ctrl_mux_cnt_del_opt_has_pipe_first_q_2_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_numer_mux_0_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_dclk_phase_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Result(2),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_dclk_phase(2)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_dclk_phase_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Result(1),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_dclk_phase(1)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_dclk_phase_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Result(0),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_dclk_phase(0)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_inv_not_gen_inv_thr_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_26_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_inv_not_gen_inv_thr_opt_has_pipe_first_q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_inv_not_gen_inv_thr_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_inv_not_gen_inv_thr_opt_has_pipe_first_q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_inv_not_gen_inv_thr_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_inv_not_gen_inv_thr_opt_has_pipe_first_q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_inv_not_gen_inv_thr_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_inv_not_gen_inv_thr_opt_has_pipe_first_q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_inv_not_gen_inv_thr_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_inv_not_gen_inv_thr_opt_has_pipe_first_q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_inv_not_gen_inv_thr_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_inv_not_gen_inv_thr_opt_has_pipe_first_q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_inv_not_gen_inv_thr_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_inv_not_gen_inv_thr_opt_has_pipe_first_q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_inv_not_gen_inv_thr_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_26_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_inv_not_gen_inv_thr_opt_has_pipe_first_q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_inv_not_gen_inv_thr_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_inv_not_gen_inv_thr_opt_has_pipe_first_q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_inv_not_gen_inv_thr_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_inv_not_gen_inv_thr_opt_has_pipe_first_q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_inv_not_gen_inv_thr_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_inv_not_gen_inv_thr_opt_has_pipe_first_q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_inv_not_gen_inv_thr_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_inv_not_gen_inv_thr_opt_has_pipe_first_q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_inv_not_gen_inv_thr_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_inv_not_gen_inv_thr_opt_has_pipe_first_q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_inv_not_gen_inv_thr_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_inv_not_gen_inv_thr_opt_has_pipe_first_q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_inv_not_gen_inv_thr_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_26_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_inv_not_gen_inv_thr_opt_has_pipe_first_q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_inv_not_gen_inv_thr_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_inv_not_gen_inv_thr_opt_has_pipe_first_q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_inv_not_gen_inv_thr_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_inv_not_gen_inv_thr_opt_has_pipe_first_q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_inv_not_gen_inv_thr_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_inv_not_gen_inv_thr_opt_has_pipe_first_q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_inv_not_gen_inv_thr_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_inv_not_gen_inv_thr_opt_has_pipe_first_q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_inv_not_gen_inv_thr_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_inv_not_gen_inv_thr_opt_has_pipe_first_q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_inv_not_gen_inv_thr_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_inv_not_gen_inv_thr_opt_has_pipe_first_q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_inv_not_gen_inv_thr_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_26_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_inv_not_gen_inv_thr_opt_has_pipe_first_q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_inv_not_gen_inv_thr_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_inv_not_gen_inv_thr_opt_has_pipe_first_q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_inv_not_gen_inv_thr_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_inv_not_gen_inv_thr_opt_has_pipe_first_q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_28_inv_not_gen_inv_thr_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_28_inv_not_gen_inv_thr_opt_has_pipe_first_q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_29_inv_not_gen_inv_thr_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_28_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_29_inv_not_gen_inv_thr_opt_has_pipe_first_q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_30_inv_not_gen_inv_thr_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_29_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_30_inv_not_gen_inv_thr_opt_has_pipe_first_q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_31_inv_not_gen_inv_thr_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_30_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_31_inv_not_gen_inv_thr_opt_has_pipe_first_q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_33_inv_not_gen_inv_thr_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_26_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_33_inv_not_gen_inv_thr_opt_has_pipe_first_q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_34_inv_not_gen_inv_thr_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_33_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_34_inv_not_gen_inv_thr_opt_has_pipe_first_q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_35_inv_not_gen_inv_thr_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_34_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_35_inv_not_gen_inv_thr_opt_has_pipe_first_q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_36_inv_not_gen_inv_thr_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_35_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_36_inv_not_gen_inv_thr_opt_has_pipe_first_q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_37_inv_not_gen_inv_thr_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_36_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_37_inv_not_gen_inv_thr_opt_has_pipe_first_q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_38_inv_not_gen_inv_thr_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_37_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_38_inv_not_gen_inv_thr_opt_has_pipe_first_q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_39_inv_not_gen_inv_thr_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_38_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_39_inv_not_gen_inv_thr_opt_has_pipe_first_q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_41_inv_not_gen_inv_thr_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_26_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_41_inv_not_gen_inv_thr_opt_has_pipe_first_q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_42_inv_not_gen_inv_thr_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_41_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_42_inv_not_gen_inv_thr_opt_has_pipe_first_q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_43_inv_not_gen_inv_thr_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_42_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_43_inv_not_gen_inv_thr_opt_has_pipe_first_q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_44_inv_not_gen_inv_thr_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_43_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_44_inv_not_gen_inv_thr_opt_has_pipe_first_q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_45_inv_not_gen_inv_thr_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_44_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_45_inv_not_gen_inv_thr_opt_has_pipe_first_q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_46_inv_not_gen_inv_thr_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_45_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_46_inv_not_gen_inv_thr_opt_has_pipe_first_q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_47_inv_not_gen_inv_thr_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_46_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_47_inv_not_gen_inv_thr_opt_has_pipe_first_q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_49_inv_not_gen_inv_thr_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_26_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_49_inv_not_gen_inv_thr_opt_has_pipe_first_q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_50_inv_not_gen_inv_thr_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_49_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_50_inv_not_gen_inv_thr_opt_has_pipe_first_q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_numer_mux_ctrl_mux_cnt_del_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_dclk_phase(0),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_numer_mux_ctrl_mux_cnt_del_opt_has_pipe_first_q_0_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_numer_mux_ctrl_mux_cnt_del_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_dclk_phase(1),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_numer_mux_ctrl_mux_cnt_del_opt_has_pipe_first_q_1_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_numer_mux_ctrl_mux_cnt_del_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_dclk_phase(2),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_numer_mux_ctrl_mux_cnt_del_opt_has_pipe_first_q_2_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_rfd_timing_signed_d248_rfd_reg_del_rfd_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_rfd,
      Q => 
NlwRenamedSig_OI_U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_rfd_timing_signed_d248_rfd_reg_del_rfd_opt_has_pipe_first_q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_pre_a,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_opt_has_pipe_first_q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_2_del_ce_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_2_del_ce_opt_has_pipe_first_q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_3_del_ce_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_2_del_ce_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_3_del_ce_opt_has_pipe_first_q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_4_del_ce_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_3_del_ce_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_4_del_ce_opt_has_pipe_first_q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_25 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i(25),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_25_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_24 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i(24),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_24_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_23 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i(23),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_23_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_22 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i(22),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_22_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_21 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i(21),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_21_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_20 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i(20),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_20_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_19 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i(19),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_19_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_18 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i(18),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_18_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_17 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i(17),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_17_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_16 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i(16),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_16_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_15 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i(15),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_15_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i(14),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_14_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i(13),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_13_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i(12),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_12_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i(11),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_11_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i(10),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_10_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i(9),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_9_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i(8),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_8_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i(7),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_7_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i(6),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_6_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i(5),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_5_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i(4),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_4_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i(3),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_3_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i(2),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_2_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i(1),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_1_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_q_i(0),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_0_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_25 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i(25),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_25_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_24 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i(24),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_24_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_23 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i(23),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_23_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_22 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i(22),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_22_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_21 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i(21),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_21_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_20 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i(20),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_20_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_19 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i(19),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_19_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_18 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i(18),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_18_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_17 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i(17),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_17_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_16 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i(16),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_16_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_15 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i(15),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_15_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i(14),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_14_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i(13),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_13_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i(12),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_12_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i(11),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i(10),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i(9),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i(8),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i(7),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i(6),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i(5),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i(4),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i(3),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i(2),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i(1),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_q_i(0),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_25 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_25_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_25_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_24 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_24_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_24_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_23 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_23_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_23_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_22 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_22_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_22_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_21 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_21_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_21_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_20 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_20_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_20_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_19 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_19_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_19_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_18 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_18_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_18_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_17 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_17_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_17_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_16 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_16_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_16_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_15 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_15_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_15_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_14_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_14_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_13_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_13_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_12_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_12_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_11_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_11_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_10_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_10_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_9_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_9_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_8_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_8_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_7_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_7_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_6_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_6_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_5_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_5_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_4_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_4_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_3_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_3_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_2_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_2_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_1_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_1_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_0_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_0_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_25 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_25_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_25_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_24 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_24_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_24_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_23 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_23_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_23_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_22 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_22_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_22_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_21 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_21_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_21_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_20 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_20_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_20_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_19 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_19_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_19_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_18 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_18_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_18_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_17 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_17_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_17_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_16 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_16_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_16_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_15 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_15_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_15_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_14_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_14_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_13_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_13_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_12_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_12_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_11_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_11_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_10_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_10_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_9_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_9_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_8_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_8_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_7_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_7_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_6_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_6_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_5_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_5_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_4_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_4_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_3_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_3_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_2_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_2_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_1_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_1_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_0_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_0_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_25 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_25_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_25_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_24 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_24_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_24_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_23 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_23_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_23_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_22 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_22_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_22_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_21 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_21_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_21_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_20 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_20_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_20_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_19 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_19_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_19_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_18 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_18_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_18_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_17 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_17_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_17_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_16 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_16_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_16_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_15 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_15_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_15_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_14_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_14_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_13_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_13_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_12_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_12_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_11_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_11_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_10_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_10_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_9_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_9_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_8_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_8_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_7_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_7_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_6_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_6_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_5_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_5_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_4_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_4_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_3_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_3_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_2_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_2_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_1_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_1_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_0_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_0_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_25 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_25_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_25_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_24 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_24_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_24_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_23 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_23_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_23_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_22 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_22_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_22_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_21 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_21_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_21_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_20 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_20_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_20_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_19 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_19_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_19_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_18 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_18_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_18_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_17 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_17_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_17_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_16 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_16_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_16_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_15 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_15_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_15_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_14_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_14_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_13_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_13_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_12_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_12_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_11_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_11_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_10_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_10_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_9_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_9_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_8_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_8_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_7_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_7_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_6_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_6_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_5_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_5_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_4_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_4_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_3_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_3_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_2_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_2_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_1_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_1_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_0_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_0_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_25 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_25_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_25_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_24 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_24_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_24_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_23 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_23_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_23_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_22 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_22_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_22_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_21 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_21_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_21_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_20 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_20_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_20_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_19 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_19_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_19_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_18 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_18_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_18_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_17 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_17_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_17_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_16 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_16_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_16_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_15 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_15_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_15_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_14_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_14_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_13_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_13_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_12_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_12_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_11_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_11_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_10_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_10_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_9_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_9_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_8_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_8_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_7_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_7_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_6_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_6_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_5_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_5_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_4_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_4_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_3_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_3_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_2_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_2_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_1_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_1_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_0_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_0_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_25 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_25_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_25_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_24 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_24_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_24_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_23 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_23_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_23_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_22 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_22_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_22_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_21 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_21_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_21_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_20 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_20_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_20_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_19 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_19_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_19_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_18 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_18_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_18_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_17 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_17_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_17_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_16 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_16_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_16_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_15 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_15_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_15_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_14_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_14_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_13_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_13_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_12_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_12_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_11_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_11_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_10_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_10_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_9_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_9_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_8_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_8_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_7_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_7_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_6_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_6_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_5_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_5_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_4_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_4_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_3_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_3_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_2_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_2_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_1_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_1_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_0_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_0_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_25 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_25_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_25_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_24 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_24_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_24_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_23 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_23_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_23_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_22 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_22_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_22_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_21 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_21_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_21_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_20 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_20_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_20_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_19 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_19_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_19_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_18 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_18_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_18_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_17 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_17_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_17_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_16 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_16_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_16_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_15 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_15_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_15_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_14_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_14_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_13_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_13_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_12_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_12_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_11_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_11_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_10_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_10_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_9_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_9_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_8_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_8_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_7_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_7_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_6_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_6_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_5_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_5_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_4_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_4_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_3_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_3_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_2_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_2_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_1_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_1_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_div_start_other_del_divisor_init_opt_has_pipe_first_q_0_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_0_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_28 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_28_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_28_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_27 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_27_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_27_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_26 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_26_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_26_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_25 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_25_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_25_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_24 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_24_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_24_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_23 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_23_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_23_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_22 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_22_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_22_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_21 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_21_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_21_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_20 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_20_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_20_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_19 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_19_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_19_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_18 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_18_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_18_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_17 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_17_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_17_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_16 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_16_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_16_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_15 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_15_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_15_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_14_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_14_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_13_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_13_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_12_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_12_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_11_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_11_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_10_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_10_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_9_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_9_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_8_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_8_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_7_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_7_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_6_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_6_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_5_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_5_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_4_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_4_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_3_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_3_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_1_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_0_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_0_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_28 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_28_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_28_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_27 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_27_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_27_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_26 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_26_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_26_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_25 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_25_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_25_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_24 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_24_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_24_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_23 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_23_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_23_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_22 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_22_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_22_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_21 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_21_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_21_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_20 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_20_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_20_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_19 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_19_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_19_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_18 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_18_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_18_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_17 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_17_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_17_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_16 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_16_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_16_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_15 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_15_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_15_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_14_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_14_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_13_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_13_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_12_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_12_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_11_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_11_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_10_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_10_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_9_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_9_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_8_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_8_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_7_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_7_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_6_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_6_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_5_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_5_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_4_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_4_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_3_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_3_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_1_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_0_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_0_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_28 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_28_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_28_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_27 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_27_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_27_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_26 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_26_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_26_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_25 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_25_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_25_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_24 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_24_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_24_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_23 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_23_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_23_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_22 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_22_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_22_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_21 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_21_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_21_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_20 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_20_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_20_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_19 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_19_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_19_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_18 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_18_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_18_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_17 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_17_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_17_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_16 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_16_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_16_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_15 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_15_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_15_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_14_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_14_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_13_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_13_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_12_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_12_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_11_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_11_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_10_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_10_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_9_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_9_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_8_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_8_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_7_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_7_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_6_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_6_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_5_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_5_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_4_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_4_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_3_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_3_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_1_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_0_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_0_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_28 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_28_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_28_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_27 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_27_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_27_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_26 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_26_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_26_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_25 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_25_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_25_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_24 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_24_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_24_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_23 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_23_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_23_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_22 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_22_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_22_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_21 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_21_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_21_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_20 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_20_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_20_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_19 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_19_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_19_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_18 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_18_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_18_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_17 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_17_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_17_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_16 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_16_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_16_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_15 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_15_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_15_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_14_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_14_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_13_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_13_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_12_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_12_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_11_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_11_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_10_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_10_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_9_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_9_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_8_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_8_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_7_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_7_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_6_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_6_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_5_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_5_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_4_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_4_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_3_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_3_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_numer_mux_24_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_1_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_0_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_0_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_28 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_28_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_28_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_27 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_27_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_27_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_26 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_26_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_26_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_25 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_25_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_25_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_24 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_24_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_24_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_23 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_23_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_23_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_22 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_22_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_22_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_21 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_21_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_21_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_20 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_20_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_20_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_19 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_19_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_19_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_18 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_18_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_18_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_17 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_17_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_17_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_16 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_16_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_16_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_15 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_15_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_15_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_14_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_14_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_13_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_13_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_12_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_12_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_11_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_11_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_10_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_10_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_9_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_9_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_8_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_8_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_7_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_7_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_6_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_6_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_5_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_5_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_4_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_4_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_3_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_3_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_numer_mux_16_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_1_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_0_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_0_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_28 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_28_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_28_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_27 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_27_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_27_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_26 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_26_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_26_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_25 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_25_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_25_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_24 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_24_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_24_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_23 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_23_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_23_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_22 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_22_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_22_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_21 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_21_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_21_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_20 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_20_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_20_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_19 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_19_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_19_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_18 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_18_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_18_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_17 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_17_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_17_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_16 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_16_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_16_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_15 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_15_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_15_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_14_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_14_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_13_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_13_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_12_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_12_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_11_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_11_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_10_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_10_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_9_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_9_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_8_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_8_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_7_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_7_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_6_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_6_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_5_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_5_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_4_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_4_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_3_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_3_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_numer_mux_8_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_1_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_0_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_0_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_28 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_28_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_28_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_27 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_27_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_27_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_26 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_26_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_26_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_25 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_25_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_25_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_24 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_24_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_24_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_23 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_23_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_23_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_22 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_22_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_22_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_21 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_21_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_21_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_20 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_20_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_20_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_19 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_19_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_19_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_18 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_18_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_18_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_17 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_17_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_17_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_16 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_16_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_16_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_15 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_15_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_15_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_14_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_14_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_13_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_13_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_12_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_12_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_11_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_11_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_10_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_10_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_9_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_9_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_8_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_8_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_7_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_7_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_6_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_6_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_5_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_5_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_4_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_4_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_3_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_3_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_numer_mux_0_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_1_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_0_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_0_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_25_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_26_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_26_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_25_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_24_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_25_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_25_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_24_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_23_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_24_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_24_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_23_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_22_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_23_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_23_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_22_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_21_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_22_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_22_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_21_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_20_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_21_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_21_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_20_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_19_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_20_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_20_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_19_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_18_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_19_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_19_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_18_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_17_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_18_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_18_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_17_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_17_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_16_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_15_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_14_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_13_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_12_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_11_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_10_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_9_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_8_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_7_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_6_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_5_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_4_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_3_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_2_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_1_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_25_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_24_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_27_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_25_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_25_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_24_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_23_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_26_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_24_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_24_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_23_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_22_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_25_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_23_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_23_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_22_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_21_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_24_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_22_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_22_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_21_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_20_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_23_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_21_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_21_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_20_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_19_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_22_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_20_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_20_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_19_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_18_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_21_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_19_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_19_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_18_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_17_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_20_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_18_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_18_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_19_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_17_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_17_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_18_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_17_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_16_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_15_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_14_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_13_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_12_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_11_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_10_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_9_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_8_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_7_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_6_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_5_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_4_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_3_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_25_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_28_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_26_Q
,
      O => 
NLW_U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop_O_UNCONNECTED

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_0_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_0_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_0_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_25_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_26_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_26_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_25_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_24_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_25_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_25_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_24_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_23_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_24_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_24_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_23_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_22_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_23_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_23_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_22_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_21_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_22_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_22_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_21_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_20_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_21_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_21_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_20_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_19_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_20_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_20_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_19_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_18_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_19_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_19_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_18_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_17_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_18_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_18_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_17_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_17_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_16_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_15_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_14_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_13_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_12_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_11_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_10_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_9_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_8_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_7_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_6_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_5_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_4_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_3_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_2_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_1_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_25_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_24_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_27_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_25_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_25_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_24_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_23_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_26_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_24_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_24_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_23_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_22_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_25_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_23_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_23_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_22_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_21_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_24_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_22_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_22_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_21_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_20_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_23_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_21_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_21_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_20_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_19_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_22_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_20_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_20_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_19_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_18_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_21_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_19_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_19_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_18_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_17_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_20_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_18_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_18_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_19_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_17_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_17_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_18_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_17_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_16_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_15_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_14_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_13_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_12_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_11_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_10_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_9_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_8_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_7_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_6_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_5_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_4_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_3_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_25_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_28_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_26_Q
,
      O => 
NLW_U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop_O_UNCONNECTED

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_0_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_0_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_0_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_25_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_26_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_26_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_25_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_24_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_25_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_25_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_24_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_23_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_24_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_24_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_23_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_22_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_23_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_23_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_22_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_21_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_22_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_22_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_21_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_20_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_21_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_21_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_20_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_19_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_20_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_20_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_19_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_18_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_19_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_19_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_18_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_17_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_18_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_18_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_17_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_17_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_16_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_15_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_14_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_13_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_12_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_11_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_10_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_9_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_8_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_7_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_6_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_5_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_4_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_3_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_2_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_1_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_25_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_24_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_27_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_25_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_25_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_24_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_23_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_26_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_24_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_24_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_23_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_22_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_25_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_23_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_23_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_22_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_21_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_24_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_22_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_22_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_21_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_20_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_23_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_21_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_21_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_20_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_19_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_22_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_20_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_20_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_19_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_18_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_21_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_19_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_19_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_18_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_17_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_20_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_18_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_18_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_19_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_17_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_17_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_18_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_17_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_16_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_15_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_14_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_13_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_12_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_11_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_10_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_9_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_8_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_7_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_6_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_5_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_4_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_3_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_25_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_28_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_26_Q
,
      O => 
NLW_U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop_O_UNCONNECTED

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_0_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_0_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_0_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_25_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_26_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_26_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_25_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_24_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_25_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_25_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_24_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_23_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_24_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_24_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_23_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_22_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_23_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_23_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_22_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_21_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_22_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_22_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_21_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_20_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_21_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_21_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_20_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_19_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_20_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_20_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_19_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_18_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_19_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_19_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_18_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_17_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_18_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_18_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_17_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_17_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_16_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_15_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_14_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_13_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_12_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_11_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_10_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_9_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_8_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_7_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_6_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_5_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_4_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_3_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_2_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_1_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_25_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_24_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_27_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_25_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_25_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_24_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_23_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_26_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_24_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_24_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_23_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_22_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_25_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_23_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_23_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_22_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_21_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_24_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_22_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_22_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_21_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_20_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_23_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_21_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_21_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_20_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_19_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_22_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_20_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_20_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_19_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_18_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_21_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_19_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_19_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_18_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_17_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_20_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_18_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_18_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_19_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_17_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_17_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_18_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_17_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_16_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_15_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_14_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_13_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_12_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_11_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_10_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_9_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_8_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_7_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_6_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_5_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_4_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_3_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_25_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_28_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_26_Q
,
      O => 
NLW_U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop_O_UNCONNECTED

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_0_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_0_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_0_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_25_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_26_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_26_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_25_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_24_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_25_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_25_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_24_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_23_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_24_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_24_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_23_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_22_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_23_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_23_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_22_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_21_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_22_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_22_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_21_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_20_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_21_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_21_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_20_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_19_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_20_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_20_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_19_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_18_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_19_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_19_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_18_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_17_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_18_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_18_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_17_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_17_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_16_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_15_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_14_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_13_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_12_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_11_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_10_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_9_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_8_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_7_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_6_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_5_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_4_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_3_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_2_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_1_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_25_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_24_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_27_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_25_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_25_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_24_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_23_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_26_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_24_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_24_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_23_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_22_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_25_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_23_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_23_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_22_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_21_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_24_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_22_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_22_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_21_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_20_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_23_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_21_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_21_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_20_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_19_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_22_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_20_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_20_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_19_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_18_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_21_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_19_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_19_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_18_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_17_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_20_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_18_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_18_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_19_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_17_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_17_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_18_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_17_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_16_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_15_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_14_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_13_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_12_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_11_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_10_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_9_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_8_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_7_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_6_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_5_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_4_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_3_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_25_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_28_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_26_Q
,
      O => 
NLW_U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop_O_UNCONNECTED

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_0_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_0_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_0_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_25_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_26_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_26_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_25_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_24_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_25_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_25_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_24_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_23_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_24_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_24_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_23_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_22_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_23_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_23_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_22_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_21_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_22_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_22_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_21_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_20_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_21_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_21_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_20_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_19_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_20_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_20_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_19_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_18_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_19_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_19_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_18_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_17_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_18_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_18_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_17_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_17_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_16_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_15_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_14_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_13_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_12_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_11_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_10_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_9_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_8_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_7_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_6_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_5_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_4_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_3_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_2_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_1_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_25_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_24_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_27_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_25_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_25_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_24_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_23_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_26_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_24_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_24_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_23_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_22_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_25_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_23_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_23_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_22_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_21_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_24_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_22_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_22_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_21_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_20_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_23_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_21_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_21_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_20_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_19_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_22_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_20_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_20_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_19_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_18_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_21_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_19_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_19_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_18_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_17_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_20_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_18_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_18_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_19_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_17_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_17_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_18_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_17_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_16_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_15_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_14_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_13_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_12_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_11_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_10_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_9_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_8_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_7_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_6_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_5_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_4_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_3_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_25_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_28_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_26_Q
,
      O => 
NLW_U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop_O_UNCONNECTED

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_0_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_0_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_0_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carryxortop : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_25_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_26_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_26_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_25_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_24_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_25_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_25_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_24_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_23_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_24_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_24_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_23_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_22_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_23_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_23_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_22_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_21_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_22_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_22_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_21_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_20_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_21_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_21_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_20_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_19_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_20_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_20_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_19_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_18_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_19_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_19_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_18_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_17_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_18_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_18_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_17_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_17_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_16_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_15_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_14_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_13_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_12_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_11_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_10_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_9_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_8_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_7_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_6_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_5_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_4_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_3_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_2_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carryxor : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_1_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_25_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_24_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_27_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_25_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_25_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_24_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_23_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_26_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_24_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_24_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_23_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_22_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_25_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_23_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_23_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_22_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_21_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_24_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_22_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_22_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_21_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_20_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_23_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_21_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_21_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_20_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_19_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_22_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_20_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_20_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_19_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_18_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_21_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_19_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_19_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_18_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_17_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_20_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_18_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_18_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_17_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_19_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_17_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_17_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_16_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_18_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_16_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_15_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_17_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_15_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_14_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_16_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_14_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_13_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_15_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_13_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_12_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_14_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_12_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_11_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_13_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_11_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_10_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_12_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_10_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_9_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_11_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_9_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_8_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_10_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_8_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_7_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_9_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_7_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_6_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_8_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_6_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_5_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_7_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_5_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_4_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_6_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_4_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_3_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_5_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_3_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_2_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_4_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_2_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_carrychaingen_1_carrymux : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_3_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_1_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_25_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_28_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_26_Q
,
      O => 
NLW_U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_gt_1_muxtop_carrymuxtop_O_UNCONNECTED

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_carryxor0 : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_0_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_0_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_i_need_mux_carrymux0 : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_0_Q
,
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_carry_simple_0_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_17 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_17_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_17_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_16 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_16_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_16_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_15 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_15_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_15_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_14_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_14_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_13_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_13_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_12_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_12_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_11_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_10_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_7_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_6_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_5_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_4_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_3_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_2_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_1_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_26_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_9_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_8_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_7_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_6_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_5_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_4_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_3_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_2_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_15_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_14_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_13_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_12_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_11_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_10_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_9_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_26_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_23 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_23_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_22 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_22_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_21 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_21_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_20 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_20_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_19 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_19_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_23_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_22_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_21_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_20_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_19_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_18_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_17_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_26_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_31 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_23_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_31_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_30 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_22_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_30_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_29 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_21_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_29_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_28 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_20_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_28_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_27 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_19_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_27_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_26 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_26_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_25 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_25_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_24 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_24_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_23 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_23_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_22 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_22_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_21 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_21_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_20 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_20_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_19 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_19_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_31_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_30_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_29_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_28_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_27_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_26_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_25_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_26_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_39 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_31_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_39_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_38 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_30_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_38_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_37 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_29_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_37_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_36 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_28_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_36_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_35 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_27_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_35_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_34 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_26_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_34_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_33 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_25_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_33_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_32 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_24_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_32_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_31 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_23_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_31_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_30 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_22_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_30_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_29 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_21_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_29_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_28 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_20_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_28_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_27 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_19_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_27_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_26 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_26_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_25 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_25_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_24 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_24_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_23 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_23_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_22 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_22_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_21 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_21_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_20 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_20_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_19 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_19_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_39_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_38_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_37_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_36_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_35_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_34_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_33_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_26_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_47 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_39_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_47_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_46 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_38_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_46_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_45 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_37_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_45_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_44 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_36_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_44_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_43 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_35_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_43_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_42 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_34_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_42_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_41 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_33_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_41_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_40 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_32_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_40_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_39 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_31_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_39_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_38 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_30_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_38_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_37 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_29_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_37_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_36 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_28_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_36_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_35 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_27_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_35_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_34 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_26_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_34_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_33 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_25_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_33_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_32 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_24_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_32_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_31 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_23_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_31_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_30 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_22_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_30_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_29 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_21_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_29_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_28 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_20_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_28_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_27 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_19_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_27_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_26 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_26_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_25 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_25_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_24 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_24_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_23 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_23_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_22 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_22_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_21 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_21_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_20 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_20_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_19 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_19_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_47_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_46_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_45_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_44_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_43_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_42_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_41_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_26_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q_50 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_4_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_47_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(50)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q_49 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_4_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_46_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(49)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q_48 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_4_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_45_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(48)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q_47 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_4_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_44_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(47)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q_46 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_4_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_43_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(46)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q_45 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_4_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_42_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(45)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q_44 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_4_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_41_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(44)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q_43 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_4_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_40_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(43)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q_42 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_4_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_39_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(42)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q_41 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_4_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_38_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(41)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q_40 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_4_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_37_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(40)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q_39 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_4_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_36_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(39)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q_38 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_4_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_35_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(38)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q_37 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_4_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_34_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(37)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q_36 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_4_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_33_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(36)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q_35 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_4_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_32_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(35)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q_34 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_4_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_31_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(34)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q_33 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_4_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_30_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(33)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q_32 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_4_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_29_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(32)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q_31 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_4_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_28_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(31)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q_30 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_4_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_27_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(30)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q_29 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_4_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_26_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(29)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q_28 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_4_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_25_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(28)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q_27 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_4_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_24_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(27)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q_26 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_4_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_23_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(26)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q_25 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_4_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_22_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(25)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q_24 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_4_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_21_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(24)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q_23 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_4_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_20_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(23)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q_22 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_4_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_19_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(22)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q_21 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_4_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_18_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(21)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q_20 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_4_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_17_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(20)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q_19 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_4_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_16_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(19)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q_18 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_4_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_15_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(18)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q_17 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_4_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_14_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(17)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q_16 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_4_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_13_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(16)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q_15 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_4_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_12_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(15)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_4_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_11_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(14)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_4_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_10_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(13)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_4_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_9_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(12)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_4_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_8_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(11)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_4_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_7_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(10)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q_9 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_4_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_6_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(9)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q_8 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_4_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_5_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(8)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q_7 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_4_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_4_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(7)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q_6 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_4_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_3_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(6)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q_5 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_4_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_2_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(5)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q_4 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_4_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_1_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(4)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q_3 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_4_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_quot_gen_quot_reg_quot_out_opt_has_pipe_first_q_0_Q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(3)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q_2 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_4_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_50_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(2)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q_1 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_4_Q,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_49_inv_not_gen_inv_thr_opt_has_pipe_first_q
,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(1)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q_0 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_4_Q,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_26_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(0)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_50 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(50),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(50)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_49 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(49),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(49)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_48 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(48),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(48)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_47 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(47),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(47)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_46 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(46),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(46)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_45 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(45),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(45)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_44 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(44),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(44)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_43 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(43),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(43)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_42 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(42),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(42)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_41 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(41),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(41)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_40 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(40),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(40)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_39 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(39),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(39)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_38 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(38),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(38)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_37 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(37),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(37)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_36 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(36),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(36)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_35 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(35),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(35)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_34 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(34),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(34)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_33 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(33),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(33)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_32 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(32),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(32)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_31 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(31),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(31)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_30 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(30),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(30)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_29 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(29),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(29)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_28 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(28),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(28)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_27 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(27),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(27)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_26 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(26),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(26)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_25 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(25),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(25)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_24 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(24),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(24)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_23 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(23),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(23)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_22 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(22),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(22)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_21 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(21),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(21)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_20 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(20),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(20)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_19 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(19),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(19)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_18 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(18),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(18)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_17 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(17),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(17)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_16 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(16),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(16)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_15 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(15),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(15)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_14 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(14),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(14)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_13 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(13),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(13)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_12 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(12),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(12)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_11 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(11),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(11)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_10 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(10),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(10)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(9),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(9)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(8),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(8)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(7),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(7)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(6),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(6)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(5),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(5)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(4),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(4)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(3),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(3)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(2),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(2)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(1),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(1)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(0),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(0)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_25_Q : XORCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(24),
      LI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(25),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(25)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_24_Q : XORCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(23),
      LI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(24),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(24)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_24_Q : MUXCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(23),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(24),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(24)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_23_Q : XORCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(22),
      LI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(23),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(23)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_23_Q : MUXCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(22),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(23),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(23)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_22_Q : XORCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(21),
      LI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(22),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(22)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_22_Q : MUXCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(21),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(22),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(22)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_21_Q : XORCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(20),
      LI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(21),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(21)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_21_Q : MUXCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(20),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(21),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(21)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_20_Q : XORCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(19),
      LI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(20),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(20)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_20_Q : MUXCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(19),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(20),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(20)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_19_Q : XORCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(18),
      LI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(19),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(19)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_19_Q : MUXCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(18),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(19),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(19)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_18_Q : XORCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(17),
      LI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(18),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(18)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_18_Q : MUXCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(17),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(18),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(18)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_17_Q : XORCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(16),
      LI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(17),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(17)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_17_Q : MUXCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(16),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(17),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(17)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_16_Q : XORCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(15),
      LI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(16),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(16)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_16_Q : MUXCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(15),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(16),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(16)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_15_Q : XORCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(14),
      LI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(15),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(15)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_15_Q : MUXCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(14),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(15),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(15)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_14_Q : XORCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(13),
      LI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(14),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(14)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_14_Q : MUXCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(13),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(14),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(14)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_13_Q : XORCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(12),
      LI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(13),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(13)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_13_Q : MUXCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(12),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(13),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(13)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_12_Q : XORCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(11),
      LI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(12),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(12)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_12_Q : MUXCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(11),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(12),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(12)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_11_Q : XORCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(10),
      LI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(11),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(11)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_11_Q : MUXCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(10),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(11),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(11)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_10_Q : XORCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(9),
      LI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(10),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(10)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_10_Q : MUXCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(9),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(10),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(10)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_9_Q : XORCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(8),
      LI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(9),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(9)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_9_Q : MUXCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(8),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(9),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(9)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_8_Q : XORCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(7),
      LI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(8),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(8)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_8_Q : MUXCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(7),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(8),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(8)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_7_Q : XORCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(6),
      LI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(7),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(7)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_7_Q : MUXCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(6),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(7),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(7)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_6_Q : XORCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(5),
      LI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(6),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(6)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_6_Q : MUXCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(5),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(6),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(6)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_5_Q : XORCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(4),
      LI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(5),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(5)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_5_Q : MUXCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(4),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(5),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(5)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_4_Q : XORCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(3),
      LI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(4),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(4)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_4_Q : MUXCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(3),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(4),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(4)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_3_Q : XORCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(2),
      LI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(3),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(3)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_3_Q : MUXCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(2),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(3),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(3)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_2_Q : XORCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(1),
      LI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(2),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(2)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_2_Q : MUXCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(1),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(2),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(2)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_1_Q : XORCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(0),
      LI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(1),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(1)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_1_Q : MUXCY
    port map (
      CI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(0),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(1),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(1)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_xor_0_Q : XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_0_rt_2089,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(0)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_0_Q : MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      DI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_quot_det,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_0_rt_2089,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy(0)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_25 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(25),
      Q => 
NlwRenamedSignal_U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i(25)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_24 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(24),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i(24)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(23),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i(23)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(22),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i(22)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(21),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i(21)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(20),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i(20)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(19),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i(19)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(18),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i(18)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(17),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i(17)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(16),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i(16)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(15),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i(15)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(14),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i(14)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(13),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i(13)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(12),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i(12)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(11),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i(11)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(10),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i(10)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(9),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i(9)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(8),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i(8)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(7),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i(7)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(6),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i(6)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(5),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i(5)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(4),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i(4)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(3),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i(3)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(2),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i(2)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(1),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i(1)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_s_i(0),
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_q_i(0)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_24_Q : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(23),
      LI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_Mxor_quot_det_xo_0_1_2086,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(24)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_23_Q : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(22),
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(23),
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(23)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_23_Q : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(22),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(23),
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(23)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_22_Q : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(21),
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(22),
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(22)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_22_Q : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(21),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(22),
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(22)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_21_Q : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(20),
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(21),
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(21)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_21_Q : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(20),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(21),
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(21)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_20_Q : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(19),
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(20),
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(20)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_20_Q : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(19),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(20),
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(20)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_19_Q : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(18),
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(19),
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(19)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_19_Q : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(18),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(19),
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(19)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_18_Q : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(17),
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(18),
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(18)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_18_Q : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(17),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(18),
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(18)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_17_Q : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(16),
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(17),
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(17)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_17_Q : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(16),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(17),
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(17)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_16_Q : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(15),
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(16),
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(16)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_16_Q : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(15),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(16),
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(16)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_15_Q : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(14),
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(15),
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(15)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_15_Q : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(14),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(15),
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(15)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_14_Q : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(13),
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(14),
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(14)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_14_Q : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(13),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(14),
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(14)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_13_Q : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(12),
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(13),
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(13)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_13_Q : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(12),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(13),
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(13)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_12_Q : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(11),
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(12),
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(12)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_12_Q : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(11),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(12),
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(12)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_11_Q : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(10),
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(11),
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(11)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_11_Q : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(10),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(11),
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(11)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_10_Q : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(9),
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(10),
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(10)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_10_Q : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(9),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(10),
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(10)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_9_Q : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(8),
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(9),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(9)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_9_Q : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(8),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(9),
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(9)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_8_Q : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(7),
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(8),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(8)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_8_Q : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(7),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(8),
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(8)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_7_Q : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(6),
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(7),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(7)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_7_Q : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(6),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(7),
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(7)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_6_Q : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(5),
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(6),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(6)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_6_Q : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(5),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(6),
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(6)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_5_Q : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(4),
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(5),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(5)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_5_Q : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(4),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(5),
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(5)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_4_Q : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(3),
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(4),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(4)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_4_Q : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(3),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(4),
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(4)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_3_Q : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(2),
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(3),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(3)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_3_Q : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(2),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(3),
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(3)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_2_Q : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(1),
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(2),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(2)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_2_Q : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(1),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(2),
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(2)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_1_Q : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(0),
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(1),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(1)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_1_Q : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(0),
      DI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(1),
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(1)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_xor_0_Q : 
XORCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      LI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_0_rt_2090
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(0)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_0_Q : 
MUXCY
    port map (
      CI => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      DI => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_quot_det,
      S => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_0_rt_2090
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy(0)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i_24 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(24),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i(24)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(23),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i(23)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(22),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i(22)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(21),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i(21)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(20),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i(20)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(19),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i(19)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(18),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i(18)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(17),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i(17)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(16),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i(16)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(15),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i(15)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(14),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i(14)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(13),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i(13)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(12),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i(12)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(11),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i(11)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(10),
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i(10)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(9)
,
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i(9)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(8)
,
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i(8)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(7)
,
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i(7)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(6)
,
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i(6)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(5)
,
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i(5)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(4)
,
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i(4)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(3)
,
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i(3)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(2)
,
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i(2)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(1)
,
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i(1)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_s_i(0)
,
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_q_i(0)
    );
  U0_i_synth_rdy_if1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => aclken,
      I1 => U0_i_synth_i_nd_to_rdy_opt_has_pipe_pipe_56_110,
      O => m_axis_dout_tvalid
    );
  U0_i_synth_valid_access_in1 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => aclken,
      I1 => 
NlwRenamedSig_OI_U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_rfd_timing_signed_d248_rfd_reg_del_rfd_opt_has_pipe_first_q
,
      I2 => s_axis_dividend_tvalid,
      I3 => s_axis_divisor_tvalid,
      O => U0_i_synth_valid_access_in
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_Mxor_quot_det_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(0),
      I1 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(1),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_quot_det
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a28 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => s_axis_dividend_tdata(1),
      I1 => s_axis_dividend_tdata(25),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(1)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a31 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => s_axis_dividend_tdata(10),
      I1 => s_axis_dividend_tdata(25),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(10)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a41 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => s_axis_dividend_tdata(11),
      I1 => s_axis_dividend_tdata(25),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(11)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a51 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => s_axis_dividend_tdata(12),
      I1 => s_axis_dividend_tdata(25),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(12)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a61 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => s_axis_dividend_tdata(13),
      I1 => s_axis_dividend_tdata(25),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(13)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a71 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => s_axis_dividend_tdata(14),
      I1 => s_axis_dividend_tdata(25),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(14)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a81 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => s_axis_dividend_tdata(15),
      I1 => s_axis_dividend_tdata(25),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(15)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a91 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => s_axis_dividend_tdata(16),
      I1 => s_axis_dividend_tdata(25),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(16)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a101 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => s_axis_dividend_tdata(17),
      I1 => s_axis_dividend_tdata(25),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(17)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a111 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => s_axis_dividend_tdata(18),
      I1 => s_axis_dividend_tdata(25),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(18)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a121 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => s_axis_dividend_tdata(19),
      I1 => s_axis_dividend_tdata(25),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(19)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a131 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => s_axis_dividend_tdata(2),
      I1 => s_axis_dividend_tdata(25),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(2)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a141 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => s_axis_dividend_tdata(20),
      I1 => s_axis_dividend_tdata(25),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(20)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a151 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => s_axis_dividend_tdata(21),
      I1 => s_axis_dividend_tdata(25),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(21)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a161 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => s_axis_dividend_tdata(22),
      I1 => s_axis_dividend_tdata(25),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(22)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a171 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => s_axis_dividend_tdata(23),
      I1 => s_axis_dividend_tdata(25),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(23)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a181 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => s_axis_dividend_tdata(24),
      I1 => s_axis_dividend_tdata(25),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(24)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a211 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => s_axis_dividend_tdata(3),
      I1 => s_axis_dividend_tdata(25),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(3)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a221 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => s_axis_dividend_tdata(4),
      I1 => s_axis_dividend_tdata(25),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(4)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a231 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => s_axis_dividend_tdata(5),
      I1 => s_axis_dividend_tdata(25),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(5)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a241 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => s_axis_dividend_tdata(6),
      I1 => s_axis_dividend_tdata(25),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(6)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a251 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => s_axis_dividend_tdata(7),
      I1 => s_axis_dividend_tdata(25),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(7)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a261 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => s_axis_dividend_tdata(8),
      I1 => s_axis_dividend_tdata(25),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(8)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Mmux_simp_addp_a271 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => s_axis_dividend_tdata(9),
      I1 => s_axis_dividend_tdata(25),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_simp_addp_a(9)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Mmux_simp_addp_a28 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => s_axis_divisor_tdata(1),
      I1 => s_axis_divisor_tdata(25),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(1)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Mmux_simp_addp_a31 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => s_axis_divisor_tdata(10),
      I1 => s_axis_divisor_tdata(25),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(10)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Mmux_simp_addp_a41 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => s_axis_divisor_tdata(11),
      I1 => s_axis_divisor_tdata(25),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(11)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Mmux_simp_addp_a51 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => s_axis_divisor_tdata(12),
      I1 => s_axis_divisor_tdata(25),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(12)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Mmux_simp_addp_a61 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => s_axis_divisor_tdata(13),
      I1 => s_axis_divisor_tdata(25),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(13)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Mmux_simp_addp_a71 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => s_axis_divisor_tdata(14),
      I1 => s_axis_divisor_tdata(25),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(14)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Mmux_simp_addp_a81 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => s_axis_divisor_tdata(15),
      I1 => s_axis_divisor_tdata(25),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(15)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Mmux_simp_addp_a91 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => s_axis_divisor_tdata(16),
      I1 => s_axis_divisor_tdata(25),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(16)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Mmux_simp_addp_a101 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => s_axis_divisor_tdata(17),
      I1 => s_axis_divisor_tdata(25),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(17)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Mmux_simp_addp_a111 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => s_axis_divisor_tdata(18),
      I1 => s_axis_divisor_tdata(25),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(18)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Mmux_simp_addp_a121 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => s_axis_divisor_tdata(19),
      I1 => s_axis_divisor_tdata(25),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(19)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Mmux_simp_addp_a131 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => s_axis_divisor_tdata(2),
      I1 => s_axis_divisor_tdata(25),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(2)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Mmux_simp_addp_a141 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => s_axis_divisor_tdata(20),
      I1 => s_axis_divisor_tdata(25),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(20)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Mmux_simp_addp_a151 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => s_axis_divisor_tdata(21),
      I1 => s_axis_divisor_tdata(25),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(21)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Mmux_simp_addp_a161 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => s_axis_divisor_tdata(22),
      I1 => s_axis_divisor_tdata(25),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(22)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Mmux_simp_addp_a171 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => s_axis_divisor_tdata(23),
      I1 => s_axis_divisor_tdata(25),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(23)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Mmux_simp_addp_a181 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => s_axis_divisor_tdata(24),
      I1 => s_axis_divisor_tdata(25),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(24)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Mmux_simp_addp_a211 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => s_axis_divisor_tdata(3),
      I1 => s_axis_divisor_tdata(25),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(3)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Mmux_simp_addp_a221 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => s_axis_divisor_tdata(4),
      I1 => s_axis_divisor_tdata(25),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(4)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Mmux_simp_addp_a231 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => s_axis_divisor_tdata(5),
      I1 => s_axis_divisor_tdata(25),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(5)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Mmux_simp_addp_a241 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => s_axis_divisor_tdata(6),
      I1 => s_axis_divisor_tdata(25),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(6)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Mmux_simp_addp_a251 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => s_axis_divisor_tdata(7),
      I1 => s_axis_divisor_tdata(25),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(7)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Mmux_simp_addp_a261 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => s_axis_divisor_tdata(8),
      I1 => s_axis_divisor_tdata(25),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(8)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Mmux_simp_addp_a271 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => s_axis_divisor_tdata(9),
      I1 => s_axis_divisor_tdata(25),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_simp_addp_a(9)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mcount_dclk_phase_xor_2_11 : LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_dclk_phase(2),
      I1 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_dclk_phase(0),
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_dclk_phase(1),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Result(2)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_numer_mux_24_0_1 : LUT5
    generic map(
      INIT => X"11100100"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_numer_mux_ctrl_mux_cnt_del_opt_has_pipe_first_q_1_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_numer_mux_ctrl_mux_cnt_del_opt_has_pipe_first_q_2_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_numer_mux_ctrl_mux_cnt_del_opt_has_pipe_first_q_0_Q
,
      I3 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_1_Q
,
      I4 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_num_stages_numerator_gen_del_numer_opt_has_pipe_first_q_0_Q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_numer_mux_24_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mcount_dclk_phase_xor_1_11 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_dclk_phase(1),
      I1 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_dclk_phase(0),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Result(1)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_pre_a_2_1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_dclk_phase(2),
      I1 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_dclk_phase(1),
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_dclk_phase(0),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_pre_a
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_rfd_2_1 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_dclk_phase(2),
      I1 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_dclk_phase(1),
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_dclk_phase(0),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_rfd
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_4_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_4_del_ce_opt_has_pipe_first_q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_4_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_1_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_ce_sig_0_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_0_del_ce_opt_has_pipe_first_q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_m
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_0_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_0
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_3_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_1_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_0
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_12_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_10_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_13_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_11_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_14_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_12_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_15_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_13_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_16_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_14_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_17_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_15_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_18_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_16_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_17_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_19_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_17_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_17_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_18_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_20_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_18_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_18_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_19_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_21_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_19_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_19_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_4_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_2_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_0
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_20_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_22_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_20_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_20_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_21_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_23_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_21_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_21_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_22_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_24_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_22_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_22_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_23_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_25_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_23_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_23_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_24_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_26_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_24_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_24_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_25_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_27_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_25_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_25_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_26_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_28_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_26_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_5_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_3_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_0
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_6_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_4_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_7_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_5_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_8_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_6_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_9_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_7_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_10_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_8_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_11_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_9_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_0_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_3_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_1_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_12_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_10_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_13_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_11_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_14_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_12_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_15_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_13_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_16_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_14_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_17_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_15_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_18_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_16_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_17_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_19_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_17_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_17_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_18_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_20_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_18_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_18_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_19_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_21_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_19_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_19_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_4_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_2_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_20_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_22_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_20_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_20_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_21_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_23_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_21_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_21_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_22_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_24_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_22_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_22_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_23_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_25_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_23_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_23_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_24_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_26_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_24_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_24_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_25_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_27_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_25_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_25_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_26_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_28_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_26_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_5_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_3_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_6_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_4_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_7_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_5_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_8_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_6_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_9_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_7_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_10_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_8_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_11_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_9_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_8_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_0_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_3_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_1_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_12_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_10_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_13_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_11_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_14_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_12_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_15_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_13_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_16_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_14_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_17_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_15_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_18_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_16_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_17_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_19_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_17_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_17_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_18_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_20_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_18_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_18_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_19_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_21_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_19_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_19_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_4_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_2_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_20_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_22_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_20_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_20_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_21_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_23_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_21_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_21_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_22_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_24_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_22_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_22_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_23_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_25_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_23_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_23_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_24_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_26_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_24_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_24_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_25_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_27_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_25_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_25_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_26_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_28_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_26_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_5_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_3_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_6_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_4_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_7_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_5_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_8_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_6_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_9_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_7_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_10_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_8_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_11_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_9_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_16_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_0_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_3_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_1_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_12_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_10_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_13_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_11_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_14_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_12_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_15_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_13_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_16_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_14_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_17_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_15_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_18_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_16_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_17_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_19_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_17_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_17_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_18_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_20_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_18_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_18_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_19_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_21_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_19_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_19_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_4_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_2_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_20_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_22_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_20_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_20_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_21_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_23_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_21_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_21_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_22_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_24_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_22_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_22_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_23_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_25_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_23_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_23_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_24_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_26_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_24_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_24_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_25_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_27_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_25_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_25_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_26_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_28_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_26_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_5_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_3_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_6_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_4_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_7_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_5_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_8_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_6_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_9_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_7_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_10_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_8_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_11_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_9_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_24_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_0_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_0
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_3_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_1_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_0
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_12_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_10_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_13_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_11_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_14_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_12_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_15_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_13_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_16_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_14_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_17_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_15_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_18_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_16_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_17_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_19_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_17_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_17_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_18_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_20_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_18_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_18_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_19_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_21_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_19_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_19_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_4_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_2_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_0
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_20_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_22_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_20_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_20_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_21_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_23_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_21_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_21_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_22_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_24_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_22_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_22_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_23_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_25_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_23_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_23_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_24_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_26_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_24_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_24_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_25_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_27_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_25_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_25_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_26_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_28_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_26_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_5_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_3_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_0
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_6_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_4_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_7_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_5_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_8_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_6_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_9_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_7_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_10_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_8_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_11_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_9_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_0_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_3_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_1_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_12_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_10_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_13_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_11_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_14_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_12_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_15_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_13_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_16_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_14_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_17_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_15_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_18_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_16_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_17_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_19_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_17_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_17_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_18_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_20_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_18_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_18_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_19_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_21_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_19_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_19_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_4_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_2_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_20_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_22_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_20_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_20_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_21_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_23_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_21_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_21_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_22_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_24_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_22_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_22_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_23_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_25_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_23_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_23_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_24_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_26_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_24_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_24_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_25_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_27_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_25_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_25_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_26_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_28_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_26_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_5_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_3_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_6_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_4_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_7_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_5_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_8_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_6_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_9_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_7_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_10_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_8_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_11_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_9_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_40_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_0_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_0
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_0_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_3_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_1_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_0
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_1_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_12_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_10_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_10_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_13_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_11_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_11_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_14_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_12_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_12_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_15_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_13_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_13_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_16_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_14_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_14_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_17_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_15_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_15_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_18_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_16_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_16_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_17_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_19_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_17_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_17_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_18_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_20_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_18_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_18_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_19_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_21_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_19_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_19_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_4_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_2_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_0
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_2_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_20_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_22_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_20_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_20_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_21_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_23_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_21_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_21_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_22_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_24_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_22_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_22_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_23_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_25_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_23_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_23_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_24_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_26_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_24_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_24_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_25_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_27_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_25_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_25_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_26_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_28_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_26_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_5_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_3_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_0
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_3_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_6_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_4_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_4_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_7_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_5_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_5_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_8_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_6_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_6_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_9_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_7_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_7_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_10_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_8_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_8_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_1 : 
LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_11_Q
,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_divisor_gen_divisor_dcother_del_divisor_opt_has_pipe_first_q_9_Q
,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_Q
,
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_adder_gen_no_reg_adsu_mod2_add1_no_pipelining_the_addsub_i_lut4_i_lut4_addsub_i_simple_model_halfsum_9_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_Mxor_quot_det_xo_0_11 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(0),
      I1 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(1),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_Mxor_quot_det_xo_0_1_2086
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a21 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(26),
      I1 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(0),
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(1),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(1)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a131 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(27),
      I1 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(0),
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(1),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(2)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Mmux_simp_addp_a27 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(2),
      I1 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(0),
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(1),
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(1)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a221 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(28),
      I1 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(0),
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(1),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(3)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Mmux_simp_addp_a131 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(3),
      I1 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(0),
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(1),
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(2)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a231 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(29),
      I1 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(0),
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(1),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(4)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Mmux_simp_addp_a201 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(4),
      I1 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(0),
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(1),
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(3)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a241 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(30),
      I1 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(0),
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(1),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(5)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Mmux_simp_addp_a211 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(5),
      I1 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(0),
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(1),
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(4)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a251 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(31),
      I1 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(0),
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(1),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(6)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Mmux_simp_addp_a221 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(6),
      I1 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(0),
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(1),
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(5)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a261 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(32),
      I1 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(0),
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(1),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(7)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Mmux_simp_addp_a231 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(7),
      I1 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(0),
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(1),
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(6)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a271 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(33),
      I1 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(0),
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(1),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(8)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Mmux_simp_addp_a241 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(8),
      I1 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(0),
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(1),
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(7)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a281 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(34),
      I1 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(0),
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(1),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(9)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Mmux_simp_addp_a251 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(9),
      I1 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(0),
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(1),
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(8)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a31 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(35),
      I1 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(0),
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(1),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(10)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Mmux_simp_addp_a261 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(10),
      I1 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(0),
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(1),
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(9)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_40_29 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_26_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_26_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_1_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_32_29 : LUT4
    generic map(
      INIT => X"F870"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_26_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_26_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_1_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_24_210 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_26_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_26_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_1_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_16_210 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_26_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_26_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_1_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_8_210 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_26_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_26_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_1_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_0_13 : LUT3
    generic map(
      INIT => X"8F"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I1 => aclken,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_26_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_0_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_0_210 : LUT3
    generic map(
      INIT => X"70"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_26_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_1_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_48_29 : LUT4
    generic map(
      INIT => X"F870"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_26_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_26_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_1_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_40_110 : LUT4
    generic map(
      INIT => X"087F"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_26_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_26_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_0_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_32_110 : LUT4
    generic map(
      INIT => X"078F"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_26_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_26_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_0_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_24_13 : LUT4
    generic map(
      INIT => X"087F"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_26_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_26_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_0_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_16_13 : LUT4
    generic map(
      INIT => X"087F"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_26_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_26_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_0_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_8_13 : LUT4
    generic map(
      INIT => X"087F"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_26_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_26_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_0_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_48_110 : LUT4
    generic map(
      INIT => X"078F"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_26_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_26_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_0_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_40_211 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_25_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_25_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_28_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_32_211 : LUT4
    generic map(
      INIT => X"F870"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_25_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_25_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_28_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_24_221 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_25_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_25_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_28_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_16_221 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_25_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_25_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_28_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_8_221 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_25_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_25_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_28_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_0_221 : LUT3
    generic map(
      INIT => X"70"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_25_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_28_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_48_211 : LUT4
    generic map(
      INIT => X"F870"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_25_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_25_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_28_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_40_201 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_24_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_24_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_27_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_32_201 : LUT4
    generic map(
      INIT => X"F870"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_24_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_24_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_27_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_24_211 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_24_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_24_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_27_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_16_211 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_24_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_24_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_27_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_8_211 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_24_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_24_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_27_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_0_211 : LUT3
    generic map(
      INIT => X"70"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_24_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_27_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_48_201 : LUT4
    generic map(
      INIT => X"F870"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_24_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_24_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_27_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_40_191 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_23_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_23_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_26_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_32_191 : LUT4
    generic map(
      INIT => X"F870"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_23_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_23_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_26_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_24_201 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_23_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_23_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_26_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_16_201 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_23_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_23_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_26_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_8_201 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_23_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_23_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_26_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_0_201 : LUT3
    generic map(
      INIT => X"70"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_23_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_26_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_48_191 : LUT4
    generic map(
      INIT => X"F870"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_23_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_23_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_26_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_40_181 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_22_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_22_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_25_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_32_181 : LUT4
    generic map(
      INIT => X"F870"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_22_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_22_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_25_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_24_191 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_22_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_22_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_25_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_16_191 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_22_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_22_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_25_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_8_191 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_22_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_22_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_25_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_0_191 : LUT3
    generic map(
      INIT => X"70"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_22_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_25_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_48_181 : LUT4
    generic map(
      INIT => X"F870"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_22_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_22_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_25_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_40_171 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_21_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_21_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_24_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_32_171 : LUT4
    generic map(
      INIT => X"F870"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_21_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_21_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_24_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_24_181 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_21_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_21_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_24_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_16_181 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_21_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_21_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_24_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_8_181 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_21_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_21_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_24_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_0_181 : LUT3
    generic map(
      INIT => X"70"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_21_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_24_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_48_171 : LUT4
    generic map(
      INIT => X"F870"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_21_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_21_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_24_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_40_161 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_20_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_20_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_23_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_32_161 : LUT4
    generic map(
      INIT => X"F870"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_20_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_20_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_23_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_24_171 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_20_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_20_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_23_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_16_171 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_20_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_20_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_23_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_8_171 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_20_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_20_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_23_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_0_171 : LUT3
    generic map(
      INIT => X"70"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_20_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_23_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_48_161 : LUT4
    generic map(
      INIT => X"F870"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_20_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_20_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_23_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_40_151 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_19_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_19_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_22_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_32_151 : LUT4
    generic map(
      INIT => X"F870"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_19_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_19_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_22_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_24_161 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_19_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_19_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_22_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_16_161 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_19_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_19_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_22_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_8_161 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_19_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_19_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_22_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_0_161 : LUT3
    generic map(
      INIT => X"70"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_19_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_22_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_48_151 : LUT4
    generic map(
      INIT => X"F870"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_19_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_19_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_22_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_40_141 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_18_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_18_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_21_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_32_141 : LUT4
    generic map(
      INIT => X"F870"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_18_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_18_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_21_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_24_151 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_18_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_18_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_21_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_16_151 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_18_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_18_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_21_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_8_151 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_18_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_18_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_21_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_0_151 : LUT3
    generic map(
      INIT => X"70"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_18_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_21_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_48_141 : LUT4
    generic map(
      INIT => X"F870"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_18_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_18_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_21_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_40_131 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_17_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_17_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_20_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_32_131 : LUT4
    generic map(
      INIT => X"F870"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_17_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_17_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_20_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_24_141 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_17_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_17_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_20_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_16_141 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_17_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_17_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_20_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_8_141 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_17_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_17_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_20_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_0_141 : LUT3
    generic map(
      INIT => X"70"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_17_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_20_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_48_131 : LUT4
    generic map(
      INIT => X"F870"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_17_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_17_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_20_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_40_121 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_16_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_16_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_19_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_32_121 : LUT4
    generic map(
      INIT => X"F870"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_16_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_16_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_19_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_24_121 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_16_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_16_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_19_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_16_121 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_16_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_16_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_19_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_8_121 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_16_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_16_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_19_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_0_121 : LUT3
    generic map(
      INIT => X"70"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_16_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_19_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_48_121 : LUT4
    generic map(
      INIT => X"F870"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_16_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_16_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_19_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_40_111 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_15_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_15_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_18_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_32_111 : LUT4
    generic map(
      INIT => X"F870"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_15_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_15_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_18_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_24_111 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_15_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_15_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_18_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_16_111 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_15_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_15_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_18_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_8_111 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_15_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_15_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_18_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_0_111 : LUT3
    generic map(
      INIT => X"70"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_15_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_18_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_48_111 : LUT4
    generic map(
      INIT => X"F870"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_15_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_15_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_18_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a41 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(36),
      I1 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(0),
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(1),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(11)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Mmux_simp_addp_a31 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(11),
      I1 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(0),
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(1),
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(10)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a51 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(37),
      I1 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(0),
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(1),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(12)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Mmux_simp_addp_a41 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(12),
      I1 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(0),
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(1),
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(11)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a61 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(38),
      I1 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(0),
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(1),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(13)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Mmux_simp_addp_a51 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(13),
      I1 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(0),
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(1),
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(12)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a71 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(39),
      I1 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(0),
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(1),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(14)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Mmux_simp_addp_a61 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(14),
      I1 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(0),
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(1),
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(13)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a81 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(40),
      I1 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(0),
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(1),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(15)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Mmux_simp_addp_a71 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(15),
      I1 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(0),
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(1),
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(14)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a91 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(41),
      I1 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(0),
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(1),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(16)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Mmux_simp_addp_a81 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(16),
      I1 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(0),
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(1),
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(15)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a101 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(42),
      I1 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(0),
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(1),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(17)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Mmux_simp_addp_a91 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(17),
      I1 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(0),
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(1),
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(16)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a111 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(43),
      I1 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(0),
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(1),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(18)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Mmux_simp_addp_a101 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(18),
      I1 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(0),
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(1),
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(17)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a121 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(44),
      I1 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(0),
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(1),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(19)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Mmux_simp_addp_a111 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(19),
      I1 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(0),
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(1),
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(18)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a141 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(45),
      I1 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(0),
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(1),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(20)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Mmux_simp_addp_a121 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(20),
      I1 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(0),
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(1),
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(19)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a151 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(46),
      I1 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(0),
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(1),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(21)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Mmux_simp_addp_a141 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(21),
      I1 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(0),
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(1),
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(20)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a161 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(47),
      I1 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(0),
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(1),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(22)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Mmux_simp_addp_a151 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(22),
      I1 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(0),
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(1),
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(21)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_40_101 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_14_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_14_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_17_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_32_101 : LUT4
    generic map(
      INIT => X"F870"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_14_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_14_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_17_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_24_101 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_14_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_14_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_17_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_16_101 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_14_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_14_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_17_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_8_101 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_14_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_14_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_17_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_0_101 : LUT3
    generic map(
      INIT => X"70"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_14_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_17_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_48_101 : LUT4
    generic map(
      INIT => X"F870"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_14_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_14_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_17_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_40_91 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_13_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_13_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_16_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_32_91 : LUT4
    generic map(
      INIT => X"F870"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_13_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_13_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_16_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_24_91 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_13_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_13_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_16_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_16_91 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_13_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_13_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_16_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_8_91 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_13_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_13_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_16_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_0_91 : LUT3
    generic map(
      INIT => X"70"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_13_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_16_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_48_91 : LUT4
    generic map(
      INIT => X"F870"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_13_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_13_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_16_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_40_81 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_12_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_12_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_15_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_32_81 : LUT4
    generic map(
      INIT => X"F870"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_12_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_12_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_15_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_24_81 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_12_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_12_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_15_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_16_81 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_12_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_12_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_15_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_8_81 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_12_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_12_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_15_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_0_81 : LUT3
    generic map(
      INIT => X"70"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_12_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_15_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_48_81 : LUT4
    generic map(
      INIT => X"F870"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_12_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_12_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_15_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_40_71 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_11_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_11_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_14_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_32_71 : LUT4
    generic map(
      INIT => X"F870"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_11_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_11_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_14_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_24_71 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_11_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_11_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_14_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_16_71 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_11_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_11_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_14_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_8_71 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_11_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_11_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_14_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_0_71 : LUT3
    generic map(
      INIT => X"70"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_11_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_14_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_48_71 : LUT4
    generic map(
      INIT => X"F870"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_11_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_11_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_14_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_40_61 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_10_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_10_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_13_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_32_61 : LUT4
    generic map(
      INIT => X"F870"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_10_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_10_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_13_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_24_61 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_10_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_10_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_13_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_16_61 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_10_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_10_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_13_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_8_61 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_10_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_10_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_13_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_0_61 : LUT3
    generic map(
      INIT => X"70"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_10_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_13_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_48_61 : LUT4
    generic map(
      INIT => X"F870"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_10_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_10_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_13_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_40_51 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_9_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_9_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_12_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_32_51 : LUT4
    generic map(
      INIT => X"F870"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_9_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_9_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_12_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_24_51 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_9_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_9_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_12_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_16_51 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_9_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_9_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_12_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_8_51 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_9_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_9_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_12_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_0_51 : LUT3
    generic map(
      INIT => X"70"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_9_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_12_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_48_51 : LUT4
    generic map(
      INIT => X"F870"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_9_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_9_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_12_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_40_41 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_8_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_8_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_11_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_32_41 : LUT4
    generic map(
      INIT => X"F870"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_8_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_8_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_11_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_24_41 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_8_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_8_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_11_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_16_41 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_8_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_8_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_11_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_8_41 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_8_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_8_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_11_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_0_41 : LUT3
    generic map(
      INIT => X"70"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_8_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_11_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_48_41 : LUT4
    generic map(
      INIT => X"F870"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_8_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_8_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_11_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_40_31 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_7_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_7_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_10_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_32_31 : LUT4
    generic map(
      INIT => X"F870"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_7_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_7_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_10_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_24_31 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_7_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_7_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_10_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_16_31 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_7_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_7_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_10_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_8_31 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_7_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_7_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_10_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_0_31 : LUT3
    generic map(
      INIT => X"70"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_7_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_10_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_48_31 : LUT4
    generic map(
      INIT => X"F870"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_7_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_7_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_10_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_40_281 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_6_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_6_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_9_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_32_281 : LUT4
    generic map(
      INIT => X"F870"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_6_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_6_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_9_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_24_291 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_6_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_6_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_9_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_16_291 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_6_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_6_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_9_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_8_291 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_6_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_6_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_9_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_0_291 : LUT3
    generic map(
      INIT => X"70"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_6_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_9_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_48_281 : LUT4
    generic map(
      INIT => X"F870"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_6_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_6_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_9_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_40_271 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_5_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_5_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_8_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_32_271 : LUT4
    generic map(
      INIT => X"F870"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_5_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_5_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_8_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_24_281 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_5_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_5_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_8_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_16_281 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_5_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_5_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_8_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_8_281 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_5_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_5_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_8_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_0_281 : LUT3
    generic map(
      INIT => X"70"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_5_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_8_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_48_271 : LUT4
    generic map(
      INIT => X"F870"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_5_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_5_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_8_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_40_261 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_4_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_4_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_7_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_32_261 : LUT4
    generic map(
      INIT => X"F870"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_4_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_4_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_7_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_24_271 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_4_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_4_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_7_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_16_271 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_4_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_4_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_7_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_8_271 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_4_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_4_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_7_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_0_271 : LUT3
    generic map(
      INIT => X"70"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_4_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_7_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_48_261 : LUT4
    generic map(
      INIT => X"F870"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_4_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_4_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_7_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_40_251 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_3_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_3_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_6_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_32_251 : LUT4
    generic map(
      INIT => X"F870"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_3_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_3_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_6_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_24_261 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_3_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_3_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_6_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_16_261 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_3_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_3_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_6_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_8_261 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_3_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_3_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_6_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_0_261 : LUT3
    generic map(
      INIT => X"70"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_3_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_6_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_48_251 : LUT4
    generic map(
      INIT => X"F870"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_3_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_3_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_6_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a171 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(48),
      I1 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(0),
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(1),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(23)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Mmux_simp_addp_a161 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(23),
      I1 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(0),
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(1),
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(22)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a181 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(49),
      I1 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(0),
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(1),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(24)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Mmux_simp_addp_a171 : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(24),
      I1 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(0),
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(1),
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_simp_addp_a(23)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Mmux_simp_addp_a191 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(50),
      I1 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(0),
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(1),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_simp_addp_a(25)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_40_241 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_2_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_2_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_5_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_32_241 : LUT4
    generic map(
      INIT => X"F870"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_2_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_2_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_5_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_24_251 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_2_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_2_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_5_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_16_251 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_2_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_2_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_5_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_8_251 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_2_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_2_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_5_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_0_251 : LUT3
    generic map(
      INIT => X"70"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_2_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_5_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_48_241 : LUT4
    generic map(
      INIT => X"F870"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_2_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_2_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_5_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_40_231 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_1_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_1_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_4_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_32_231 : LUT4
    generic map(
      INIT => X"F870"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_1_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_1_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_4_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_24_241 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_1_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_1_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_4_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_16_241 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_1_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_1_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_4_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_8_241 : LUT4
    generic map(
      INIT => X"F780"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_1_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_1_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_4_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_0_241 : LUT3
    generic map(
      INIT => X"70"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_1_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_4_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_48_231 : LUT4
    generic map(
      INIT => X"F870"
    )
    port map (
      I0 => aclken,
      I1 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I2 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_1_Q,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_1_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_4_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_40_221 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_0_Q,
      I1 => aclken,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_0_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_40_3_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_32_221 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_32_0_Q,
      I1 => aclken,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_0_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_3_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_24_231 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_24_0_Q,
      I1 => aclken,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_0_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_24_3_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_16_231 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_16_0_Q,
      I1 => aclken,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_0_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_16_3_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_8_231 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_8_0_Q,
      I1 => aclken,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_0_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_8_3_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_0_231 : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_0_0_Q,
      I1 => aclken,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_3_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mmux_pre_mux_o_48_221 : LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_48_0_Q,
      I1 => aclken,
      I2 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_stage_zero_control_gen_ce_create_1_del_ce_opt_has_pipe_first_q
,
      I3 => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_adsu_o_40_0_Q,
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_3_Q
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_0_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_axis_dividend_tdata(0),
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_dividend_twos_comp_Madd_s_i_cy_0_rt_2087
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_0_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_axis_divisor_tdata(0),
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sgned_input_cmp_divisor_twos_comp_Madd_s_i_cy_0_rt_2088
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_0_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(25),
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_cmp_quot_twos_comp_Madd_s_i_cy_0_rt_2089
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_0_rt : 
LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_reg_quot_out_reg_quot_opt_has_pipe_first_q(1),
      O => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_signed_output_remd_fract_cmp_remd_twos_comp_Madd_s_i_cy_0_rt_2090

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_32_1_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_0

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_0_1_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_0_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_0

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_1 : 
FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_pre_mux_o_48_1_Q,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_48_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_1_0

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Mcount_dclk_phase_xor_0_11_INV_0 : INV
    port map (
      I => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_dclk_phase(0),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_Result(0)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_0_1_INV_0 : INV
    port map (
      I => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(0),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(0)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_1_1_INV_0 : INV
    port map (
      I => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(1),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(1)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_2_1_INV_0 : INV
    port map (
      I => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(2),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(2)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_3_1_INV_0 : INV
    port map (
      I => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(3),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(3)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_4_1_INV_0 : INV
    port map (
      I => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(4),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(4)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_5_1_INV_0 : INV
    port map (
      I => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(5),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(5)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_6_1_INV_0 : INV
    port map (
      I => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(6),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(6)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_7_1_INV_0 : INV
    port map (
      I => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(7),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(7)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_8_1_INV_0 : INV
    port map (
      I => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(8),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(8)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_9_1_INV_0 : INV
    port map (
      I => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(9),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(9)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_10_1_INV_0 : INV
    port map (
      I => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(10),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(10)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_11_1_INV_0 : INV
    port map (
      I => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(11),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(11)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_12_1_INV_0 : INV
    port map (
      I => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(12),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(12)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_13_1_INV_0 : INV
    port map (
      I => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(13),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(13)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_14_1_INV_0 : INV
    port map (
      I => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(14),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(14)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_15_1_INV_0 : INV
    port map (
      I => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(15),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(15)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_16_1_INV_0 : INV
    port map (
      I => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(16),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(16)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_17_1_INV_0 : INV
    port map (
      I => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(17),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(17)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_18_1_INV_0 : INV
    port map (
      I => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(18),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(18)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_19_1_INV_0 : INV
    port map (
      I => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(19),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(19)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_20_1_INV_0 : INV
    port map (
      I => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(20),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(20)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_21_1_INV_0 : INV
    port map (
      I => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(21),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(21)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_22_1_INV_0 : INV
    port map (
      I => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(22),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(22)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_23_1_INV_0 : INV
    port map (
      I => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(23),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(23)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_24_1_INV_0 : INV
    port map (
      I => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(24),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(24)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_25_1_INV_0 : INV
    port map (
      I => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(25),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(25)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_26_1_INV_0 : INV
    port map (
      I => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(26),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(26)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_27_1_INV_0 : INV
    port map (
      I => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(27),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(27)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_28_1_INV_0 : INV
    port map (
      I => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(28),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(28)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_29_1_INV_0 : INV
    port map (
      I => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(29),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(29)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_30_1_INV_0 : INV
    port map (
      I => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(30),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(30)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_31_1_INV_0 : INV
    port map (
      I => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(31),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(31)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_32_1_INV_0 : INV
    port map (
      I => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(32),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(32)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_33_1_INV_0 : INV
    port map (
      I => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(33),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(33)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_34_1_INV_0 : INV
    port map (
      I => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(34),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(34)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_35_1_INV_0 : INV
    port map (
      I => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(35),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(35)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_36_1_INV_0 : INV
    port map (
      I => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(36),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(36)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_37_1_INV_0 : INV
    port map (
      I => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(37),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(37)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_38_1_INV_0 : INV
    port map (
      I => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(38),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(38)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_39_1_INV_0 : INV
    port map (
      I => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(39),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(39)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_40_1_INV_0 : INV
    port map (
      I => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(40),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(40)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_41_1_INV_0 : INV
    port map (
      I => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(41),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(41)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_42_1_INV_0 : INV
    port map (
      I => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(42),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(42)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_43_1_INV_0 : INV
    port map (
      I => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(43),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(43)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_44_1_INV_0 : INV
    port map (
      I => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(44),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(44)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_45_1_INV_0 : INV
    port map (
      I => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(45),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(45)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_46_1_INV_0 : INV
    port map (
      I => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(46),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(46)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_47_1_INV_0 : INV
    port map (
      I => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(47),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(47)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_48_1_INV_0 : INV
    port map (
      I => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(48),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(48)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_49_1_INV_0 : INV
    port map (
      I => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(49),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(49)
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi_50_1_INV_0 : INV
    port map (
      I => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_final_sel_quot_sel_opt_has_pipe_first_q(50),
      O => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_qpi(50)
    );
  XST_VCC : VCC
    port map (
      P => N2
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_53_0_0 : 
SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      CLK => aclk,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_first_q(0),
      CE => aclken,
      Q => 
NLW_U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_53_0_0_Q_UNCONNECTED
,
      Q31 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_53_0_0_2095,
      A(4) => N2,
      A(3) => N2,
      A(2) => N2,
      A(1) => N2,
      A(0) => N2
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_53_0_1 : 
SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      CLK => aclk,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_53_0_0_2095,
      CE => aclken,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_53_0_1_2096,
      Q31 => 
NLW_U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_53_0_1_Q31_UNCONNECTED
,
      A(4) => N2,
      A(3) => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      A(2) => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      A(1) => N2,
      A(0) => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_53_0_1_2096,
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(0)
    );
  U0_i_synth_i_nd_to_rdy_Mshreg_opt_has_pipe_pipe_56_0 : SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      CLK => aclk,
      D => U0_i_synth_i_nd_to_rdy_opt_has_pipe_first_q,
      CE => aclken,
      Q => NLW_U0_i_synth_i_nd_to_rdy_Mshreg_opt_has_pipe_pipe_56_0_Q_UNCONNECTED,
      Q31 => U0_i_synth_i_nd_to_rdy_Mshreg_opt_has_pipe_pipe_56_0_2097,
      A(4) => N2,
      A(3) => N2,
      A(2) => N2,
      A(1) => N2,
      A(0) => N2
    );
  U0_i_synth_i_nd_to_rdy_Mshreg_opt_has_pipe_pipe_56_1 : SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      CLK => aclk,
      D => U0_i_synth_i_nd_to_rdy_Mshreg_opt_has_pipe_pipe_56_0_2097,
      CE => aclken,
      Q => U0_i_synth_i_nd_to_rdy_Mshreg_opt_has_pipe_pipe_56_1_2098,
      Q31 => NLW_U0_i_synth_i_nd_to_rdy_Mshreg_opt_has_pipe_pipe_56_1_Q31_UNCONNECTED,
      A(4) => N2,
      A(3) => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      A(2) => N2,
      A(1) => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      A(0) => N2
    );
  U0_i_synth_i_nd_to_rdy_opt_has_pipe_pipe_56 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => U0_i_synth_i_nd_to_rdy_Mshreg_opt_has_pipe_pipe_56_1_2098,
      Q => U0_i_synth_i_nd_to_rdy_opt_has_pipe_pipe_56_110
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_53_1_0 : 
SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      CLK => aclk,
      D => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_first_q(1),
      CE => aclken,
      Q => 
NLW_U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_53_1_0_Q_UNCONNECTED
,
      Q31 => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_53_1_0_2099,
      A(4) => N2,
      A(3) => N2,
      A(2) => N2,
      A(1) => N2,
      A(0) => N2
    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_53_1_1 : 
SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      CLK => aclk,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_53_1_0_2099,
      CE => aclken,
      Q => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_53_1_1_2100,
      Q31 => 
NLW_U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_53_1_1_Q31_UNCONNECTED
,
      A(4) => N2,
      A(3) => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      A(2) => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q
,
      A(1) => N2,
      A(0) => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_divider_blk_div_loop_32_mux_div_clock_mux_sig_mux_adsu_opt_has_pipe_first_q_2_Q

    );
  U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => 
U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_Mshreg_opt_has_pipe_pipe_53_1_1_2100,
      Q => U0_i_synth_i_nonzero_fract_i_synth_i_algo_r2_nr_i_nonzero_fract_i_sdivider_I_SYNTH_MODEL_sign_pipeline_sign_pipe_opt_has_pipe_pipe_53(1)
    );

end STRUCTURE;

-- synthesis translate_on
