// Seed: 3023925728
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    output reg id_2
);
  initial begin
    if (1) begin
      SystemTFIdentifier;
    end
    id_2 <= 1;
    id_2 = 1 - 1;
  end
endmodule
