#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: C:\pango\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22621
#Hostname: VictusXYH
Generated by Fabric Compiler (version 2022.1 build 99559) at Fri May 12 16:05:06 2023
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
parameter : dp_step_length is used. Value : 4; Default : 1
I: dp_step_length: 4 != def: 1
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {cmos1_scl} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {cmos1_scl} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {cmos1_sda} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 4)] | Port cmos1_sda has been placed at location Y13, whose type is share pin.
Executing : def_port {cmos1_sda} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {cmos2_scl} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {cmos2_scl} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {cmos2_sda} LOC=T10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {cmos2_sda} LOC=T10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {i2c0_sck} LOC=F15 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW PULLUP=TRUE
Executing : def_port {i2c0_sck} LOC=F15 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW PULLUP=TRUE successfully
Executing : def_port {i2c0_sda} LOC=G8 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW PULLUP=TRUE
Executing : def_port {i2c0_sda} LOC=G8 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW PULLUP=TRUE successfully
Executing : def_port {iic_sda} LOC=V20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 9)] | Port iic_sda has been placed at location V20, whose type is share pin.
Executing : def_port {iic_sda} LOC=V20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {iic_tx_sda} LOC=P18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {iic_tx_sda} LOC=P18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[0]} LOC=U1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[0]} LOC=U1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[1]} LOC=U3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[1]} LOC=U3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[2]} LOC=T2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[2]} LOC=T2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[3]} LOC=Y2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[3]} LOC=Y2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[4]} LOC=T1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[4]} LOC=T1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[5]} LOC=Y1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[5]} LOC=Y1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[6]} LOC=M7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[6]} LOC=M7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[7]} LOC=W1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[7]} LOC=W1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[8]} LOC=P1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[8]} LOC=P1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[9]} LOC=M2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 20)] | Port mem_dq[9] has been placed at location M2, whose type is share pin.
Executing : def_port {mem_dq[9]} LOC=M2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[10]} LOC=R1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[10]} LOC=R1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[11]} LOC=M1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 22)] | Port mem_dq[11] has been placed at location M1, whose type is share pin.
Executing : def_port {mem_dq[11]} LOC=M1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[12]} LOC=P2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[12]} LOC=P2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[13]} LOC=L3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[13]} LOC=L3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[14]} LOC=P3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 25)] | Port mem_dq[14] has been placed at location P3, whose type is share pin.
Executing : def_port {mem_dq[14]} LOC=P3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[15]} LOC=N4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[15]} LOC=N4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[16]} LOC=K4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[16]} LOC=K4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[17]} LOC=K1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[17]} LOC=K1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[18]} LOC=J3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[18]} LOC=J3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[19]} LOC=L4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[19]} LOC=L4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[20]} LOC=K3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[20]} LOC=K3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[21]} LOC=M3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[21]} LOC=M3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[22]} LOC=J1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[22]} LOC=J1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[23]} LOC=M4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[23]} LOC=M4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[24]} LOC=J6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[24]} LOC=J6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[25]} LOC=F1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[25]} LOC=F1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[26]} LOC=K7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[26]} LOC=K7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[27]} LOC=F2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[27]} LOC=F2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[28]} LOC=H5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[28]} LOC=H5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[29]} LOC=H3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[29]} LOC=H3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[30]} LOC=J4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[30]} LOC=J4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[31]} LOC=G3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[31]} LOC=G3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs[0]} LOC=V2 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs[0]} LOC=V2 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs[1]} LOC=N3 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs[1]} LOC=N3 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs[2]} LOC=M6 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs[2]} LOC=M6 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs[3]} LOC=E3 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs[3]} LOC=E3 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs_n[0]} LOC=V1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs_n[0]} LOC=V1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs_n[1]} LOC=N1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs_n[1]} LOC=N1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs_n[2]} LOC=L6 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs_n[2]} LOC=L6 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs_n[3]} LOC=E1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs_n[3]} LOC=E1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[0]} LOC=B2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {LED[0]} LOC=B2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {LED[1]} LOC=A2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {LED[1]} LOC=A2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {LED[2]} LOC=B3 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {LED[2]} LOC=B3 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {LED[3]} LOC=A3 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {LED[3]} LOC=A3 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {LED[4]} LOC=C5 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {LED[4]} LOC=C5 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {LED[5]} LOC=A5 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {LED[5]} LOC=A5 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {LED[6]} LOC=F7 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {LED[6]} LOC=F7 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {LED[7]} LOC=F8 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {LED[7]} LOC=F8 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {TX} LOC=R9 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE
Executing : def_port {TX} LOC=R9 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE successfully
Executing : def_port {b_out[0]} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[0]} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[1]} LOC=V22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[1]} LOC=V22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[2]} LOC=T21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 62)] | Port b_out[2] has been placed at location T21, whose type is share pin.
Executing : def_port {b_out[2]} LOC=T21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[3]} LOC=T22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[3]} LOC=T22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[4]} LOC=R20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 64)] | Port b_out[4] has been placed at location R20, whose type is share pin.
Executing : def_port {b_out[4]} LOC=R20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[5]} LOC=R22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 65)] | Port b_out[5] has been placed at location R22, whose type is share pin.
Executing : def_port {b_out[5]} LOC=R22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[6]} LOC=R19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[6]} LOC=R19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[7]} LOC=P19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[7]} LOC=P19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {cmos1_reset} LOC=W10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {cmos1_reset} LOC=W10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {cmos2_reset} LOC=AB4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {cmos2_reset} LOC=AB4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {de_out} LOC=Y22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {de_out} LOC=Y22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[0]} LOC=M21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 71)] | Port g_out[0] has been placed at location M21, whose type is share pin.
Executing : def_port {g_out[0]} LOC=M21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[1]} LOC=M17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {g_out[1]} LOC=M17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[2]} LOC=M18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {g_out[2]} LOC=M18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[3]} LOC=M16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {g_out[3]} LOC=M16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[4]} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {g_out[4]} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[5]} LOC=L19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 76)] | Port g_out[5] has been placed at location L19, whose type is share pin.
Executing : def_port {g_out[5]} LOC=L19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[6]} LOC=K20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 77)] | Port g_out[6] has been placed at location K20, whose type is share pin.
Executing : def_port {g_out[6]} LOC=K20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[7]} LOC=L17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 78)] | Port g_out[7] has been placed at location L17, whose type is share pin.
Executing : def_port {g_out[7]} LOC=L17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hs_out} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {hs_out} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {iic_scl} LOC=V19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 80)] | Port iic_scl has been placed at location V19, whose type is share pin.
Executing : def_port {iic_scl} LOC=V19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {iic_tx_scl} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {iic_tx_scl} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {l0_sgmii_clk_shft} LOC=G16 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=FAST PULLUP=TRUE
Executing : def_port {l0_sgmii_clk_shft} LOC=G16 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=FAST PULLUP=TRUE successfully
Executing : def_port {mem_a[0]} LOC=N6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[0]} LOC=N6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[1]} LOC=R4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[1]} LOC=R4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[2]} LOC=P6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[2]} LOC=P6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[3]} LOC=F3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[3]} LOC=F3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[4]} LOC=V5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[4]} LOC=V5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[5]} LOC=E4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[5]} LOC=E4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[6]} LOC=V3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[6]} LOC=V3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[7]} LOC=D2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[7]} LOC=D2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[8]} LOC=U4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[8]} LOC=U4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[9]} LOC=P5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[9]} LOC=P5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[10]} LOC=P8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[10]} LOC=P8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[11]} LOC=T4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[11]} LOC=T4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[12]} LOC=P7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[12]} LOC=P7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[13]} LOC=P4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[13]} LOC=P4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[14]} LOC=T3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[14]} LOC=T3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_ba[0]} LOC=F5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_ba[0]} LOC=F5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_ba[1]} LOC=W4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_ba[1]} LOC=W4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_ba[2]} LOC=N7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_ba[2]} LOC=N7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_cas_n} LOC=H8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_cas_n} LOC=H8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_ck} LOC=T6 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_ck} LOC=T6 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_ck_n} LOC=T5 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_ck_n} LOC=T5 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_cke} LOC=Y3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_cke} LOC=Y3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_cs_n} LOC=G6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_cs_n} LOC=G6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dm[0]} LOC=W3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dm[0]} LOC=W3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dm[1]} LOC=L1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dm[1]} LOC=L1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dm[2]} LOC=K2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dm[2]} LOC=K2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dm[3]} LOC=G1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dm[3]} LOC=G1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_odt} LOC=G7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_odt} LOC=G7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_ras_n} LOC=J7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_ras_n} LOC=J7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_rst_n} LOC=C1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_rst_n} LOC=C1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_we_n} LOC=H6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_we_n} LOC=H6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {phy_tx_en} LOC=B18 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=FAST PULLUP=TRUE
C: ConstraintEditor-2002: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 114)] | Port phy_tx_en has been placed at location B18, whose type is share pin.
Executing : def_port {phy_tx_en} LOC=B18 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=FAST PULLUP=TRUE successfully
Executing : def_port {phy_txd0} LOC=F17 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=FAST PULLUP=TRUE
Executing : def_port {phy_txd0} LOC=F17 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=FAST PULLUP=TRUE successfully
Executing : def_port {phy_txd1} LOC=D17 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=FAST PULLUP=TRUE
C: ConstraintEditor-2002: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 116)] | Port phy_txd1 has been placed at location D17, whose type is share pin.
Executing : def_port {phy_txd1} LOC=D17 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=FAST PULLUP=TRUE successfully
Executing : def_port {phy_txd2} LOC=C18 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=FAST PULLUP=TRUE
C: ConstraintEditor-2002: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 117)] | Port phy_txd2 has been placed at location C18, whose type is share pin.
Executing : def_port {phy_txd2} LOC=C18 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=FAST PULLUP=TRUE successfully
Executing : def_port {phy_txd3} LOC=A18 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=FAST PULLUP=TRUE
C: ConstraintEditor-2002: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 118)] | Port phy_txd3 has been placed at location A18, whose type is share pin.
Executing : def_port {phy_txd3} LOC=A18 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=FAST PULLUP=TRUE successfully
Executing : def_port {pixclk_out} LOC=M22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 119)] | Port pixclk_out has been placed at location M22, whose type is share pin.
Executing : def_port {pixclk_out} LOC=M22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[0]} LOC=K17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 120)] | Port r_out[0] has been placed at location K17, whose type is share pin.
Executing : def_port {r_out[0]} LOC=K17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[1]} LOC=N19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_out[1]} LOC=N19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[2]} LOC=J22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_out[2]} LOC=J22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[3]} LOC=J20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_out[3]} LOC=J20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[4]} LOC=K22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_out[4]} LOC=K22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[5]} LOC=H21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 125)] | Port r_out[5] has been placed at location H21, whose type is share pin.
Executing : def_port {r_out[5]} LOC=H21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[6]} LOC=H22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 126)] | Port r_out[6] has been placed at location H22, whose type is share pin.
Executing : def_port {r_out[6]} LOC=H22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[7]} LOC=H19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 127)] | Port r_out[7] has been placed at location H19, whose type is share pin.
Executing : def_port {r_out[7]} LOC=H19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {rstn_out} LOC=R17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {rstn_out} LOC=R17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {spi0_clk} LOC=Y20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 129)] | Port spi0_clk has been placed at location Y20, whose type is share pin.
Executing : def_port {spi0_clk} LOC=Y20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {spi0_cs} LOC=AA3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE
C: ConstraintEditor-2002: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 130)] | Port spi0_cs has been placed at location AA3, whose type is share pin.
Executing : def_port {spi0_cs} LOC=AA3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE successfully
Executing : def_port {spi0_mosi} LOC=AB20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE
C: ConstraintEditor-2002: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 131)] | Port spi0_mosi has been placed at location AB20, whose type is share pin.
Executing : def_port {spi0_mosi} LOC=AB20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE successfully
Executing : def_port {vs_out} LOC=W20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {vs_out} LOC=W20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {RX} LOC=R8 VCCIO=3.3 IOSTANDARD=LVCMOS12 PULLUP=TRUE
Executing : def_port {RX} LOC=R8 VCCIO=3.3 IOSTANDARD=LVCMOS12 PULLUP=TRUE successfully
Executing : def_port {b_in[0]} LOC=U14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 134)] Object 'b_in[0]' is dangling, which has no connection. it will be ignored.
Executing : def_port {b_in[0]} LOC=U14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {b_in[1]} LOC=U15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 135)] Object 'b_in[1]' is dangling, which has no connection. it will be ignored.
Executing : def_port {b_in[1]} LOC=U15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {b_in[2]} LOC=T15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 136)] Object 'b_in[2]' is dangling, which has no connection. it will be ignored.
Executing : def_port {b_in[2]} LOC=T15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {b_in[3]} LOC=W15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 137)] Object 'b_in[3]' is dangling, which has no connection. it will be ignored.
Executing : def_port {b_in[3]} LOC=W15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {b_in[4]} LOC=Y16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 138)] Object 'b_in[4]' is dangling, which has no connection. it will be ignored.
Executing : def_port {b_in[4]} LOC=Y16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {b_in[5]} LOC=AB16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 139)] Object 'b_in[5]' is dangling, which has no connection. it will be ignored.
Executing : def_port {b_in[5]} LOC=AB16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {b_in[6]} LOC=AA16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 140)] Object 'b_in[6]' is dangling, which has no connection. it will be ignored.
Executing : def_port {b_in[6]} LOC=AA16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {b_in[7]} LOC=AB17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 141)] Object 'b_in[7]' is dangling, which has no connection. it will be ignored.
Executing : def_port {b_in[7]} LOC=AB17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {cmos1_data[0]} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos1_data[0]} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos1_data[1]} LOC=Y10 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos1_data[1]} LOC=Y10 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos1_data[2]} LOC=T11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos1_data[2]} LOC=T11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos1_data[3]} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos1_data[3]} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos1_data[4]} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos1_data[4]} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos1_data[5]} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos1_data[5]} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos1_data[6]} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {cmos1_data[6]} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos1_data[7]} LOC=AB13 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 149)] | Port cmos1_data[7] has been placed at location AB13, whose type is share pin.
Executing : def_port {cmos1_data[7]} LOC=AB13 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {cmos1_href} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {cmos1_href} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {cmos1_pclk} LOC=T12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {cmos1_pclk} LOC=T12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {cmos1_vsync} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {cmos1_vsync} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {cmos2_data[0]} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 153)] Object 'cmos2_data[0]' is dangling, which has no connection. it will be ignored.
Executing : def_port {cmos2_data[0]} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Executing : def_port {cmos2_data[1]} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 154)] Object 'cmos2_data[1]' is dangling, which has no connection. it will be ignored.
Executing : def_port {cmos2_data[1]} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Executing : def_port {cmos2_data[2]} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 155)] Object 'cmos2_data[2]' is dangling, which has no connection. it will be ignored.
Executing : def_port {cmos2_data[2]} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Executing : def_port {cmos2_data[3]} LOC=U9 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 156)] Object 'cmos2_data[3]' is dangling, which has no connection. it will be ignored.
Executing : def_port {cmos2_data[3]} LOC=U9 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Executing : def_port {cmos2_data[4]} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 157)] Object 'cmos2_data[4]' is dangling, which has no connection. it will be ignored.
Executing : def_port {cmos2_data[4]} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Executing : def_port {cmos2_data[5]} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 158)] Object 'cmos2_data[5]' is dangling, which has no connection. it will be ignored.
Executing : def_port {cmos2_data[5]} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Executing : def_port {cmos2_data[6]} LOC=Y9 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 159)] Object 'cmos2_data[6]' is dangling, which has no connection. it will be ignored.
Executing : def_port {cmos2_data[6]} LOC=Y9 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Executing : def_port {cmos2_data[7]} LOC=AB9 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 160)] Object 'cmos2_data[7]' is dangling, which has no connection. it will be ignored.
Executing : def_port {cmos2_data[7]} LOC=AB9 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Executing : def_port {cmos2_href} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 161)] Object 'cmos2_href' is dangling, which has no connection. it will be ignored.
Executing : def_port {cmos2_href} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {cmos2_pclk} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 162)] Object 'cmos2_pclk' is dangling, which has no connection. it will be ignored.
Executing : def_port {cmos2_pclk} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {cmos2_vsync} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 163)] Object 'cmos2_vsync' is dangling, which has no connection. it will be ignored.
Executing : def_port {cmos2_vsync} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {de_in} LOC=U13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 164)] Object 'de_in' is dangling, which has no connection. it will be ignored.
Executing : def_port {de_in} LOC=U13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {g_in[0]} LOC=Y17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 165)] Object 'g_in[0]' is dangling, which has no connection. it will be ignored.
Executing : def_port {g_in[0]} LOC=Y17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {g_in[1]} LOC=V17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 166)] Object 'g_in[1]' is dangling, which has no connection. it will be ignored.
Executing : def_port {g_in[1]} LOC=V17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {g_in[2]} LOC=W18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 167)] Object 'g_in[2]' is dangling, which has no connection. it will be ignored.
Executing : def_port {g_in[2]} LOC=W18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {g_in[3]} LOC=AB19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 168)] Object 'g_in[3]' is dangling, which has no connection. it will be ignored.
Executing : def_port {g_in[3]} LOC=AB19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {g_in[4]} LOC=AA18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 169)] Object 'g_in[4]' is dangling, which has no connection. it will be ignored.
Executing : def_port {g_in[4]} LOC=AA18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {g_in[5]} LOC=AB18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 170)] Object 'g_in[5]' is dangling, which has no connection. it will be ignored.
Executing : def_port {g_in[5]} LOC=AB18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {g_in[6]} LOC=Y18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 171)] Object 'g_in[6]' is dangling, which has no connection. it will be ignored.
Executing : def_port {g_in[6]} LOC=Y18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {g_in[7]} LOC=W17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 172)] Object 'g_in[7]' is dangling, which has no connection. it will be ignored.
Executing : def_port {g_in[7]} LOC=W17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {gpio_in0} LOC=J17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {gpio_in0} LOC=J17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {gpio_in1} LOC=K16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {gpio_in1} LOC=K16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {hs_in} LOC=V13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 175)] Object 'hs_in' is dangling, which has no connection. it will be ignored.
Executing : def_port {hs_in} LOC=V13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {phy_rx_dv} LOC=F9 VCCIO=1.2 IOSTANDARD=LVCMOS12 PULLUP=TRUE
Executing : def_port {phy_rx_dv} LOC=F9 VCCIO=1.2 IOSTANDARD=LVCMOS12 PULLUP=TRUE successfully
Executing : def_port {phy_rxd0} LOC=H10 VCCIO=1.2 IOSTANDARD=LVCMOS12 PULLUP=TRUE
Executing : def_port {phy_rxd0} LOC=H10 VCCIO=1.2 IOSTANDARD=LVCMOS12 PULLUP=TRUE successfully
Executing : def_port {phy_rxd1} LOC=H11 VCCIO=1.2 IOSTANDARD=LVCMOS12 PULLUP=TRUE
Executing : def_port {phy_rxd1} LOC=H11 VCCIO=1.2 IOSTANDARD=LVCMOS12 PULLUP=TRUE successfully
Executing : def_port {phy_rxd2} LOC=G13 VCCIO=1.2 IOSTANDARD=LVCMOS12 PULLUP=TRUE
Executing : def_port {phy_rxd2} LOC=G13 VCCIO=1.2 IOSTANDARD=LVCMOS12 PULLUP=TRUE successfully
Executing : def_port {phy_rxd3} LOC=H13 VCCIO=1.2 IOSTANDARD=LVCMOS12 PULLUP=TRUE
Executing : def_port {phy_rxd3} LOC=H13 VCCIO=1.2 IOSTANDARD=LVCMOS12 PULLUP=TRUE successfully
Executing : def_port {pixclk_in} LOC=AA12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 181)] Object 'pixclk_in' is dangling, which has no connection. it will be ignored.
Executing : def_port {pixclk_in} LOC=AA12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {r_in[0]} LOC=Y15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 182)] Object 'r_in[0]' is dangling, which has no connection. it will be ignored.
Executing : def_port {r_in[0]} LOC=Y15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {r_in[1]} LOC=AB15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 183)] Object 'r_in[1]' is dangling, which has no connection. it will be ignored.
Executing : def_port {r_in[1]} LOC=AB15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {r_in[2]} LOC=U16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 184)] Object 'r_in[2]' is dangling, which has no connection. it will be ignored.
Executing : def_port {r_in[2]} LOC=U16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {r_in[3]} LOC=V15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 185)] Object 'r_in[3]' is dangling, which has no connection. it will be ignored.
Executing : def_port {r_in[3]} LOC=V15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {r_in[4]} LOC=AA14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 186)] Object 'r_in[4]' is dangling, which has no connection. it will be ignored.
Executing : def_port {r_in[4]} LOC=AA14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {r_in[5]} LOC=AB14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 187)] Object 'r_in[5]' is dangling, which has no connection. it will be ignored.
Executing : def_port {r_in[5]} LOC=AB14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {r_in[6]} LOC=W14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 188)] Object 'r_in[6]' is dangling, which has no connection. it will be ignored.
Executing : def_port {r_in[6]} LOC=W14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {r_in[7]} LOC=Y14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 189)] Object 'r_in[7]' is dangling, which has no connection. it will be ignored.
Executing : def_port {r_in[7]} LOC=Y14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {rst_key} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
C: ConstraintEditor-2001: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 190)] Object 'rst_key' is dangling, which has no connection. it will be ignored.
Executing : def_port {rst_key} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE failed
Executing : def_port {rx_clki} LOC=F14 VCCIO=1.2 IOSTANDARD=LVCMOS12 PULLUP=TRUE
Executing : def_port {rx_clki} LOC=F14 VCCIO=1.2 IOSTANDARD=LVCMOS12 PULLUP=TRUE successfully
Executing : def_port {spi0_miso} LOC=AA20 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
C: ConstraintEditor-2002: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 192)] | Port spi0_miso has been placed at location AA20, whose type is share pin.
Executing : def_port {spi0_miso} LOC=AA20 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {vs_in} LOC=W13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/YHX/Desktop/rtl_design_v1.0/pnr/device_map/m1_soc_top.pcf(line number: 194)] Object 'vs_in' is dangling, which has no connection. it will be ignored.
Executing : def_port {vs_in} LOC=W13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_inst_site {u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q} CLMA_150_192 FF3
Executing : def_inst_site {u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q} CLMA_150_192 FF3 successfully
Executing : def_inst_site {u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll} PLL_158_199
Executing : def_inst_site {u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll} PLL_158_199 successfully
Executing : def_inst_site {u_DDR3_50H/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll} PLL_158_179
Executing : def_inst_site {u_DDR3_50H/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll} PLL_158_179 successfully
Constraint check end.
I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
I: Infer CARRY group, base inst: hdmi_ddr/ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm, insts:2.
I: Infer CARRY group, base inst: u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_dtcm/mem0/iGopDrm, insts:2.
I: Infer CARRY group, base inst: u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_dtcm/mem2/iGopDrm, insts:2.
I: Infer CARRY group, base inst: u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_itcm/mem0/iGopDrm, insts:2.
I: Infer CARRY group, base inst: u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_itcm/mem2/iGopDrm, insts:2.
I: Infer CARRY group, base inst: u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_RX_RING/U_ipml_sdpram_RX_RING/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm_inv, insts:2.
I: Infer CARRY group, base inst: u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm_inv, insts:2.
I: Infer CARRY group, base inst: u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm_inv, insts:2.
Mapping instance u_GTP_IOCLKDELAY/opit_0 to IOCKDLY_84_360.
Mapping instance u_pll/u_pll_e3/goppll to PLL_158_55.
Mapping instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0 to DQSL_6_28.
Mapping instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0 to DQSL_6_348.
Mapping instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0 to DQSL_6_100.
Mapping instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0 to DQSL_6_304.
Mapping instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0 to DQSL_6_152.
Mapping instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0 to DQSL_6_180.
Mapping instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/u_ddc_dqs/opit_0 to DQSL_6_224.
Mapping instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0 to DQSL_6_276.
Phase 1.1 1st GP placement started.
Design Utilization : 26%.
Wirelength after clock region global placement is 83616.
1st GP placement takes 3.80 sec.

Phase 1.2 Clock placement started.
Mapping instance u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate to IOCKGATE_6_188.
Mapping instance u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate to IOCKGATE_6_312.
Mapping instance u_DDR3_50H/I_GTP_IOCLKBUF_2/gopclkgate to IOCKGATE_6_64.
Mapping instance u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv to IOCKDIV_6_323.
Mapping instance clkbufg_0/gopclkbufg to USCM_84_115.
Mapping instance clkgate_6/gopclkgate to IOCKGATE_6_322.
Mapping instance ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv to IOCKDIV_86_21.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_116.
Mapping instance ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate to IOCKGATE_86_20.
Mapping instance clkbufg_1/gopclkbufg to USCM_84_108.
Mapping instance u_GTP_CLKBUFG/gopclkbufg to USCM_84_109.
Mapping instance clkbufg_2/gopclkbufg to USCM_84_110.
Mapping instance u_DDR3_50H/u_clkbufg/gopclkbufg to USCM_84_111.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_112.
Mapping instance clkbufg_5/gopclkbufg to USCM_84_113.
Mapping instance u_DDR3_50H/u_clkbufg_gate/gopclkbufg to USCM_84_114.
Clock placement takes 0.19 sec.

Pre global placement takes 4.78 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst LED[0]/opit_1 on IOL_19_374.
Placed fixed group with base inst LED[1]/opit_1 on IOL_19_373.
Placed fixed group with base inst LED[7]/opit_1 on IOL_47_373.
Placed fixed group with base inst LED_obuf[2]/opit_1 on IOL_35_374.
Placed fixed group with base inst LED_obuf[3]/opit_1 on IOL_35_373.
Placed fixed group with base inst LED_obuf[4]/opit_1 on IOL_67_374.
Placed fixed group with base inst LED_obuf[5]/opit_1 on IOL_67_373.
Placed fixed group with base inst LED_obuf[6]/opit_1 on IOL_47_374.
Placed fixed group with base inst RX_ibuf/opit_1 on IOL_43_5.
Placed fixed group with base inst TX_obuf/opit_1 on IOL_43_6.
Placed fixed group with base inst b_out_obuf[0]/opit_1 on IOL_327_150.
Placed fixed group with base inst b_out_obuf[1]/opit_1 on IOL_327_149.
Placed fixed group with base inst b_out_obuf[2]/opit_1 on IOL_327_166.
Placed fixed group with base inst b_out_obuf[3]/opit_1_OQ on IOL_327_165.
Placed fixed group with base inst b_out_obuf[4]/opit_1_OQ on IOL_327_170.
Placed fixed group with base inst b_out_obuf[5]/opit_1_OQ on IOL_327_169.
Placed fixed group with base inst b_out_obuf[6]/opit_1_OQ on IOL_327_137.
Placed fixed group with base inst b_out_obuf[7]/opit_1_OQ on IOL_327_138.
Placed fixed group with base inst cmos1_data_ibuf[0]/opit_1 on IOL_135_6.
Placed fixed group with base inst cmos1_data_ibuf[1]/opit_1 on IOL_123_5.
Placed fixed group with base inst cmos1_data_ibuf[2]/opit_1 on IOL_187_5.
Placed fixed group with base inst cmos1_data_ibuf[3]/opit_1 on IOL_187_6.
Placed fixed group with base inst cmos1_data_ibuf[4]/opit_1 on IOL_135_5.
Placed fixed group with base inst cmos1_data_ibuf[5]/opit_1 on IOL_159_5.
Placed fixed group with base inst cmos1_data_ibuf[6]/opit_1 on IOL_151_6.
Placed fixed group with base inst cmos1_data_ibuf[7]/opit_1 on IOL_167_5.
Placed fixed group with base inst cmos1_href_ibuf/opit_1 on IOL_151_5.
Placed fixed group with base inst cmos1_pclk_ibuf/opit_1 on IOL_171_6.
Placed fixed group with base inst cmos1_reset_obuf/opit_1 on IOL_123_6.
Placed fixed group with base inst cmos1_scl_iobuf/opit_1 on IOL_159_6.
Placed fixed group with base inst cmos1_vsync_ibuf/opit_1 on IOL_171_5.
Placed fixed group with base inst cmos2_reset_obuf/opit_1 on IOL_23_5.
Placed fixed group with base inst de_out_obuf/opit_1 on IOL_327_141.
Placed fixed group with base inst g_out_obuf[0]/opit_1 on IOL_327_202.
Placed fixed group with base inst g_out_obuf[1]/opit_1 on IOL_327_110.
Placed fixed group with base inst g_out_obuf[2]/opit_1_OQ on IOL_327_109.
Placed fixed group with base inst g_out_obuf[3]/opit_1_OQ on IOL_327_122.
Placed fixed group with base inst g_out_obuf[4]/opit_1_OQ on IOL_327_121.
Placed fixed group with base inst g_out_obuf[5]/opit_1_OQ on IOL_327_233.
Placed fixed group with base inst g_out_obuf[6]/opit_1_OQ on IOL_327_234.
Placed fixed group with base inst g_out_obuf[7]/opit_1_OQ on IOL_327_241.
Placed fixed group with base inst gpio_in0_ibuf/opit_1 on IOL_327_297.
Placed fixed group with base inst gpio_in1_ibuf/opit_1 on IOL_327_133.
Placed fixed group with base inst hdmi_ddr.ms72xx_ctl.iic_sda_tri/opit_1 on IOL_327_25.
Placed fixed group with base inst hdmi_ddr.ms72xx_ctl.iic_tx_sda_tri/opit_1 on IOL_327_45.
Placed fixed group with base inst hs_out_obuf/opit_1 on IOL_327_142.
Placed fixed group with base inst i2c0_sck_tri/opit_1 on IOL_243_373.
Placed fixed group with base inst i2c0_sda_tri/opit_1 on IOL_71_374.
Placed fixed group with base inst iic_scl_obuf/opit_1 on IOL_327_26.
Placed fixed group with base inst iic_tx_scl_obuf/opit_1 on IOL_327_46.
Placed fixed group with base inst mem_rst_n_obuf/opit_1 on IOL_7_369.
Placed fixed group with base inst ov5640_ddr.cmos2_scl/opit_1 on IOL_95_5.
Placed fixed group with base inst ov5640_ddr.cmos2_sda/opit_1 on IOL_115_6.
Placed fixed group with base inst ov5640_ddr.coms1_reg_config.u1.i2c_sdat_tri/opit_1 on IOL_167_6.
Placed fixed group with base inst pixclk_out_obuf/opit_1 on IOL_327_201.
Placed fixed group with base inst r_out_obuf[0]/opit_1 on IOL_327_242.
Placed fixed group with base inst r_out_obuf[1]/opit_1 on IOL_327_209.
Placed fixed group with base inst r_out_obuf[2]/opit_1 on IOL_327_229.
Placed fixed group with base inst r_out_obuf[3]/opit_1_OQ on IOL_327_230.
Placed fixed group with base inst r_out_obuf[4]/opit_1_OQ on IOL_327_213.
Placed fixed group with base inst r_out_obuf[5]/opit_1_OQ on IOL_327_238.
Placed fixed group with base inst r_out_obuf[6]/opit_1_OQ on IOL_327_237.
Placed fixed group with base inst r_out_obuf[7]/opit_1_OQ on IOL_327_273.
Placed fixed group with base inst rstn_out_obuf/opit_1 on IOL_327_42.
Placed fixed group with base inst rx_clki_ibuf/opit_1 on IOL_243_374.
Placed fixed group with base inst spi0_clk_obuf/opit_1 on IOL_323_6.
Placed fixed group with base inst spi0_cs_obuf/opit_1 on IOL_15_5.
Placed fixed group with base inst spi0_miso_ibuf/opit_1 on IOL_315_6.
Placed fixed group with base inst spi0_mosi_obuf/opit_1 on IOL_315_5.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_327_210.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_162.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_161.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_165.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_141.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_166.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_142.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_137.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_146.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_iobufco_dqs/opit_2_O on IOL_7_149.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_outbuft_dm/opit_1_IOL on IOL_7_145.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_174.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_201.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_170.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_202.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_173.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_205.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_209.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_210.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_iobufco_dqs/opit_2_O on IOL_7_177.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_outbuft_dm/opit_1_IOL on IOL_7_206.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_233.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_238.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_241.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_218.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_234.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_217.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_242.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_214.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/u_iobufco_dqs/opit_2_O on IOL_7_229.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/u_outbuft_dm/opit_1_IOL on IOL_7_237.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_285.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_270.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_289.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_269.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_286.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_262.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_261.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_265.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_iobufco_dqs/opit_2_O on IOL_7_273.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_outbuft_dm/opit_1_IOL on IOL_7_266.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_0/opit_1_IOL on IOL_7_93.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_1/opit_1_IOL on IOL_7_122.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_2/opit_1_IOL on IOL_7_117.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_3/opit_1_IOL on IOL_7_297.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_4/opit_1_IOL on IOL_7_37.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_5/opit_1_IOL on IOL_7_298.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_6/opit_1_IOL on IOL_7_38.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_7/opit_1_IOL on IOL_7_293.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_8/opit_1_IOL on IOL_7_113.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_9/opit_1_IOL on IOL_7_41.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_10/opit_1_IOL on IOL_7_18.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_11/opit_1_IOL on IOL_7_114.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_12/opit_1_IOL on IOL_7_118.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_13/opit_1_IOL on IOL_7_42.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_14/opit_1_IOL on IOL_7_121.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_ba0/opit_1_IOL on IOL_7_365.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_ba1/opit_1_IOL on IOL_7_21.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_ba2/opit_1_IOL on IOL_7_94.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_casn/opit_1_IOL on IOL_7_362.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_cke/opit_1_IOL on IOL_7_22.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_csn/opit_1_IOL on IOL_7_366.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_odt/opit_1_IOL on IOL_7_358.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_rasn/opit_1_IOL on IOL_7_361.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_wen/opit_1_IOL on IOL_7_357.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuftco_ck/opit_3_IOL on IOL_7_25.
Placed fixed group with base inst u_GTP_OUTBUFT/opit_1_IOL on IOL_299_374.
Placed fixed group with base inst u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_gmii_to_rgmii_v1_0/gtp_outbuft1/opit_1_IOL on IOL_311_374.
Placed fixed group with base inst u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_gmii_to_rgmii_v1_0/gtp_outbuft2/opit_1_IOL on IOL_311_373.
Placed fixed group with base inst u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_gmii_to_rgmii_v1_0/gtp_outbuft3/opit_1_IOL on IOL_323_373.
Placed fixed group with base inst u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_gmii_to_rgmii_v1_0/gtp_outbuft4/opit_1_IOL on IOL_323_374.
Placed fixed group with base inst u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_gmii_to_rgmii_v1_0/gtp_outbuft5/opit_1_IOL on IOL_299_373.
Placed fixed group with base inst u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr1/gateigddr_IOL on IOL_75_374.
Placed fixed group with base inst u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr2/gateigddr_IOL on IOL_75_373.
Placed fixed group with base inst u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr3/gateigddr_IOL on IOL_251_373.
Placed fixed group with base inst u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr4/gateigddr_IOL on IOL_251_374.
Placed fixed group with base inst u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr5/gateigddr_IOL on IOL_71_373.
Placed fixed group with base inst vs_out_obuf/opit_1 on IOL_327_146.
Placed fixed instance u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q on CLMA_150_192.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_84_115.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_2/gopclkbufg on USCM_84_110.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_116.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_112.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_84_113.
Placed fixed instance clkgate_6/gopclkgate on IOCKGATE_6_322.
Placed fixed instance ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate on IOCKGATE_86_20.
Placed fixed instance ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv on IOCKDIV_86_21.
Placed fixed instance u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv on IOCKDIV_6_323.
Placed fixed instance u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate on IOCKGATE_6_312.
Placed fixed instance u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate on IOCKGATE_6_188.
Placed fixed instance u_DDR3_50H/I_GTP_IOCLKBUF_2/gopclkgate on IOCKGATE_6_64.
Placed fixed instance u_DDR3_50H/u_clkbufg/gopclkbufg on USCM_84_111.
Placed fixed instance u_DDR3_50H/u_clkbufg_gate/gopclkbufg on USCM_84_114.
Placed fixed instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0 on DQSL_6_28.
Placed fixed instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0 on DQSL_6_348.
Placed fixed instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0 on DQSL_6_100.
Placed fixed instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0 on DQSL_6_304.
Placed fixed instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0 on DQSL_6_152.
Placed fixed instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0 on DQSL_6_180.
Placed fixed instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/u_ddc_dqs/opit_0 on DQSL_6_224.
Placed fixed instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0 on DQSL_6_276.
Placed fixed instance u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll on PLL_158_199.
Placed fixed instance u_DDR3_50H/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll on PLL_158_179.
Placed fixed instance u_GTP_CLKBUFG/gopclkbufg on USCM_84_109.
Placed fixed instance u_GTP_IOCLKDELAY/opit_0 on IOCKDLY_84_360.
Placed fixed instance u_pll/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance BKCL_auto_0 on BKCL_188_376.
Placed fixed instance BKCL_auto_1 on BKCL_328_184.
Placed fixed instance BKCL_auto_2 on BKCL_192_0.
Placed fixed instance BKCL_auto_3 on BKCL_0_184.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Placed instance u_DDR3_50H/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0(gopDQS_DDC) on DQSL_6_28.
Placed instance u_DDR3_50H/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0(gopDQS_DDC) on DQSL_6_348.
Placed instance u_DDR3_50H/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0(gopDQS_DDC) on DQSL_6_100.
Placed instance u_DDR3_50H/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0(gopDQS_DDC) on DQSL_6_304.
Placed instance u_DDR3_50H/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0(gopDQS_DDC) on DQSL_6_152.
Placed instance u_DDR3_50H/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0(gopDQS_DDC) on DQSL_6_180.
Placed instance u_DDR3_50H/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/u_ddc_dqs/opit_0(gopDQS_DDC) on DQSL_6_224.
Placed instance u_DDR3_50H/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0(gopDQS_DDC) on DQSL_6_276.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.03 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack -7536.
	16 iterations finished.
	Final slack -1130.
Super clustering done.
Design Utilization : 26%.
2nd GP placement takes 5.14 sec.

Wirelength after global placement is 83766.
Global placement takes 5.17 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 96227.
Macro cell placement takes 0.02 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack -7536.
	16 iterations finished.
	Final slack -1130.
Super clustering done.
Design Utilization : 26%.
3rd GP placement takes 4.80 sec.

Wirelength after post global placement is 93357.
Post global placement takes 4.81 sec.

Phase 4 Legalization started.
The average distance in LP is 1.328984.
Wirelength after legalization is 114688.
Legalization takes 0.88 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is -34.
Replication placement takes 0.98 sec.

Wirelength after replication placement is 114688.
Phase 5.2 DP placement started.
Legalized cost -34.000000.
The detailed placement ends at 2th iteration.
DP placement takes 2.25 sec.

Wirelength after detailed placement is 117677.
Timing-driven detailed placement takes 3.23 sec.

Worst slack is 1072, TNS after placement is 0.
Placement done.
Total placement takes 21.98 sec.
Finished placement. (CPU time elapsed 0h:00m:21s)

Routing started.
Building routing graph takes 0.75 sec.
Worst slack is 1072, TNS before global route is 0.
Processing design graph takes 0.48 sec.
Total memory for routing:
	126.884245 M.
Total nets for routing : 19287.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 127 nets, it takes 0.03 sec.
Unrouted nets 183 at the end of iteration 0.
Unrouted nets 122 at the end of iteration 1.
Unrouted nets 80 at the end of iteration 2.
Unrouted nets 65 at the end of iteration 3.
Unrouted nets 42 at the end of iteration 4.
Unrouted nets 33 at the end of iteration 5.
Unrouted nets 27 at the end of iteration 6.
Unrouted nets 25 at the end of iteration 7.
Unrouted nets 21 at the end of iteration 8.
Unrouted nets 18 at the end of iteration 9.
Unrouted nets 12 at the end of iteration 10.
Unrouted nets 11 at the end of iteration 11.
Unrouted nets 9 at the end of iteration 12.
Unrouted nets 7 at the end of iteration 13.
Unrouted nets 7 at the end of iteration 14.
Unrouted nets 7 at the end of iteration 15.
Unrouted nets 4 at the end of iteration 16.
Unrouted nets 4 at the end of iteration 17.
Unrouted nets 4 at the end of iteration 18.
Unrouted nets 3 at the end of iteration 19.
Unrouted nets 3 at the end of iteration 20.
Unrouted nets 3 at the end of iteration 21.
Unrouted nets 3 at the end of iteration 22.
Unrouted nets 3 at the end of iteration 23.
Unrouted nets 3 at the end of iteration 24.
Unrouted nets 5 at the end of iteration 25.
Unrouted nets 5 at the end of iteration 26.
Unrouted nets 5 at the end of iteration 27.
Unrouted nets 4 at the end of iteration 28.
Unrouted nets 3 at the end of iteration 29.
Unrouted nets 3 at the end of iteration 30.
Unrouted nets 3 at the end of iteration 31.
Unrouted nets 3 at the end of iteration 32.
Unrouted nets 3 at the end of iteration 33.
Unrouted nets 3 at the end of iteration 34.
Unrouted nets 3 at the end of iteration 35.
Unrouted nets 3 at the end of iteration 36.
Unrouted nets 3 at the end of iteration 37.
Unrouted nets 3 at the end of iteration 38.
Unrouted nets 3 at the end of iteration 39.
Unrouted nets 3 at the end of iteration 40.
Unrouted nets 3 at the end of iteration 41.
Unrouted nets 3 at the end of iteration 42.
Unrouted nets 4 at the end of iteration 43.
Unrouted nets 4 at the end of iteration 44.
Unrouted nets 4 at the end of iteration 45.
Unrouted nets 4 at the end of iteration 46.
Unrouted nets 4 at the end of iteration 47.
Unrouted nets 4 at the end of iteration 48.
Unrouted nets 3 at the end of iteration 49.
Unrouted nets 3 at the end of iteration 50.
Unrouted nets 3 at the end of iteration 51.
Unrouted nets 3 at the end of iteration 52.
Unrouted nets 3 at the end of iteration 53.
Unrouted nets 3 at the end of iteration 54.
Unrouted nets 3 at the end of iteration 55.
Unrouted nets 5 at the end of iteration 56.
Unrouted nets 4 at the end of iteration 57.
Unrouted nets 3 at the end of iteration 58.
Unrouted nets 3 at the end of iteration 59.
Unrouted nets 3 at the end of iteration 60.
Unrouted nets 5 at the end of iteration 61.
Unrouted nets 5 at the end of iteration 62.
Unrouted nets 5 at the end of iteration 63.
Unrouted nets 3 at the end of iteration 64.
Unrouted nets 3 at the end of iteration 65.
Unrouted nets 3 at the end of iteration 66.
Unrouted nets 3 at the end of iteration 67.
Unrouted nets 4 at the end of iteration 68.
Unrouted nets 3 at the end of iteration 69.
Unrouted nets 3 at the end of iteration 70.
Unrouted nets 4 at the end of iteration 71.
Unrouted nets 3 at the end of iteration 72.
Unrouted nets 3 at the end of iteration 73.
Unrouted nets 3 at the end of iteration 74.
Unrouted nets 3 at the end of iteration 75.
Unrouted nets 3 at the end of iteration 76.
Unrouted nets 3 at the end of iteration 77.
Unrouted nets 4 at the end of iteration 78.
Unrouted nets 3 at the end of iteration 79.
Unrouted nets 3 at the end of iteration 80.
Unrouted nets 3 at the end of iteration 81.
Unrouted nets 3 at the end of iteration 82.
Unrouted nets 5 at the end of iteration 83.
Unrouted nets 3 at the end of iteration 84.
Unrouted nets 3 at the end of iteration 85.
Unrouted nets 3 at the end of iteration 86.
Unrouted nets 3 at the end of iteration 87.
Unrouted nets 3 at the end of iteration 88.
Unrouted nets 5 at the end of iteration 89.
Unrouted nets 3 at the end of iteration 90.
Unrouted nets 3 at the end of iteration 91.
Unrouted nets 3 at the end of iteration 92.
Unrouted nets 3 at the end of iteration 93.
Unrouted nets 3 at the end of iteration 94.
Unrouted nets 3 at the end of iteration 95.
Unrouted nets 3 at the end of iteration 96.
Unrouted nets 3 at the end of iteration 97.
Unrouted nets 3 at the end of iteration 98.
Unrouted nets 2 at the end of iteration 99.
Unrouted nets 2 at the end of iteration 100.
Unrouted nets 2 at the end of iteration 101.
Unrouted nets 2 at the end of iteration 102.
Unrouted nets 2 at the end of iteration 103.
Unrouted nets 2 at the end of iteration 104.
Unrouted nets 2 at the end of iteration 105.
Unrouted nets 1 at the end of iteration 106.
Unrouted nets 1 at the end of iteration 107.
Unrouted nets 1 at the end of iteration 108.
Unrouted nets 1 at the end of iteration 109.
Unrouted nets 1 at the end of iteration 110.
Unrouted nets 1 at the end of iteration 111.
Unrouted nets 1 at the end of iteration 112.
Unrouted nets 1 at the end of iteration 113.
Unrouted nets 1 at the end of iteration 114.
Unrouted nets 1 at the end of iteration 115.
Unrouted nets 1 at the end of iteration 116.
Unrouted nets 1 at the end of iteration 117.
Unrouted nets 1 at the end of iteration 118.
Unrouted nets 1 at the end of iteration 119.
Unrouted nets 1 at the end of iteration 120.
Unrouted nets 3 at the end of iteration 121.
Unrouted nets 3 at the end of iteration 122.
Unrouted nets 3 at the end of iteration 123.
Unrouted nets 3 at the end of iteration 124.
Unrouted nets 1 at the end of iteration 125.
Unrouted nets 1 at the end of iteration 126.
Unrouted nets 1 at the end of iteration 127.
Unrouted nets 1 at the end of iteration 128.
Unrouted nets 1 at the end of iteration 129.
Unrouted nets 1 at the end of iteration 130.
Unrouted nets 1 at the end of iteration 131.
Unrouted nets 1 at the end of iteration 132.
Unrouted nets 2 at the end of iteration 133.
Unrouted nets 1 at the end of iteration 134.
Unrouted nets 1 at the end of iteration 135.
Unrouted nets 1 at the end of iteration 136.
Unrouted nets 1 at the end of iteration 137.
Unrouted nets 1 at the end of iteration 138.
Unrouted nets 1 at the end of iteration 139.
Unrouted nets 1 at the end of iteration 140.
Unrouted nets 1 at the end of iteration 141.
Unrouted nets 1 at the end of iteration 142.
Unrouted nets 1 at the end of iteration 143.
Unrouted nets 1 at the end of iteration 144.
Unrouted nets 1 at the end of iteration 145.
Unrouted nets 1 at the end of iteration 146.
Unrouted nets 1 at the end of iteration 147.
Unrouted nets 1 at the end of iteration 148.
Unrouted nets 1 at the end of iteration 149.
Unrouted nets 1 at the end of iteration 150.
Unrouted nets 1 at the end of iteration 151.
Unrouted nets 1 at the end of iteration 152.
Unrouted nets 1 at the end of iteration 153.
Unrouted nets 1 at the end of iteration 154.
Unrouted nets 1 at the end of iteration 155.
Unrouted nets 1 at the end of iteration 156.
Unrouted nets 1 at the end of iteration 157.
Unrouted nets 1 at the end of iteration 158.
Unrouted nets 1 at the end of iteration 159.
Unrouted nets 1 at the end of iteration 160.
Unrouted nets 1 at the end of iteration 161.
Unrouted nets 1 at the end of iteration 162.
Unrouted nets 1 at the end of iteration 163.
Unrouted nets 1 at the end of iteration 164.
Unrouted nets 1 at the end of iteration 165.
Unrouted nets 1 at the end of iteration 166.
Unrouted nets 1 at the end of iteration 167.
Unrouted nets 1 at the end of iteration 168.
Unrouted nets 1 at the end of iteration 169.
Unrouted nets 1 at the end of iteration 170.
Unrouted nets 1 at the end of iteration 171.
Unrouted nets 1 at the end of iteration 172.
Unrouted nets 1 at the end of iteration 173.
Unrouted nets 1 at the end of iteration 174.
Unrouted nets 1 at the end of iteration 175.
Unrouted nets 1 at the end of iteration 176.
Unrouted nets 1 at the end of iteration 177.
Unrouted nets 1 at the end of iteration 178.
Unrouted nets 1 at the end of iteration 179.
Unrouted nets 1 at the end of iteration 180.
Unrouted nets 1 at the end of iteration 181.
Unrouted nets 1 at the end of iteration 182.
Unrouted nets 1 at the end of iteration 183.
Unrouted nets 1 at the end of iteration 184.
Unrouted nets 1 at the end of iteration 185.
Unrouted nets 1 at the end of iteration 186.
Unrouted nets 1 at the end of iteration 187.
Unrouted nets 1 at the end of iteration 188.
Unrouted nets 1 at the end of iteration 189.
Unrouted nets 1 at the end of iteration 190.
Unrouted nets 1 at the end of iteration 191.
Unrouted nets 1 at the end of iteration 192.
Unrouted nets 1 at the end of iteration 193.
Unrouted nets 1 at the end of iteration 194.
Unrouted nets 1 at the end of iteration 195.
Unrouted nets 1 at the end of iteration 196.
Unrouted nets 1 at the end of iteration 197.
Unrouted nets 1 at the end of iteration 198.
Unrouted nets 1 at the end of iteration 199.
Unrouted nets 1 at the end of iteration 200.
Unrouted nets 1 at the end of iteration 201.
Unrouted nets 1 at the end of iteration 202.
Unrouted nets 1 at the end of iteration 203.
Unrouted nets 1 at the end of iteration 204.
Unrouted nets 1 at the end of iteration 205.
Unrouted nets 1 at the end of iteration 206.
Unrouted nets 1 at the end of iteration 207.
Unrouted nets 1 at the end of iteration 208.
Unrouted nets 1 at the end of iteration 209.
Unrouted nets 1 at the end of iteration 210.
Unrouted nets 1 at the end of iteration 211.
Unrouted nets 1 at the end of iteration 212.
Unrouted nets 1 at the end of iteration 213.
Unrouted nets 1 at the end of iteration 214.
Unrouted nets 1 at the end of iteration 215.
Unrouted nets 1 at the end of iteration 216.
Unrouted nets 1 at the end of iteration 217.
Unrouted nets 1 at the end of iteration 218.
Unrouted nets 1 at the end of iteration 219.
Unrouted nets 1 at the end of iteration 220.
Unrouted nets 1 at the end of iteration 221.
Unrouted nets 1 at the end of iteration 222.
Unrouted nets 1 at the end of iteration 223.
Unrouted nets 1 at the end of iteration 224.
Unrouted nets 1 at the end of iteration 225.
Unrouted nets 1 at the end of iteration 226.
Unrouted nets 1 at the end of iteration 227.
Unrouted nets 2 at the end of iteration 228.
Unrouted nets 2 at the end of iteration 229.
Unrouted nets 2 at the end of iteration 230.
Unrouted nets 2 at the end of iteration 231.
Unrouted nets 2 at the end of iteration 232.
Unrouted nets 1 at the end of iteration 233.
Unrouted nets 1 at the end of iteration 234.
Unrouted nets 1 at the end of iteration 235.
Unrouted nets 1 at the end of iteration 236.
Unrouted nets 1 at the end of iteration 237.
Unrouted nets 1 at the end of iteration 238.
Unrouted nets 1 at the end of iteration 239.
Unrouted nets 1 at the end of iteration 240.
Unrouted nets 1 at the end of iteration 241.
Unrouted nets 1 at the end of iteration 242.
Unrouted nets 1 at the end of iteration 243.
Unrouted nets 1 at the end of iteration 244.
Unrouted nets 1 at the end of iteration 245.
Unrouted nets 1 at the end of iteration 246.
Unrouted nets 1 at the end of iteration 247.
Unrouted nets 1 at the end of iteration 248.
Unrouted nets 1 at the end of iteration 249.
Unrouted nets 1 at the end of iteration 250.
Unrouted nets 1 at the end of iteration 251.
Unrouted nets 1 at the end of iteration 252.
Unrouted nets 1 at the end of iteration 253.
Unrouted nets 1 at the end of iteration 254.
Unrouted nets 1 at the end of iteration 255.
Unrouted nets 1 at the end of iteration 256.
Unrouted nets 1 at the end of iteration 257.
Unrouted nets 1 at the end of iteration 258.
Unrouted nets 1 at the end of iteration 259.
Unrouted nets 1 at the end of iteration 260.
Unrouted nets 1 at the end of iteration 261.
Unrouted nets 1 at the end of iteration 262.
Unrouted nets 1 at the end of iteration 263.
Unrouted nets 1 at the end of iteration 264.
Unrouted nets 1 at the end of iteration 265.
Unrouted nets 1 at the end of iteration 266.
Unrouted nets 1 at the end of iteration 267.
Unrouted nets 1 at the end of iteration 268.
Unrouted nets 1 at the end of iteration 269.
Unrouted nets 1 at the end of iteration 270.
Unrouted nets 1 at the end of iteration 271.
Unrouted nets 1 at the end of iteration 272.
Unrouted nets 1 at the end of iteration 273.
Unrouted nets 1 at the end of iteration 274.
Unrouted nets 1 at the end of iteration 275.
Unrouted nets 1 at the end of iteration 276.
Unrouted nets 1 at the end of iteration 277.
Unrouted nets 1 at the end of iteration 278.
Unrouted nets 1 at the end of iteration 279.
Unrouted nets 1 at the end of iteration 280.
Unrouted nets 1 at the end of iteration 281.
Unrouted nets 1 at the end of iteration 282.
Unrouted nets 1 at the end of iteration 283.
Unrouted nets 1 at the end of iteration 284.
Unrouted nets 1 at the end of iteration 285.
Unrouted nets 1 at the end of iteration 286.
Unrouted nets 1 at the end of iteration 287.
Unrouted nets 1 at the end of iteration 288.
Unrouted nets 1 at the end of iteration 289.
Unrouted nets 1 at the end of iteration 290.
Unrouted nets 1 at the end of iteration 291.
Unrouted nets 1 at the end of iteration 292.
Unrouted nets 1 at the end of iteration 293.
Unrouted nets 1 at the end of iteration 294.
Unrouted nets 1 at the end of iteration 295.
Unrouted nets 1 at the end of iteration 296.
Unrouted nets 1 at the end of iteration 297.
Unrouted nets 1 at the end of iteration 298.
Unrouted nets 1 at the end of iteration 299.
Unrouted nets 1 at the end of iteration 300.
Unrouted nets 1 at the end of iteration 301.
Unrouted nets 1 at the end of iteration 302.
Unrouted nets 1 at the end of iteration 303.
Unrouted nets 1 at the end of iteration 304.
Unrouted nets 1 at the end of iteration 305.
Unrouted nets 1 at the end of iteration 306.
Unrouted nets 1 at the end of iteration 307.
Unrouted nets 1 at the end of iteration 308.
Unrouted nets 1 at the end of iteration 309.
Unrouted nets 1 at the end of iteration 310.
Unrouted nets 1 at the end of iteration 311.
Unrouted nets 1 at the end of iteration 312.
Unrouted nets 1 at the end of iteration 313.
Unrouted nets 1 at the end of iteration 314.
Unrouted nets 1 at the end of iteration 315.
Unrouted nets 1 at the end of iteration 316.
Unrouted nets 1 at the end of iteration 317.
Unrouted nets 1 at the end of iteration 318.
Unrouted nets 1 at the end of iteration 319.
Unrouted nets 1 at the end of iteration 320.
Unrouted nets 1 at the end of iteration 321.
Unrouted nets 1 at the end of iteration 322.
Unrouted nets 1 at the end of iteration 323.
Unrouted nets 1 at the end of iteration 324.
Unrouted nets 1 at the end of iteration 325.
Unrouted nets 1 at the end of iteration 326.
Unrouted nets 1 at the end of iteration 327.
Unrouted nets 1 at the end of iteration 328.
Unrouted nets 1 at the end of iteration 329.
Unrouted nets 1 at the end of iteration 330.
Unrouted nets 1 at the end of iteration 331.
Unrouted nets 1 at the end of iteration 332.
Unrouted nets 1 at the end of iteration 333.
Unrouted nets 1 at the end of iteration 334.
Unrouted nets 1 at the end of iteration 335.
Unrouted nets 1 at the end of iteration 336.
Unrouted nets 1 at the end of iteration 337.
Unrouted nets 1 at the end of iteration 338.
Unrouted nets 1 at the end of iteration 339.
Unrouted nets 1 at the end of iteration 340.
Unrouted nets 1 at the end of iteration 341.
Unrouted nets 1 at the end of iteration 342.
Unrouted nets 1 at the end of iteration 343.
Unrouted nets 1 at the end of iteration 344.
Unrouted nets 1 at the end of iteration 345.
Unrouted nets 1 at the end of iteration 346.
Unrouted nets 1 at the end of iteration 347.
Unrouted nets 1 at the end of iteration 348.
Unrouted nets 1 at the end of iteration 349.
Unrouted nets 1 at the end of iteration 350.
Unrouted nets 1 at the end of iteration 351.
Unrouted nets 1 at the end of iteration 352.
Unrouted nets 1 at the end of iteration 353.
Unrouted nets 1 at the end of iteration 354.
Unrouted nets 1 at the end of iteration 355.
Unrouted nets 1 at the end of iteration 356.
Unrouted nets 2 at the end of iteration 357.
Unrouted nets 2 at the end of iteration 358.
Unrouted nets 4 at the end of iteration 359.
Unrouted nets 2 at the end of iteration 360.
Unrouted nets 2 at the end of iteration 361.
Unrouted nets 2 at the end of iteration 362.
Unrouted nets 2 at the end of iteration 363.
Unrouted nets 2 at the end of iteration 364.
Unrouted nets 1 at the end of iteration 365.
Unrouted nets 3 at the end of iteration 366.
Unrouted nets 1 at the end of iteration 367.
Unrouted nets 1 at the end of iteration 368.
Unrouted nets 1 at the end of iteration 369.
Unrouted nets 1 at the end of iteration 370.
Unrouted nets 1 at the end of iteration 371.
Unrouted nets 1 at the end of iteration 372.
Unrouted nets 1 at the end of iteration 373.
Unrouted nets 1 at the end of iteration 374.
Unrouted nets 1 at the end of iteration 375.
Unrouted nets 1 at the end of iteration 376.
Unrouted nets 1 at the end of iteration 377.
Unrouted nets 1 at the end of iteration 378.
Unrouted nets 1 at the end of iteration 379.
Unrouted nets 1 at the end of iteration 380.
Unrouted nets 1 at the end of iteration 381.
Unrouted nets 1 at the end of iteration 382.
Unrouted nets 1 at the end of iteration 383.
Unrouted nets 1 at the end of iteration 384.
Unrouted nets 1 at the end of iteration 385.
Unrouted nets 1 at the end of iteration 386.
Unrouted nets 1 at the end of iteration 387.
Unrouted nets 1 at the end of iteration 388.
Unrouted nets 1 at the end of iteration 389.
Unrouted nets 1 at the end of iteration 390.
Unrouted nets 1 at the end of iteration 391.
Unrouted nets 1 at the end of iteration 392.
Unrouted nets 1 at the end of iteration 393.
Unrouted nets 1 at the end of iteration 394.
Unrouted nets 1 at the end of iteration 395.
Unrouted nets 1 at the end of iteration 396.
Unrouted nets 1 at the end of iteration 397.
Unrouted nets 1 at the end of iteration 398.
Unrouted nets 1 at the end of iteration 399.
Global Routing step 2 processed 479 nets, it takes 4.84 sec.
Unrouted nets 189 at the end of iteration 0.
Unrouted nets 77 at the end of iteration 1.
Unrouted nets 48 at the end of iteration 2.
Unrouted nets 26 at the end of iteration 3.
Unrouted nets 8 at the end of iteration 4.
Unrouted nets 5 at the end of iteration 5.
Unrouted nets 2 at the end of iteration 6.
Unrouted nets 0 at the end of iteration 7.
Global Routing step 3 processed 454 nets, it takes 0.72 sec.
Global routing takes 5.61 sec.
Total 21095 subnets.
    forward max bucket size 2528 , backward 292.
        Unrouted nets 14438 at the end of iteration 0.
    route iteration 0, CPU time elapsed 1.406250 sec.
    forward max bucket size 2530 , backward 311.
        Unrouted nets 12291 at the end of iteration 1.
    route iteration 1, CPU time elapsed 1.265625 sec.
    forward max bucket size 2531 , backward 548.
        Unrouted nets 10468 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.937500 sec.
    forward max bucket size 1555 , backward 218.
        Unrouted nets 9022 at the end of iteration 3.
    route iteration 3, CPU time elapsed 1.093750 sec.
    forward max bucket size 1865 , backward 161.
        Unrouted nets 7438 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.718750 sec.
    forward max bucket size 209 , backward 228.
        Unrouted nets 6043 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.328125 sec.
    forward max bucket size 118 , backward 137.
        Unrouted nets 4981 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.484375 sec.
    forward max bucket size 101 , backward 156.
        Unrouted nets 4037 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.359375 sec.
    forward max bucket size 165 , backward 169.
        Unrouted nets 3351 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.296875 sec.
    forward max bucket size 201 , backward 237.
        Unrouted nets 2748 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.234375 sec.
    forward max bucket size 77 , backward 128.
        Unrouted nets 2303 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.250000 sec.
    forward max bucket size 120 , backward 265.
        Unrouted nets 1964 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.265625 sec.
    forward max bucket size 124 , backward 304.
        Unrouted nets 1659 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.187500 sec.
    forward max bucket size 290 , backward 328.
        Unrouted nets 1486 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.187500 sec.
    forward max bucket size 281 , backward 292.
        Unrouted nets 1291 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.187500 sec.
    forward max bucket size 107 , backward 333.
        Unrouted nets 1136 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.125000 sec.
    forward max bucket size 114 , backward 220.
        Unrouted nets 945 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.062500 sec.
    forward max bucket size 73 , backward 200.
        Unrouted nets 837 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.125000 sec.
    forward max bucket size 67 , backward 193.
        Unrouted nets 765 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.093750 sec.
    forward max bucket size 67 , backward 327.
        Unrouted nets 696 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.046875 sec.
    forward max bucket size 75 , backward 207.
        Unrouted nets 622 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.062500 sec.
    forward max bucket size 88 , backward 58.
        Unrouted nets 571 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.046875 sec.
    forward max bucket size 57 , backward 100.
        Unrouted nets 480 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.046875 sec.
    forward max bucket size 55 , backward 154.
        Unrouted nets 401 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.031250 sec.
    forward max bucket size 104 , backward 301.
        Unrouted nets 356 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.062500 sec.
    forward max bucket size 145 , backward 91.
        Unrouted nets 301 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.062500 sec.
    forward max bucket size 60 , backward 72.
        Unrouted nets 266 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.078125 sec.
    forward max bucket size 132 , backward 119.
        Unrouted nets 273 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.031250 sec.
    forward max bucket size 101 , backward 54.
        Unrouted nets 231 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.031250 sec.
    forward max bucket size 42 , backward 52.
        Unrouted nets 207 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.078125 sec.
    forward max bucket size 39 , backward 47.
        Unrouted nets 172 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.046875 sec.
    forward max bucket size 63 , backward 64.
        Unrouted nets 155 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.062500 sec.
    forward max bucket size 51 , backward 320.
        Unrouted nets 152 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.031250 sec.
    forward max bucket size 50 , backward 50.
        Unrouted nets 136 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.031250 sec.
    forward max bucket size 38 , backward 75.
        Unrouted nets 102 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.031250 sec.
    forward max bucket size 98 , backward 464.
        Unrouted nets 67 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.046875 sec.
    forward max bucket size 53 , backward 24.
        Unrouted nets 64 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.031250 sec.
    forward max bucket size 53 , backward 47.
        Unrouted nets 45 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.031250 sec.
    forward max bucket size 60 , backward 44.
        Unrouted nets 38 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.015625 sec.
    forward max bucket size 42 , backward 42.
        Unrouted nets 35 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.046875 sec.
    forward max bucket size 40 , backward 33.
        Unrouted nets 18 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.031250 sec.
    forward max bucket size 20 , backward 18.
        Unrouted nets 11 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.015625 sec.
    forward max bucket size 10 , backward 9.
        Unrouted nets 9 at the end of iteration 42.
    route iteration 42, CPU time elapsed 0.031250 sec.
    forward max bucket size 12 , backward 11.
        Unrouted nets 8 at the end of iteration 43.
    route iteration 43, CPU time elapsed 0.046875 sec.
    forward max bucket size 21 , backward 25.
        Unrouted nets 12 at the end of iteration 44.
    route iteration 44, CPU time elapsed 0.015625 sec.
    forward max bucket size 28 , backward 26.
        Unrouted nets 19 at the end of iteration 45.
    route iteration 45, CPU time elapsed 0.031250 sec.
    forward max bucket size 21 , backward 22.
        Unrouted nets 7 at the end of iteration 46.
    route iteration 46, CPU time elapsed 0.031250 sec.
    forward max bucket size 22 , backward 19.
        Unrouted nets 7 at the end of iteration 47.
    route iteration 47, CPU time elapsed 0.031250 sec.
    forward max bucket size 11 , backward 17.
        Unrouted nets 6 at the end of iteration 48.
    route iteration 48, CPU time elapsed 0.046875 sec.
    forward max bucket size 18 , backward 19.
        Unrouted nets 4 at the end of iteration 49.
    route iteration 49, CPU time elapsed 0.031250 sec.
    forward max bucket size 16 , backward 17.
        Unrouted nets 2 at the end of iteration 50.
    route iteration 50, CPU time elapsed 0.015625 sec.
    forward max bucket size 20 , backward 17.
        Unrouted nets 5 at the end of iteration 51.
    route iteration 51, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 8.
        Unrouted nets 6 at the end of iteration 52.
    route iteration 52, CPU time elapsed 0.000000 sec.
    forward max bucket size 26 , backward 20.
        Unrouted nets 4 at the end of iteration 53.
    route iteration 53, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 85.
        Unrouted nets 4 at the end of iteration 54.
    route iteration 54, CPU time elapsed 0.046875 sec.
    forward max bucket size 13 , backward 17.
        Unrouted nets 2 at the end of iteration 55.
    route iteration 55, CPU time elapsed 0.000000 sec.
    forward max bucket size 27 , backward 24.
        Unrouted nets 3 at the end of iteration 56.
    route iteration 56, CPU time elapsed 0.031250 sec.
    forward max bucket size 26 , backward 25.
        Unrouted nets 2 at the end of iteration 57.
    route iteration 57, CPU time elapsed 0.031250 sec.
    forward max bucket size 25 , backward 14.
        Unrouted nets 2 at the end of iteration 58.
    route iteration 58, CPU time elapsed 0.031250 sec.
    forward max bucket size 25 , backward 13.
        Unrouted nets 3 at the end of iteration 59.
    route iteration 59, CPU time elapsed 0.031250 sec.
    forward max bucket size 26 , backward 20.
        Unrouted nets 2 at the end of iteration 60.
    route iteration 60, CPU time elapsed 0.046875 sec.
    forward max bucket size 16 , backward 19.
        Unrouted nets 0 at the end of iteration 61.
    route iteration 61, CPU time elapsed 0.031250 sec.
Detailed routing takes 61 iterations
C: Route-2036: The clock path from ov5640_ddr/coms1_reg_config/clock_20k/opit_0_inv_L5Q:Q to ov5640_ddr/coms1_reg_config/reg_conf_done_reg/opit_0_inv:CLK is routed by SRB.
C: Route-2036: The clock path from sys_clk_ibuf/opit_1:OUT to ov5640_ddr/power_on_delay_inst/camera_pwnd_reg/opit_0_L5Q:CLK is routed by SRB.
Detailed routing takes 10.89 sec.
Start fix hold violation.
Build tmp routing results takes 0.11 sec.
Timing analysis takes 1.03 sec.
Hold violation fix iter 0 takes 0.84 sec, total_step_forward 361021.
Incremental timing analysis takes 0.69 sec.
Hold violation fix iter 1 takes 0.33 sec, total_step_forward 186813.
Incremental timing analysis takes 0.73 sec.
Hold violation fix iter 2 takes 0.09 sec, total_step_forward 95218.
Incremental timing analysis takes 0.80 sec.
Hold violation fix iter 3 takes 0.19 sec, total_step_forward 94757.
Incremental timing analysis takes 0.52 sec.
Hold violation fix iter 4 takes 0.06 sec, total_step_forward 101771.
Incremental timing analysis takes 0.72 sec.
Hold violation fix iter 5 takes 0.23 sec, total_step_forward 101822.
Hold Violation Fix in router takes 6 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 6.75 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.94 sec.
No timing paths have hold violation.
Hold fix iterated 1 times
Hold violation fix takes 1.39 sec.
Used SRB routing arc is 174085.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 27.23 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 3        | 84            | 4                  
| Use of BKCL              | 4        | 4             | 100                
| Use of CLMA              | 2039     | 6450          | 32                 
|   FF                     | 5469     | 38700         | 15                 
|   LUT                    | 6661     | 25800         | 26                 
|   LUT-FF pairs           | 2564     | 25800         | 10                 
| Use of CLMS              | 1306     | 4250          | 31                 
|   FF                     | 3315     | 25500         | 13                 
|   LUT                    | 4200     | 17000         | 25                 
|   LUT-FF pairs           | 1640     | 17000         | 10                 
|   Distributed RAM        | 136      | 17000         | 1                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 1        | 10            | 10                 
| Use of DQSL              | 8        | 18            | 45                 
| Use of DRM               | 35       | 134           | 27                 
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 669      | 6672          | 11                 
| Use of HSST              | 0        | 1             | 0                  
| Use of IO                | 152      | 296           | 52                 
|   IOBD                   | 22       | 64            | 35                 
|   IOBR_LR                | 2        | 7             | 29                 
|   IOBR_TB                | 3        | 8             | 38                 
|   IOBS_LR                | 105      | 161           | 66                 
|   IOBS_TB                | 20       | 56            | 36                 
| Use of IOCKDIV           | 2        | 20            | 10                 
| Use of IOCKDLY           | 1        | 40            | 3                  
| Use of IOCKGATE          | 5        | 20            | 25                 
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 152      | 400           | 38                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PCIE              | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 3        | 5             | 60                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 0        | 2             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 10       | 30            | 34                 
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:27s)
Design 'm1_soc_top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:01m:00s)
Action pnr: Real time elapsed is 0h:1m:58s
Action pnr: CPU time elapsed is 0h:1m:1s
Action pnr: Process CPU time elapsed is 0h:1m:1s
Current time: Fri May 12 16:07:02 2023
Action pnr: Peak memory pool usage is 1,653 MB
