============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = E:/work/anlogic/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     DELL
   Run Date =   Tue Jul  9 12:03:40 2024

   Run on =     DESKTOP-JE5465V
============================================================
RUN-1002 : start command "open_project fpga.prj"
RUN-6001 WARNING: Load IPC file error: ., this IP's generated file D:/anlu/xuezhang2/xuezhang/fpga_Runs/phy_1/../../al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: ., this IP's generated file D:/anlu/xuezhang2/xuezhang/fpga_Runs/phy_1/../../al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/clk_wizz_0.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/clk_wizz_0.v(86)
HDL-1007 : analyze verilog file ../../al_ip/clk_wiz_1.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/clk_wiz_1.v(72)
HDL-1007 : analyze verilog file ../../al_ip/blk_mem_gen_0.v
HDL-1007 : analyze verilog file ../../al_ip/clk_wiz_2.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/clk_wiz_2.v(65)
HDL-1007 : analyze verilog file ../../ADC_get_module.v
HDL-1007 : analyze verilog file ../../SPI_slave_module.v
HDL-1007 : analyze verilog file ../../ad_delay_module.v
HDL-1007 : analyze verilog file ../../detect_module.v
HDL-1007 : analyze verilog file ../../f_div10_module.v
HDL-1007 : analyze verilog file ../../f_measure_module.v
HDL-1007 : analyze verilog file ../../fifo_module.v
HDL-1007 : analyze verilog file ../../mux2_module.v
HDL-1007 : analyze verilog file ../../top_module.v
HDL-5007 WARNING: redeclaration of ANSI port 'PULSE_G' is not allowed in ../../top_module.v(72)
HDL-1007 : analyze verilog file ../../transfer_module.v
HDL-1007 : analyze verilog file ../../DA_module.v
HDL-1007 : analyze verilog file ../../DA_top_module.v
HDL-1007 : analyze verilog file ../../pulse.v
RUN-1001 : Project manager successfully analyzed 18 source files.
RUN-1002 : start command "import_device eagle_20.db -package EG4X20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/M14  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/fpga_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/fpga_gate.db" in  1.474568s wall, 1.359375s user + 0.062500s system = 1.421875s CPU (96.4%)

RUN-1004 : used memory is 288 MB, reserved memory is 265 MB, peak memory is 294 MB
RUN-1002 : start command "read_sdc -ip FIFO ../../al_ip/FIFO.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 137438953472"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 109560320753664"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/work/anlogic/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top_module
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4027 : Net ad_delay/clk_20b is clkc2 of pll ad_delay/instance_name_my/pll_inst.
SYN-4019 : Net fx_clk_dup_1 is refclk of pll ad_delay/instance_name_my/pll_inst.
SYN-4027 : Net dac/u_rom_256x8b/clka is clkc0 of pll dac/instance_name_da/pll_inst.
SYN-4019 : Net f_m/clk_fs is refclk of pll dac/instance_name_da/pll_inst.
SYN-4027 : Net fifo/fifo_generator_0_u/clkr is clkc0 of pll pll_clk/pll_inst.
SYN-4027 : Net f_m/clk_fs is clkc1 of pll pll_clk/pll_inst.
SYN-4027 : Net ad1_clk_dup_1 is clkc2 of pll pll_clk/pll_inst.
SYN-4027 : Net clk_30m is clkc3 of pll pll_clk/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll pll_clk/pll_inst.
SYN-4024 : Net "ad0_clk_dup_1" drives clk pins.
SYN-4024 : Net "PULSE_G_dup_1" drives clk pins.
SYN-4024 : Net "csget/mcu_write_start_n" drives clk pins.
SYN-4024 : Net "f_div2/clk" drives clk pins.
SYN-4025 : Tag rtl::Net PULSE_G_dup_1 as clock net
SYN-4025 : Tag rtl::Net ad0_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net ad1_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net ad_delay/clk_20b as clock net
SYN-4025 : Tag rtl::Net clk_30m as clock net
SYN-4025 : Tag rtl::Net csget/mcu_write_start_n as clock net
SYN-4025 : Tag rtl::Net dac/u_rom_256x8b/clka as clock net
SYN-4025 : Tag rtl::Net f_div2/clk as clock net
SYN-4025 : Tag rtl::Net f_m/clk_fs as clock net
SYN-4025 : Tag rtl::Net fifo/fifo_generator_0_u/clkr as clock net
SYN-4025 : Tag rtl::Net fx_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4026 : Tagged 12 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net PULSE_G_dup_1 to drive 81 clock pins.
SYN-4015 : Create BUFG instance for clk Net ad0_clk_dup_1 to drive 79 clock pins.
SYN-4015 : Create BUFG instance for clk Net csget/mcu_write_start_n to drive 74 clock pins.
SYN-4015 : Create BUFG instance for clk Net f_div2/clk to drive 5 clock pins.
PHY-1001 : Populate physical database on model top_module.
RUN-1001 : There are total 5513 instances
RUN-0007 : 2361 luts, 512 seqs, 1700 mslices, 884 lslices, 30 pads, 9 brams, 7 dsps
RUN-1001 : There are total 8025 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 5509 nets have 2 pins
RUN-1001 : 2331 nets have [3 - 5] pins
RUN-1001 : 16 nets have [6 - 10] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 94 nets have [21 - 99] pins
RUN-1001 : 35 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      0      
RUN-1001 :   No   |  No   |  Yes  |     394     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     118     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    8    |   5   |     8      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 17
PHY-3001 : Initial placement ...
PHY-3001 : design contains 5511 instances, 2361 luts, 512 seqs, 2584 slices, 147 macros(2584 instances: 1700 mslices 884 lslices)
PHY-0007 : Cell area utilization is 38%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 30683, tnet num: 8023, tinst num: 5511, tnode num: 32708, tedge num: 54075.
TMR-2508 : Levelizing timing graph completed, there are 2705 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 8023 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.645771s wall, 0.625000s user + 0.015625s system = 0.640625s CPU (99.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.96597e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 5511.
PHY-3001 : End clustering;  0.000054s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.2123e+06, overlap = 251.094
PHY-3002 : Step(2): len = 1.10811e+06, overlap = 316.969
PHY-3002 : Step(3): len = 589919, overlap = 642
PHY-3002 : Step(4): len = 526814, overlap = 633.312
PHY-3002 : Step(5): len = 392714, overlap = 699.812
PHY-3002 : Step(6): len = 339978, overlap = 753.594
PHY-3002 : Step(7): len = 300716, overlap = 770.688
PHY-3002 : Step(8): len = 288536, overlap = 776.375
PHY-3002 : Step(9): len = 260198, overlap = 788.094
PHY-3002 : Step(10): len = 222646, overlap = 870.812
PHY-3002 : Step(11): len = 195994, overlap = 911.688
PHY-3002 : Step(12): len = 187150, overlap = 936.219
PHY-3002 : Step(13): len = 176499, overlap = 953.094
PHY-3002 : Step(14): len = 166739, overlap = 961.094
PHY-3002 : Step(15): len = 162133, overlap = 958.594
PHY-3002 : Step(16): len = 149269, overlap = 966.562
PHY-3002 : Step(17): len = 145068, overlap = 976.188
PHY-3002 : Step(18): len = 136072, overlap = 980.344
PHY-3002 : Step(19): len = 132298, overlap = 994.688
PHY-3002 : Step(20): len = 127413, overlap = 1002.94
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.19681e-06
PHY-3002 : Step(21): len = 143354, overlap = 991
PHY-3002 : Step(22): len = 148539, overlap = 986.75
PHY-3002 : Step(23): len = 154016, overlap = 960.312
PHY-3002 : Step(24): len = 163194, overlap = 927.75
PHY-3002 : Step(25): len = 184534, overlap = 751.312
PHY-3002 : Step(26): len = 213587, overlap = 644.594
PHY-3002 : Step(27): len = 193316, overlap = 625.031
PHY-3002 : Step(28): len = 192777, overlap = 606.344
PHY-3002 : Step(29): len = 180069, overlap = 545.031
PHY-3002 : Step(30): len = 169579, overlap = 513.5
PHY-3002 : Step(31): len = 169450, overlap = 520.094
PHY-3002 : Step(32): len = 164471, overlap = 495.438
PHY-3002 : Step(33): len = 164304, overlap = 494.875
PHY-3002 : Step(34): len = 165452, overlap = 480.844
PHY-3002 : Step(35): len = 166737, overlap = 463.469
PHY-3002 : Step(36): len = 167984, overlap = 423.875
PHY-3002 : Step(37): len = 169376, overlap = 416.281
PHY-3002 : Step(38): len = 169028, overlap = 396.438
PHY-3002 : Step(39): len = 169176, overlap = 379.781
PHY-3002 : Step(40): len = 168749, overlap = 374.062
PHY-3002 : Step(41): len = 164288, overlap = 375.031
PHY-3002 : Step(42): len = 163938, overlap = 380
PHY-3002 : Step(43): len = 164284, overlap = 385.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.39363e-06
PHY-3002 : Step(44): len = 163575, overlap = 365.312
PHY-3002 : Step(45): len = 163883, overlap = 364.562
PHY-3002 : Step(46): len = 165735, overlap = 362.562
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.12684e-06
PHY-3002 : Step(47): len = 171367, overlap = 344.531
PHY-3002 : Step(48): len = 172068, overlap = 356.969
PHY-3002 : Step(49): len = 185551, overlap = 291.75
PHY-3002 : Step(50): len = 191204, overlap = 284.219
PHY-3002 : Step(51): len = 200580, overlap = 218.75
PHY-3002 : Step(52): len = 204787, overlap = 177.844
PHY-3002 : Step(53): len = 212382, overlap = 140.344
PHY-3002 : Step(54): len = 219940, overlap = 137.656
PHY-3002 : Step(55): len = 217075, overlap = 120.875
PHY-3002 : Step(56): len = 216735, overlap = 115
PHY-3002 : Step(57): len = 217674, overlap = 110.156
PHY-3002 : Step(58): len = 213787, overlap = 101.281
PHY-3002 : Step(59): len = 213698, overlap = 104.781
PHY-3002 : Step(60): len = 214108, overlap = 91.9062
PHY-3002 : Step(61): len = 214015, overlap = 70.4062
PHY-3002 : Step(62): len = 213643, overlap = 70.8125
PHY-3002 : Step(63): len = 213956, overlap = 72.4688
PHY-3002 : Step(64): len = 214349, overlap = 70.5312
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.42537e-05
PHY-3002 : Step(65): len = 214350, overlap = 65.6875
PHY-3002 : Step(66): len = 214549, overlap = 68.5625
PHY-3002 : Step(67): len = 216620, overlap = 71.0312
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.7129e-05
PHY-3002 : Step(68): len = 218557, overlap = 75.6562
PHY-3002 : Step(69): len = 219111, overlap = 77.7188
PHY-3002 : Step(70): len = 241528, overlap = 68.8125
PHY-3002 : Step(71): len = 254772, overlap = 68.75
PHY-3002 : Step(72): len = 247953, overlap = 48.4688
PHY-3002 : Step(73): len = 248342, overlap = 48.2188
PHY-3002 : Step(74): len = 247762, overlap = 48.0625
PHY-3002 : Step(75): len = 248724, overlap = 47.4062
PHY-3002 : Step(76): len = 247898, overlap = 38.5
PHY-3002 : Step(77): len = 247731, overlap = 28.2812
PHY-3002 : Step(78): len = 247502, overlap = 31.125
PHY-3002 : Step(79): len = 249121, overlap = 30.0938
PHY-3002 : Step(80): len = 250258, overlap = 33.5
PHY-3002 : Step(81): len = 248863, overlap = 26.1875
PHY-3002 : Step(82): len = 249387, overlap = 28
PHY-3002 : Step(83): len = 250229, overlap = 24.5
PHY-3002 : Step(84): len = 250662, overlap = 29
PHY-3002 : Step(85): len = 251428, overlap = 31.4062
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.4258e-05
PHY-3002 : Step(86): len = 251790, overlap = 21.9375
PHY-3002 : Step(87): len = 251980, overlap = 21.9375
PHY-3002 : Step(88): len = 253322, overlap = 22.0938
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007539s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/8025.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 427344, over cnt = 1795(5%), over = 8260, worst = 35
PHY-1001 : End global iterations;  0.595668s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (125.9%)

PHY-1001 : Congestion index: top1 = 79.03, top5 = 60.55, top10 = 50.69, top15 = 44.95.
PHY-3001 : End congestion estimation;  0.714560s wall, 0.859375s user + 0.000000s system = 0.859375s CPU (120.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8023 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.174121s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (89.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.66942e-06
PHY-3002 : Step(89): len = 238478, overlap = 69.9688
PHY-3002 : Step(90): len = 238645, overlap = 81.2188
PHY-3002 : Step(91): len = 224774, overlap = 123.719
PHY-3002 : Step(92): len = 225968, overlap = 127.562
PHY-3002 : Step(93): len = 219279, overlap = 165.406
PHY-3002 : Step(94): len = 219279, overlap = 165.406
PHY-3002 : Step(95): len = 215998, overlap = 167.125
PHY-3002 : Step(96): len = 215807, overlap = 167.5
PHY-3002 : Step(97): len = 214448, overlap = 167.781
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.33885e-06
PHY-3002 : Step(98): len = 213522, overlap = 167.844
PHY-3002 : Step(99): len = 213453, overlap = 167.719
PHY-3002 : Step(100): len = 213453, overlap = 167.719
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.06777e-05
PHY-3002 : Step(101): len = 220579, overlap = 121.594
PHY-3002 : Step(102): len = 220579, overlap = 121.594
PHY-3002 : Step(103): len = 220074, overlap = 111.219
PHY-3002 : Step(104): len = 220218, overlap = 111.125
PHY-3002 : Step(105): len = 220218, overlap = 111.125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 602/8025.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 383592, over cnt = 1823(5%), over = 9166, worst = 35
PHY-1001 : End global iterations;  0.609748s wall, 0.750000s user + 0.046875s system = 0.796875s CPU (130.7%)

PHY-1001 : Congestion index: top1 = 79.63, top5 = 62.87, top10 = 53.69, top15 = 47.66.
PHY-3001 : End congestion estimation;  0.734593s wall, 0.875000s user + 0.046875s system = 0.921875s CPU (125.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8023 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.165775s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (94.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.30872e-05
PHY-3002 : Step(106): len = 219933, overlap = 220.844
PHY-3002 : Step(107): len = 219989, overlap = 220.688
PHY-3002 : Step(108): len = 219801, overlap = 214.219
PHY-3002 : Step(109): len = 220033, overlap = 214.219
PHY-3002 : Step(110): len = 220033, overlap = 214.219
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.61745e-05
PHY-3002 : Step(111): len = 224720, overlap = 204.594
PHY-3002 : Step(112): len = 225159, overlap = 204.375
PHY-3002 : Step(113): len = 231012, overlap = 181.844
PHY-3002 : Step(114): len = 227940, overlap = 184.406
PHY-3002 : Step(115): len = 227278, overlap = 184.344
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.91753e-05
PHY-3002 : Step(116): len = 241336, overlap = 127.625
PHY-3002 : Step(117): len = 242592, overlap = 132.281
PHY-3002 : Step(118): len = 246179, overlap = 123.062
PHY-3002 : Step(119): len = 246179, overlap = 123.062
PHY-3002 : Step(120): len = 244610, overlap = 115.906
PHY-3002 : Step(121): len = 244610, overlap = 115.906
PHY-3002 : Step(122): len = 244189, overlap = 124.406
PHY-3002 : Step(123): len = 244189, overlap = 124.406
PHY-3002 : Step(124): len = 244092, overlap = 125.344
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.83506e-05
PHY-3002 : Step(125): len = 263023, overlap = 126.562
PHY-3002 : Step(126): len = 265459, overlap = 124.562
PHY-3002 : Step(127): len = 265455, overlap = 123.281
PHY-3002 : Step(128): len = 266462, overlap = 117.156
PHY-3002 : Step(129): len = 268854, overlap = 111.094
PHY-3002 : Step(130): len = 272672, overlap = 105.031
PHY-3002 : Step(131): len = 275009, overlap = 94.1562
PHY-3002 : Step(132): len = 276359, overlap = 94.1875
PHY-3002 : Step(133): len = 274405, overlap = 95.0938
PHY-3002 : Step(134): len = 274075, overlap = 94.125
PHY-3002 : Step(135): len = 273399, overlap = 94.3438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000196701
PHY-3002 : Step(136): len = 276277, overlap = 91.2188
PHY-3002 : Step(137): len = 277892, overlap = 92.5938
PHY-3002 : Step(138): len = 285601, overlap = 86.0938
PHY-3002 : Step(139): len = 300598, overlap = 85.0938
PHY-3002 : Step(140): len = 309957, overlap = 77.0625
PHY-3002 : Step(141): len = 306096, overlap = 70.5312
PHY-3002 : Step(142): len = 300023, overlap = 65.6562
PHY-3002 : Step(143): len = 295913, overlap = 61.875
PHY-3002 : Step(144): len = 295125, overlap = 62.5312
PHY-3002 : Step(145): len = 294858, overlap = 66
PHY-3002 : Step(146): len = 295541, overlap = 64.6562
PHY-3002 : Step(147): len = 296473, overlap = 57.9375
PHY-3002 : Step(148): len = 297565, overlap = 59.0625
PHY-3002 : Step(149): len = 295502, overlap = 54.25
PHY-3002 : Step(150): len = 295085, overlap = 58.3125
PHY-3002 : Step(151): len = 294451, overlap = 52.6875
PHY-3002 : Step(152): len = 294413, overlap = 53.875
PHY-3002 : Step(153): len = 294500, overlap = 53.6562
PHY-3002 : Step(154): len = 294847, overlap = 53.9062
PHY-3002 : Step(155): len = 295382, overlap = 54.5625
PHY-3002 : Step(156): len = 295493, overlap = 49.125
PHY-3002 : Step(157): len = 295629, overlap = 48.8125
PHY-3002 : Step(158): len = 295646, overlap = 49.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000393402
PHY-3002 : Step(159): len = 297384, overlap = 46.75
PHY-3002 : Step(160): len = 303344, overlap = 43.8125
PHY-3002 : Step(161): len = 308717, overlap = 47.7812
PHY-3002 : Step(162): len = 316795, overlap = 43.1875
PHY-3002 : Step(163): len = 322118, overlap = 34.9062
PHY-3002 : Step(164): len = 321749, overlap = 38.1562
PHY-3002 : Step(165): len = 319956, overlap = 40.0938
PHY-3002 : Step(166): len = 317882, overlap = 37.9375
PHY-3002 : Step(167): len = 316395, overlap = 34.6875
PHY-3002 : Step(168): len = 315264, overlap = 34.0938
PHY-3002 : Step(169): len = 314663, overlap = 36.8438
PHY-3002 : Step(170): len = 314737, overlap = 35.375
PHY-3002 : Step(171): len = 314197, overlap = 34.8125
PHY-3002 : Step(172): len = 313969, overlap = 33.1562
PHY-3002 : Step(173): len = 313984, overlap = 32.8125
PHY-3002 : Step(174): len = 314147, overlap = 37.8438
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000762172
PHY-3002 : Step(175): len = 317385, overlap = 34.2188
PHY-3002 : Step(176): len = 319586, overlap = 34.75
PHY-3002 : Step(177): len = 323564, overlap = 31.5625
PHY-3002 : Step(178): len = 329967, overlap = 32.9688
PHY-3002 : Step(179): len = 335228, overlap = 33.4375
PHY-3002 : Step(180): len = 338189, overlap = 31.4688
PHY-3002 : Step(181): len = 338552, overlap = 32.6562
PHY-3002 : Step(182): len = 337321, overlap = 32.625
PHY-3002 : Step(183): len = 336494, overlap = 33.0625
PHY-3002 : Step(184): len = 335287, overlap = 38
PHY-3002 : Step(185): len = 335137, overlap = 35.4062
PHY-3002 : Step(186): len = 335645, overlap = 34.5625
PHY-3002 : Step(187): len = 335914, overlap = 32.0312
PHY-3002 : Step(188): len = 336749, overlap = 30.5938
PHY-3002 : Step(189): len = 337686, overlap = 28.625
PHY-3002 : Step(190): len = 337845, overlap = 28.5
PHY-3002 : Step(191): len = 337909, overlap = 26.375
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00152434
PHY-3002 : Step(192): len = 339019, overlap = 27.4375
PHY-3002 : Step(193): len = 344018, overlap = 27.8125
PHY-3002 : Step(194): len = 346190, overlap = 27.4688
PHY-3002 : Step(195): len = 347708, overlap = 27.7812
PHY-3002 : Step(196): len = 349566, overlap = 27.9375
PHY-3002 : Step(197): len = 351102, overlap = 26.875
PHY-3002 : Step(198): len = 352882, overlap = 25.8438
PHY-3002 : Step(199): len = 355932, overlap = 23.8125
PHY-3002 : Step(200): len = 358005, overlap = 22.375
PHY-3002 : Step(201): len = 358433, overlap = 21.9062
PHY-3002 : Step(202): len = 358264, overlap = 22.2188
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00304869
PHY-3002 : Step(203): len = 359067, overlap = 21.7188
PHY-3002 : Step(204): len = 361184, overlap = 21.6875
PHY-3002 : Step(205): len = 362032, overlap = 21.0938
PHY-3002 : Step(206): len = 363859, overlap = 19.3125
PHY-3002 : Step(207): len = 365010, overlap = 19.1875
PHY-3002 : Step(208): len = 366106, overlap = 18.75
PHY-3002 : Step(209): len = 366837, overlap = 18.0625
PHY-3002 : Step(210): len = 367716, overlap = 18.25
PHY-3002 : Step(211): len = 368222, overlap = 18.25
PHY-3002 : Step(212): len = 368886, overlap = 18.0938
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00509264
PHY-3002 : Step(213): len = 369209, overlap = 18
PHY-3002 : Step(214): len = 372932, overlap = 15.75
PHY-3002 : Step(215): len = 373933, overlap = 15.5
PHY-3002 : Step(216): len = 374340, overlap = 15.9688
PHY-3002 : Step(217): len = 374775, overlap = 16.2812
PHY-3002 : Step(218): len = 375338, overlap = 16.4062
PHY-3002 : Step(219): len = 376166, overlap = 16.3438
PHY-3002 : Step(220): len = 376767, overlap = 16.3438
PHY-3002 : Step(221): len = 377490, overlap = 16.7188
PHY-3002 : Step(222): len = 377971, overlap = 12.7812
PHY-3002 : Step(223): len = 378875, overlap = 12.8438
PHY-3002 : Step(224): len = 379521, overlap = 13.0938
PHY-3002 : Step(225): len = 380349, overlap = 13.875
PHY-3002 : Step(226): len = 380714, overlap = 13.875
PHY-3002 : Step(227): len = 381411, overlap = 15.25
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 30683, tnet num: 8023, tinst num: 5511, tnode num: 32708, tedge num: 54075.
TMR-2508 : Levelizing timing graph completed, there are 2705 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 199.81 peak overflow 1.44
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 39/8025.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 646024, over cnt = 1927(5%), over = 6984, worst = 24
PHY-1001 : End global iterations;  0.689636s wall, 0.859375s user + 0.031250s system = 0.890625s CPU (129.1%)

PHY-1001 : Congestion index: top1 = 67.76, top5 = 53.36, top10 = 46.77, top15 = 42.72.
PHY-1001 : End incremental global routing;  0.826083s wall, 0.968750s user + 0.031250s system = 1.000000s CPU (121.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8023 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.170821s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (100.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.100352s wall, 1.250000s user + 0.031250s system = 1.281250s CPU (116.4%)

OPT-1001 : Current memory(MB): used = 425, reserve = 406, peak = 427.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6567/8025.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 646024, over cnt = 1927(5%), over = 6984, worst = 24
PHY-1002 : len = 670032, over cnt = 1242(3%), over = 3297, worst = 17
PHY-1002 : len = 679360, over cnt = 550(1%), over = 1383, worst = 11
PHY-1002 : len = 682344, over cnt = 154(0%), over = 400, worst = 11
PHY-1002 : len = 684312, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.746369s wall, 1.078125s user + 0.031250s system = 1.109375s CPU (148.6%)

PHY-1001 : Congestion index: top1 = 47.80, top5 = 41.60, top10 = 38.28, top15 = 36.15.
OPT-1001 : End congestion update;  0.875171s wall, 1.203125s user + 0.031250s system = 1.234375s CPU (141.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8023 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.110497s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (99.0%)

OPT-0007 : Start: WNS 999120 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.985764s wall, 1.312500s user + 0.031250s system = 1.343750s CPU (136.3%)

OPT-1001 : Current memory(MB): used = 429, reserve = 410, peak = 429.
OPT-1001 : End physical optimization;  2.737266s wall, 3.171875s user + 0.078125s system = 3.250000s CPU (118.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2361 LUT to BLE ...
SYN-4008 : Packed 2361 LUT and 266 SEQ to BLE.
SYN-4003 : Packing 246 remaining SEQ's ...
SYN-4005 : Packed 121 SEQ with LUT/SLICE
SYN-4006 : 1995 single LUT's are left
SYN-4006 : 125 single SEQ's are left
SYN-4011 : Packing model "top_module" (AL_USER_NORMAL) with 2486/5218 primitive instances ...
PHY-3001 : End packing;  0.151127s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (93.1%)

PHY-1001 : Populate physical database on model top_module.
RUN-1001 : There are total 3932 instances
RUN-1001 : 1938 mslices, 1938 lslices, 30 pads, 9 brams, 7 dsps
RUN-1001 : There are total 7778 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 5280 nets have 2 pins
RUN-1001 : 2314 nets have [3 - 5] pins
RUN-1001 : 15 nets have [6 - 10] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 95 nets have [21 - 99] pins
RUN-1001 : 34 nets have 100+ pins
PHY-3001 : design contains 3930 instances, 3876 slices, 147 macros(2584 instances: 1700 mslices 884 lslices)
PHY-3001 : Cell area utilization is 46%
PHY-3001 : After packing: Len = 380615, Over = 43.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5319/7778.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 676320, over cnt = 330(0%), over = 392, worst = 4
PHY-1002 : len = 676464, over cnt = 202(0%), over = 225, worst = 3
PHY-1002 : len = 677640, over cnt = 58(0%), over = 63, worst = 2
PHY-1002 : len = 678096, over cnt = 23(0%), over = 26, worst = 2
PHY-1002 : len = 678232, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.408066s wall, 0.500000s user + 0.015625s system = 0.515625s CPU (126.4%)

PHY-1001 : Congestion index: top1 = 47.56, top5 = 41.25, top10 = 38.00, top15 = 35.81.
PHY-3001 : End congestion estimation;  0.565364s wall, 0.656250s user + 0.015625s system = 0.671875s CPU (118.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 29765, tnet num: 7776, tinst num: 3930, tnode num: 31385, tedge num: 52960.
TMR-2508 : Levelizing timing graph completed, there are 2705 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7776 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.839969s wall, 0.828125s user + 0.015625s system = 0.843750s CPU (100.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.31511e-05
PHY-3002 : Step(228): len = 341724, overlap = 42.5
PHY-3002 : Step(229): len = 330506, overlap = 51
PHY-3002 : Step(230): len = 321336, overlap = 56
PHY-3002 : Step(231): len = 319695, overlap = 53.75
PHY-3002 : Step(232): len = 315268, overlap = 49.75
PHY-3002 : Step(233): len = 311511, overlap = 48.75
PHY-3002 : Step(234): len = 309061, overlap = 50.75
PHY-3002 : Step(235): len = 304981, overlap = 53.25
PHY-3002 : Step(236): len = 302271, overlap = 50.25
PHY-3002 : Step(237): len = 299625, overlap = 54.75
PHY-3002 : Step(238): len = 297687, overlap = 64.5
PHY-3002 : Step(239): len = 297222, overlap = 67.5
PHY-3002 : Step(240): len = 296738, overlap = 65.75
PHY-3002 : Step(241): len = 296465, overlap = 64
PHY-3002 : Step(242): len = 296222, overlap = 64.75
PHY-3002 : Step(243): len = 296170, overlap = 62.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000146302
PHY-3002 : Step(244): len = 302486, overlap = 58
PHY-3002 : Step(245): len = 304400, overlap = 56.75
PHY-3002 : Step(246): len = 314453, overlap = 45.75
PHY-3002 : Step(247): len = 316829, overlap = 46.25
PHY-3002 : Step(248): len = 317508, overlap = 46.5
PHY-3002 : Step(249): len = 316820, overlap = 47.25
PHY-3002 : Step(250): len = 314945, overlap = 40.75
PHY-3002 : Step(251): len = 314361, overlap = 41.25
PHY-3002 : Step(252): len = 313258, overlap = 43.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000275014
PHY-3002 : Step(253): len = 320971, overlap = 38.5
PHY-3002 : Step(254): len = 325404, overlap = 38.25
PHY-3002 : Step(255): len = 329131, overlap = 39.75
PHY-3002 : Step(256): len = 331201, overlap = 38.25
PHY-3002 : Step(257): len = 332592, overlap = 40
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000550028
PHY-3002 : Step(258): len = 335806, overlap = 39
PHY-3002 : Step(259): len = 338326, overlap = 37.25
PHY-3002 : Step(260): len = 344589, overlap = 35
PHY-3002 : Step(261): len = 349591, overlap = 32.75
PHY-3002 : Step(262): len = 350430, overlap = 31.5
PHY-3002 : Step(263): len = 350543, overlap = 32.25
PHY-3002 : Step(264): len = 350318, overlap = 31
PHY-3002 : Step(265): len = 349960, overlap = 30.5
PHY-3002 : Step(266): len = 349363, overlap = 28.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00105774
PHY-3002 : Step(267): len = 352183, overlap = 31
PHY-3002 : Step(268): len = 357378, overlap = 30
PHY-3002 : Step(269): len = 360825, overlap = 30.75
PHY-3002 : Step(270): len = 362857, overlap = 29
PHY-3002 : Step(271): len = 363973, overlap = 28.75
PHY-3002 : Step(272): len = 364837, overlap = 27
PHY-3002 : Step(273): len = 365986, overlap = 27
PHY-3002 : Step(274): len = 366776, overlap = 27.25
PHY-3002 : Step(275): len = 366946, overlap = 27.5
PHY-3002 : Step(276): len = 366790, overlap = 27.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00207728
PHY-3002 : Step(277): len = 368483, overlap = 27.25
PHY-3002 : Step(278): len = 371361, overlap = 27.25
PHY-3002 : Step(279): len = 375067, overlap = 27
PHY-3002 : Step(280): len = 376778, overlap = 27
PHY-3002 : Step(281): len = 378057, overlap = 28.75
PHY-3002 : Step(282): len = 378977, overlap = 27.75
PHY-3002 : Step(283): len = 379786, overlap = 27.25
PHY-3002 : Step(284): len = 380394, overlap = 27.25
PHY-3002 : Step(285): len = 381023, overlap = 26.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.473371s wall, 0.390625s user + 0.937500s system = 1.328125s CPU (280.6%)

PHY-3001 : Trial Legalized: Len = 390897
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 44%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 227/7778.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 625184, over cnt = 1059(3%), over = 2014, worst = 9
PHY-1002 : len = 633160, over cnt = 732(2%), over = 1122, worst = 7
PHY-1002 : len = 639576, over cnt = 279(0%), over = 427, worst = 6
PHY-1002 : len = 642608, over cnt = 76(0%), over = 114, worst = 6
PHY-1002 : len = 643712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.127504s wall, 1.468750s user + 0.062500s system = 1.531250s CPU (135.8%)

PHY-1001 : Congestion index: top1 = 43.66, top5 = 39.00, top10 = 36.16, top15 = 34.10.
PHY-3001 : End congestion estimation;  1.281051s wall, 1.625000s user + 0.062500s system = 1.687500s CPU (131.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7776 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.165013s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (104.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000122121
PHY-3002 : Step(286): len = 367060, overlap = 6.25
PHY-3002 : Step(287): len = 356878, overlap = 12.5
PHY-3002 : Step(288): len = 354617, overlap = 10.75
PHY-3002 : Step(289): len = 354350, overlap = 11.25
PHY-3002 : Step(290): len = 353500, overlap = 10
PHY-3002 : Step(291): len = 352864, overlap = 10.75
PHY-3002 : Step(292): len = 352626, overlap = 12
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000244243
PHY-3002 : Step(293): len = 356233, overlap = 10
PHY-3002 : Step(294): len = 358336, overlap = 8.75
PHY-3002 : Step(295): len = 361012, overlap = 8.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007379s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (211.8%)

PHY-3001 : Legalized: Len = 363815, Over = 0
PHY-3001 : Spreading special nets. 22 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.013235s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (118.1%)

PHY-3001 : 29 instances has been re-located, deltaX = 6, deltaY = 17, maxDist = 2.
PHY-3001 : Final: Len = 364087, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 29765, tnet num: 7776, tinst num: 3930, tnode num: 31385, tedge num: 52960.
TMR-2508 : Levelizing timing graph completed, there are 2705 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2313/7778.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 606392, over cnt = 937(2%), over = 1618, worst = 8
PHY-1002 : len = 610688, over cnt = 666(1%), over = 939, worst = 6
PHY-1002 : len = 615736, over cnt = 277(0%), over = 394, worst = 6
PHY-1002 : len = 619768, over cnt = 41(0%), over = 52, worst = 4
PHY-1002 : len = 620248, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.909618s wall, 1.218750s user + 0.046875s system = 1.265625s CPU (139.1%)

PHY-1001 : Congestion index: top1 = 43.43, top5 = 38.33, top10 = 35.22, top15 = 33.23.
PHY-1001 : End incremental global routing;  1.053548s wall, 1.375000s user + 0.046875s system = 1.421875s CPU (135.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7776 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.178405s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (96.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.343095s wall, 1.656250s user + 0.046875s system = 1.703125s CPU (126.8%)

OPT-1001 : Current memory(MB): used = 444, reserve = 428, peak = 451.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6341/7778.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 620248, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.050116s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (124.7%)

PHY-1001 : Congestion index: top1 = 43.43, top5 = 38.33, top10 = 35.22, top15 = 33.23.
OPT-1001 : End congestion update;  0.187360s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (100.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7776 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.122282s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (102.2%)

OPT-0007 : Start: WNS 999045 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.309747s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (100.9%)

OPT-1001 : Current memory(MB): used = 448, reserve = 431, peak = 451.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7776 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.114044s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (109.6%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6341/7778.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 620248, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.049438s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (94.8%)

PHY-1001 : Congestion index: top1 = 43.43, top5 = 38.33, top10 = 35.22, top15 = 33.23.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7776 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.110283s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (99.2%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 999045 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 42.965517
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  2.827318s wall, 3.140625s user + 0.046875s system = 3.187500s CPU (112.7%)

RUN-1003 : finish command "place" in  20.458434s wall, 41.500000s user + 10.656250s system = 52.156250s CPU (254.9%)

RUN-1004 : used memory is 438 MB, reserved memory is 421 MB, peak memory is 451 MB
RUN-1002 : start command "export_db fpga_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db fpga_place.db" in  1.328218s wall, 2.109375s user + 0.015625s system = 2.125000s CPU (160.0%)

RUN-1004 : used memory is 422 MB, reserved memory is 406 MB, peak memory is 496 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/work/anlogic/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3932 instances
RUN-1001 : 1938 mslices, 1938 lslices, 30 pads, 9 brams, 7 dsps
RUN-1001 : There are total 7778 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 5280 nets have 2 pins
RUN-1001 : 2314 nets have [3 - 5] pins
RUN-1001 : 15 nets have [6 - 10] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 95 nets have [21 - 99] pins
RUN-1001 : 34 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 29765, tnet num: 7776, tinst num: 3930, tnode num: 31385, tedge num: 52960.
TMR-2508 : Levelizing timing graph completed, there are 2705 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1938 mslices, 1938 lslices, 30 pads, 9 brams, 7 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7776 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 592968, over cnt = 1105(3%), over = 2148, worst = 9
PHY-1002 : len = 602752, over cnt = 665(1%), over = 1018, worst = 7
PHY-1002 : len = 610720, over cnt = 234(0%), over = 332, worst = 5
PHY-1002 : len = 614432, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.014100s wall, 1.359375s user + 0.015625s system = 1.375000s CPU (135.6%)

PHY-1001 : Congestion index: top1 = 43.00, top5 = 37.60, top10 = 34.67, top15 = 32.77.
PHY-1001 : End global routing;  1.152232s wall, 1.500000s user + 0.015625s system = 1.515625s CPU (131.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 468, reserve = 452, peak = 496.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net PULSE_G_syn_5 will be merged with clock PULSE_G_dup_1
PHY-1001 : clock net ad0_clk_syn_7 will be merged with clock ad0_clk_dup_1
PHY-1001 : net ad1_clk_dup_1 will be routed on clock mesh
PHY-1001 : net clk_30m will be routed on clock mesh
PHY-1001 : net fx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : net ad_delay/clk_20b will be routed on clock mesh
PHY-1001 : clock net csget/mcu_write_start_n_syn_2 will be merged with clock csget/mcu_write_start_n
PHY-1001 : net dac/u_rom_256x8b/clka will be routed on clock mesh
PHY-1001 : clock net f_div2/clk_syn_4 will be merged with clock f_div2/clk
PHY-1001 : net f_m/clk_fs will be routed on clock mesh
PHY-1001 : net fifo/fifo_generator_0_u/clkr will be routed on clock mesh
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 718, reserve = 704, peak = 718.
PHY-1001 : End build detailed router design. 3.441647s wall, 3.390625s user + 0.046875s system = 3.437500s CPU (99.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 39272, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End initial clock net routed; 2.871847s wall, 2.859375s user + 0.000000s system = 2.859375s CPU (99.6%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 39288, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.020004s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (78.1%)

PHY-1001 : Current memory(MB): used = 751, reserve = 738, peak = 751.
PHY-1001 : End phase 1; 2.901852s wall, 2.890625s user + 0.000000s system = 2.890625s CPU (99.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 68% nets.
PHY-1022 : len = 2.00146e+06, over cnt = 976(0%), over = 977, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 758, reserve = 745, peak = 758.
PHY-1001 : End initial routed; 30.040882s wall, 40.375000s user + 0.437500s system = 40.812500s CPU (135.9%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5306(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.693    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.056792s wall, 1.046875s user + 0.000000s system = 1.046875s CPU (99.1%)

PHY-1001 : Current memory(MB): used = 764, reserve = 751, peak = 764.
PHY-1001 : End phase 2; 31.097728s wall, 41.421875s user + 0.437500s system = 41.859375s CPU (134.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 2.00146e+06, over cnt = 976(0%), over = 977, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.023005s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (67.9%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.93858e+06, over cnt = 288(0%), over = 288, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 7.166547s wall, 8.328125s user + 0.000000s system = 8.328125s CPU (116.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.92008e+06, over cnt = 57(0%), over = 57, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 1.952366s wall, 2.453125s user + 0.000000s system = 2.453125s CPU (125.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.91772e+06, over cnt = 10(0%), over = 10, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.380222s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (131.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.91714e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.134244s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (104.8%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5306(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.693    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.009964s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (100.6%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for ad_delay/instance_name_my/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for dac/instance_name_da/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for pll_clk/pll_inst.fbclk[0]
PHY-1001 : 244 feed throughs used by 66 nets
PHY-1001 : End commit to database; 1.329681s wall, 1.312500s user + 0.015625s system = 1.328125s CPU (99.9%)

PHY-1001 : Current memory(MB): used = 812, reserve = 800, peak = 812.
PHY-1001 : End phase 3; 12.158011s wall, 13.921875s user + 0.031250s system = 13.953125s CPU (114.8%)

PHY-1003 : Routed, final wirelength = 1.91714e+06
PHY-1001 : Current memory(MB): used = 814, reserve = 802, peak = 814.
PHY-1001 : End export database. 0.030161s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (103.6%)

PHY-1001 : End detail routing;  49.910251s wall, 61.937500s user + 0.515625s system = 62.453125s CPU (125.1%)

RUN-1003 : finish command "route" in  51.928257s wall, 64.281250s user + 0.546875s system = 64.828125s CPU (124.8%)

RUN-1004 : used memory is 763 MB, reserved memory is 752 MB, peak memory is 814 MB
RUN-1002 : start command "report_area -io_info -file fpga_phy.area"
RUN-1001 : standard
***Report Model: top_module Device: EG4X20BG256***

IO Statistics
#IO                        30
  #input                   17
  #output                  13
  #inout                    0

Utilization Statistics
#lut                     7529   out of  19600   38.41%
#reg                      598   out of  19600    3.05%
#le                      7654
  #lut only              7056   out of   7654   92.19%
  #reg only               125   out of   7654    1.63%
  #lut&reg                473   out of   7654    6.18%
#dsp                        7   out of     29   24.14%
#bram                       9   out of     64   14.06%
  #bram9k                   9
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       30   out of    188   15.96%
  #ireg                    10
  #oreg                     1
  #treg                     0
#pll                        3   out of      4   75.00%
#gclk                       4   out of     16   25.00%

Clock Resource Statistics
Index     ClockNet                        Type               DriverType         Driver                                      Fanout
#1        f_m/clk_fs                      GCLK               pll                pll_clk/pll_inst.clkc1                      137
#2        fifo/fifo_generator_0_u/clkr    GCLK               pll                pll_clk/pll_inst.clkc0                      96
#3        ad0_clk_dup_1                   GCLK               lslice             ad0_clk_syn_14.f1                           57
#4        csget/mcu_write_start_n         GCLK               lslice             spi_slave/tx_flag_n_syn_23.f0               52
#5        PULSE_G_dup_1                   GCLK               mslice             PULSE_G_syn_9.f0                            50
#6        ad_delay/clk_20b                GCLK               pll                ad_delay/instance_name_my/pll_inst.clkc2    21
#7        ad1_clk_dup_1                   GCLK               pll                pll_clk/pll_inst.clkc2                      4
#8        f_div2/clk                      GCLK               lslice             f_div/clk_div_reg_syn_5.q0                  3
#9        dac/u_rom_256x8b/clka           GCLK               pll                dac/instance_name_da/pll_inst.clkc0         1
#10       fx_clk_dup_1                    GeneralRouting     io                 fx_clk_syn_2.di                             1
#11       sys_clk_dup_1                   GeneralRouting     io                 sys_clk_syn_2.di                            1
#12       clk_30m                         GCLK               pll                pll_clk/pll_inst.clkc3                      0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ad0_data[7]      INPUT        G16        LVCMOS25          N/A          PULLUP      IREG    
  ad0_data[6]      INPUT        F15        LVCMOS25          N/A          PULLUP      IREG    
  ad0_data[5]      INPUT        D11        LVCMOS25          N/A          PULLUP      IREG    
  ad0_data[4]      INPUT        E11        LVCMOS25          N/A          PULLUP      IREG    
  ad0_data[3]      INPUT        E15        LVCMOS25          N/A          PULLUP      IREG    
  ad0_data[2]      INPUT        C16        LVCMOS25          N/A          PULLUP      IREG    
  ad0_data[1]      INPUT        B16        LVCMOS25          N/A          PULLUP      IREG    
  ad0_data[0]      INPUT        B14        LVCMOS25          N/A          PULLUP      IREG    
    cs_n_i         INPUT        J16        LVCMOS25          N/A          PULLUP      IREG    
  fifo_rst_n       INPUT        B12        LVCMOS25          N/A          PULLUP      NONE    
    fx_clk         INPUT        A11        LVCMOS25          N/A          PULLUP      NONE    
    mosi_i         INPUT        M16        LVCMOS25          N/A          PULLUP      NONE    
    sclk_i         INPUT        N16        LVCMOS25          N/A          PULLUP      IREG    
      sel          INPUT        P15        LVCMOS25          N/A          PULLUP      NONE    
     sel1          INPUT        R15        LVCMOS25          N/A          PULLUP      NONE    
    sys_clk        INPUT         T8        LVCMOS25          N/A          PULLUP      NONE    
   sys_rst_n       INPUT        A12        LVCMOS25          N/A          PULLUP      NONE    
    PULSE_G       OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    ad0_clk       OUTPUT        H16        LVCMOS25           8            NONE       NONE    
    ad1_clk       OUTPUT        A13        LVCMOS25           8            NONE       NONE    
    da_clk        OUTPUT        H15        LVCMOS25           8            NONE       NONE    
  da_data[7]      OUTPUT        F16        LVCMOS25           8            NONE       NONE    
  da_data[6]      OUTPUT        E16        LVCMOS25           8            NONE       NONE    
  da_data[5]      OUTPUT        C10        LVCMOS25           8            NONE       NONE    
  da_data[4]      OUTPUT         C9        LVCMOS25           8            NONE       NONE    
  da_data[3]      OUTPUT        D16        LVCMOS25           8            NONE       NONE    
  da_data[2]      OUTPUT        C15        LVCMOS25           8            NONE       NONE    
  da_data[1]      OUTPUT        B15        LVCMOS25           8            NONE       NONE    
  da_data[0]      OUTPUT        A14        LVCMOS25           8            NONE       NONE    
    miso_o        OUTPUT        K15        LVCMOS25           8            NONE       OREG    

Report Hierarchy Area:
+-----------------------------------------------------------------------------------------------------------------------+
|Instance                  |Module                                 |le     |lut     |ripple  |seq     |bram    |dsp     |
+-----------------------------------------------------------------------------------------------------------------------+
|top                       |top_module                             |7654   |4945    |2584    |609     |9       |7       |
|  ad_delay                |ad_delay_module                        |54     |35      |19      |36      |0       |0       |
|    instance_name_my      |clk_wiz_1                              |1      |1       |0       |0       |0       |0       |
|  adget                   |ADC_get_module                         |4      |4       |0       |4       |0       |0       |
|  csget                   |detect_module                          |0      |0       |0       |0       |0       |0       |
|  dac                     |DA_top_module                          |10     |5       |5       |8       |1       |0       |
|    instance_name_da      |clk_wiz_2                              |0      |0       |0       |0       |0       |0       |
|    u_da_wave_send        |DA_module                              |10     |5       |5       |8       |0       |0       |
|    u_rom_256x8b          |blk_mem_gen_0                          |0      |0       |0       |0       |1       |0       |
|  f_div                   |f_div10_module                         |3      |3       |0       |3       |0       |0       |
|  f_div2                  |f_div10_module                         |4      |4       |0       |4       |0       |0       |
|  f_m                     |f_measure_module                       |6584   |4320    |2184    |315     |0       |7       |
|  fifo                    |fifo_module                            |192    |116     |32      |146     |8       |0       |
|    fifo_generator_0_u    |FIFO                                   |139    |101     |32      |94      |8       |0       |
|      ram_inst            |ram_infer_FIFO                         |0      |0       |0       |0       |8       |0       |
|      rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_FIFO |31     |30      |0       |31      |0       |0       |
|      wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_FIFO |32     |29      |0       |32      |0       |0       |
|  mux                     |mux2_module                            |59     |53      |6       |51      |0       |0       |
|  pll_clk                 |clk_wizz_0                             |0      |0       |0       |0       |0       |0       |
|  pulse_get               |pulse                                  |21     |11      |9       |2       |0       |0       |
|  spi_slave               |SPI_slave_module                       |78     |70      |8       |21      |0       |0       |
+-----------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5246  
    #2          2       142   
    #3          3       2088  
    #4          4        83   
    #5        5-10       17   
    #6        11-50      71   
    #7       51-100      55   
    #8       101-500     29   
  Average     2.78            

RUN-1002 : start command "export_db fpga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db fpga_pr.db" in  1.608824s wall, 2.562500s user + 0.031250s system = 2.593750s CPU (161.2%)

RUN-1004 : used memory is 765 MB, reserved memory is 756 MB, peak memory is 820 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 29765, tnet num: 7776, tinst num: 3930, tnode num: 31385, tedge num: 52960.
TMR-2508 : Levelizing timing graph completed, there are 2705 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file fpga_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 7776 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 12 (12 unconstrainted).
TMR-5009 WARNING: No clock constraint on 12 clock net(s): 
		PULSE_G_syn_5
		ad0_clk_syn_7
		ad1_clk_dup_1
		ad_delay/clk_20b
		clk_30m
		csget/mcu_write_start_n_syn_2
		dac/u_rom_256x8b/clka
		f_div2/clk_syn_4
		f_m/clk_fs
		fifo/fifo_generator_0_u/clkr
		fx_clk_dup_1
		sys_clk_dup_1
USR-6122 CRITICAL-WARNING: No clock constraint on PLL ad_delay/instance_name_my/pll_inst
USR-6122 CRITICAL-WARNING: No clock constraint on PLL pll_clk/pll_inst
USR-6122 CRITICAL-WARNING: No clock constraint on PLL dac/instance_name_da/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in fpga_phy.timing, timing summary in fpga_phy.tsm.
RUN-1002 : start command "export_bid fpga_inst.bid"
PRG-1000 : <!-- HMAC is: fbad60c6debaf2a743d62dceaacd744ca2dc3b60e5cee8ed4abf5abb98f9b79e -->
RUN-1002 : start command "bitgen -bit fpga.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3930
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 7778, pip num: 93247
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 244
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3157 valid insts, and 286974 bits set as '1'.
BIT-1004 : the usercode register value: 00000000111111000000000000000000
BIT-1004 : PLL setting string = 0111
BIT-1004 : Generate bits file fpga.bit.
RUN-1003 : finish command "bitgen -bit fpga.bit" in  9.896845s wall, 118.031250s user + 0.234375s system = 118.265625s CPU (1195.0%)

RUN-1004 : used memory is 819 MB, reserved memory is 816 MB, peak memory is 983 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240709_120340.log"
