COMMENT ---System Centroid--- This file is a internal script file generated by compiler.
LANGUAGE Verilog
MODULE LEA_test
FILENAME "C:\Flowrian\LEA_test.v"
BIRTHDAY 2019-12-24 10:50:13

1 MODULE LEA_test
4 PORT Din [\127:\0] IN WIRE
5 PORT Dout [\127:\0] OUT WIRE
3 PORT Rk [\191:\0] IN WIRE
6 PORT p3 [\127:\0] OUT WIRE
8 WIRE b3 [\127:\0]
11 WIRE b4 [\127:\0]
9 WIRE b5 [\191:\0]
10 WIRE b6 [\127:\0]
13 ASSIGN {0} b5@<13,8> Rk@<13,13>
14 ASSIGN {0} b6@<14,8> Din@<14,13>
15 ASSIGN {0} Dout@<15,8> b3@<15,15>
16 ASSIGN {0} p3@<16,8> b4@<16,13>
19 INSTANCE LEA_Encrypt s0
20 INSTANCEPORT s0.RoundKey b5@<20,17>
21 INSTANCEPORT s0.Din b6@<21,12>
22 INSTANCEPORT s0.Dout b4@<22,13>

25 INSTANCE LEA_Decrypt s1
26 INSTANCEPORT s1.Dout b3@<26,13>
27 INSTANCEPORT s1.RoundKey b5@<27,17>
28 INSTANCEPORT s1.Din b4@<28,12>


END
