#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Aug 29 07:37:19 2019
# Process ID: 24960
# Current directory: D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.runs/synth_11
# Command line: vivado.exe -log INTLVD_RED.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source INTLVD_RED.tcl
# Log file: D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.runs/synth_11/INTLVD_RED.vds
# Journal file: D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.runs/synth_11\vivado.jou
#-----------------------------------------------------------
source INTLVD_RED.tcl -notrace
Command: synth_design -top INTLVD_RED -part xc7z045ffg900-3 -fanout_limit 400 -retiming -keep_equivalent_registers -no_lc -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 47484 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 401.301 ; gain = 101.840
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'INTLVD_RED' [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/INTMM.vhd:36]
	Parameter w bound to: 258 - type: integer 
INFO: [Synth 8-3491] module 'CSA1' declared at 'D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/INTMM.vhd:168' bound to instance 'U1' of component 'CSA1' [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/INTMM.vhd:111]
INFO: [Synth 8-638] synthesizing module 'CSA1' [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/INTMM.vhd:178]
	Parameter w bound to: 258 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CSA1' (1#1) [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/INTMM.vhd:178]
	Parameter w bound to: 259 - type: integer 
INFO: [Synth 8-3491] module 'CSA2' declared at 'D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/INTMM.vhd:195' bound to instance 'U2' of component 'CSA2' [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/INTMM.vhd:112]
INFO: [Synth 8-638] synthesizing module 'CSA2' [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/INTMM.vhd:205]
	Parameter w bound to: 259 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CSA2' (2#1) [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/INTMM.vhd:205]
	Parameter w bound to: 260 - type: integer 
INFO: [Synth 8-3491] module 'REGCSA' declared at 'D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/INTMM.vhd:227' bound to instance 'U3' of component 'REGCSA' [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/INTMM.vhd:113]
INFO: [Synth 8-638] synthesizing module 'REGCSA' [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/INTMM.vhd:237]
	Parameter w bound to: 260 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'REGCSA' (3#1) [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/INTMM.vhd:237]
	Parameter w bound to: 260 - type: integer 
INFO: [Synth 8-3491] module 'REGCSA' declared at 'D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/INTMM.vhd:227' bound to instance 'U4' of component 'REGCSA' [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/INTMM.vhd:114]
INFO: [Synth 8-3491] module 'SELUNIT' declared at 'D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/INTMM.vhd:254' bound to instance 'U5' of component 'SELUNIT' [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/INTMM.vhd:115]
INFO: [Synth 8-638] synthesizing module 'SELUNIT' [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/INTMM.vhd:261]
INFO: [Synth 8-256] done synthesizing module 'SELUNIT' (4#1) [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/INTMM.vhd:261]
INFO: [Synth 8-3491] module 'LUT_P' declared at 'D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/LUT_P.vhd:26' bound to instance 'U6' of component 'LUT_P' [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/INTMM.vhd:116]
INFO: [Synth 8-638] synthesizing module 'LUT_P' [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/LUT_P.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'LUT_P' (5#1) [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/LUT_P.vhd:32]
INFO: [Synth 8-3491] module 'LUT_Y' declared at 'D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/imports/new/LUTY.vhd:28' bound to instance 'U7' of component 'LUT_Y' [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/INTMM.vhd:117]
INFO: [Synth 8-638] synthesizing module 'LUT_Y' [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/imports/new/LUTY.vhd:37]
	Parameter w bound to: 255 - type: integer 
INFO: [Synth 8-3491] module 'MADD' declared at 'D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/MADD.vhd:7' bound to instance 'u2' of component 'MADD' [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/imports/new/LUTY.vhd:59]
INFO: [Synth 8-638] synthesizing module 'MADD' [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/MADD.vhd:15]
	Parameter w bound to: 255 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MADD' (6#1) [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/MADD.vhd:15]
	Parameter w bound to: 255 - type: integer 
INFO: [Synth 8-3491] module 'MADD' declared at 'D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/MADD.vhd:7' bound to instance 'u3' of component 'MADD' [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/imports/new/LUTY.vhd:60]
	Parameter w bound to: 255 - type: integer 
INFO: [Synth 8-3491] module 'MADD' declared at 'D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/MADD.vhd:7' bound to instance 'u4' of component 'MADD' [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/imports/new/LUTY.vhd:61]
	Parameter w bound to: 255 - type: integer 
INFO: [Synth 8-3491] module 'MADD' declared at 'D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/MADD.vhd:7' bound to instance 'u5' of component 'MADD' [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/imports/new/LUTY.vhd:62]
	Parameter w bound to: 255 - type: integer 
INFO: [Synth 8-3491] module 'MADD' declared at 'D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/MADD.vhd:7' bound to instance 'u6' of component 'MADD' [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/imports/new/LUTY.vhd:63]
	Parameter w bound to: 255 - type: integer 
INFO: [Synth 8-3491] module 'MADD' declared at 'D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/MADD.vhd:7' bound to instance 'u7' of component 'MADD' [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/imports/new/LUTY.vhd:64]
WARNING: [Synth 8-614] signal 'Y' is read in the process but is not in the sensitivity list [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/imports/new/LUTY.vhd:73]
WARNING: [Synth 8-614] signal 'LUT2' is read in the process but is not in the sensitivity list [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/imports/new/LUTY.vhd:73]
WARNING: [Synth 8-614] signal 'LUT3' is read in the process but is not in the sensitivity list [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/imports/new/LUTY.vhd:73]
WARNING: [Synth 8-614] signal 'LUT4' is read in the process but is not in the sensitivity list [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/imports/new/LUTY.vhd:73]
WARNING: [Synth 8-614] signal 'LUT5' is read in the process but is not in the sensitivity list [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/imports/new/LUTY.vhd:73]
WARNING: [Synth 8-614] signal 'LUT6' is read in the process but is not in the sensitivity list [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/imports/new/LUTY.vhd:73]
WARNING: [Synth 8-614] signal 'LUT7' is read in the process but is not in the sensitivity list [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/imports/new/LUTY.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'LUT_Y' (7#1) [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/imports/new/LUTY.vhd:37]
INFO: [Synth 8-3491] module 'REDUCER' declared at 'D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/REDUCER.vhd:29' bound to instance 'U8' of component 'REDUCER' [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/INTMM.vhd:118]
INFO: [Synth 8-638] synthesizing module 'REDUCER' [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/REDUCER.vhd:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'SX_reg' and it is trimmed from '260' to '255' bits. [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/REDUCER.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'REDUCER' (8#1) [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/REDUCER.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'INTLVD_RED' (9#1) [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/INTMM.vhd:36]
WARNING: [Synth 8-3331] design LUT_Y has unconnected port RST
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 453.762 ; gain = 154.301
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 453.762 ; gain = 154.301
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z045ffg900-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/constrs_1/new/TIMING.xdc]
Finished Parsing XDC File [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/constrs_1/new/TIMING.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 908.160 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 908.160 ; gain = 608.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 908.160 ; gain = 608.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 908.160 ; gain = 608.699
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element k_reg was removed.  [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/INTMM.vhd:128]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 908.160 ; gain = 608.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |REDUCER__GB0    |           1|     21160|
|2     |REDUCER__GB1    |           1|     11700|
|3     |INTLVD_RED__GC0 |           1|     21465|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    260 Bit       Adders := 1     
	   2 Input    256 Bit       Adders := 6     
	   2 Input    255 Bit       Adders := 16    
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input    259 Bit         XORs := 1     
	   3 Input    255 Bit         XORs := 1     
	   2 Input    255 Bit         XORs := 6     
	   2 Input     11 Bit         XORs := 1     
+---Registers : 
	              260 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 3x32  Multipliers := 1     
+---Muxes : 
	   2 Input    255 Bit        Muxes := 7     
	   9 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module INTLVD_RED 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    260 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	              260 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 3x32  Multipliers := 1     
+---Muxes : 
	   9 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 4     
Module REDUCER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    255 Bit       Adders := 10    
+---Muxes : 
	   2 Input    255 Bit        Muxes := 1     
Module CSA1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input    255 Bit         XORs := 1     
Module CSA2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    259 Bit         XORs := 1     
	   2 Input     11 Bit         XORs := 1     
Module REGCSA__1 
Detailed RTL Component Info : 
+---Registers : 
	              260 Bit    Registers := 1     
Module REGCSA 
Detailed RTL Component Info : 
+---Registers : 
	              260 Bit    Registers := 1     
Module SELUNIT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
Module MADD__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    256 Bit       Adders := 1     
	   2 Input    255 Bit       Adders := 1     
+---XORs : 
	   2 Input    255 Bit         XORs := 1     
+---Muxes : 
	   2 Input    255 Bit        Muxes := 1     
Module MADD__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    256 Bit       Adders := 1     
	   2 Input    255 Bit       Adders := 1     
+---XORs : 
	   2 Input    255 Bit         XORs := 1     
+---Muxes : 
	   2 Input    255 Bit        Muxes := 1     
Module MADD__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    256 Bit       Adders := 1     
	   2 Input    255 Bit       Adders := 1     
+---XORs : 
	   2 Input    255 Bit         XORs := 1     
+---Muxes : 
	   2 Input    255 Bit        Muxes := 1     
Module MADD__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    256 Bit       Adders := 1     
	   2 Input    255 Bit       Adders := 1     
+---XORs : 
	   2 Input    255 Bit         XORs := 1     
+---Muxes : 
	   2 Input    255 Bit        Muxes := 1     
Module MADD__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    256 Bit       Adders := 1     
	   2 Input    255 Bit       Adders := 1     
+---XORs : 
	   2 Input    255 Bit         XORs := 1     
+---Muxes : 
	   2 Input    255 Bit        Muxes := 1     
Module MADD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    256 Bit       Adders := 1     
	   2 Input    255 Bit       Adders := 1     
+---XORs : 
	   2 Input    255 Bit         XORs := 1     
+---Muxes : 
	   2 Input    255 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element k_reg was removed.  [D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.srcs/sources_1/new/INTMM.vhd:128]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\U4/Z_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\U4/Z_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\U4/Z_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\U4/Z_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\U3/Z_reg[259] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\U4/Z_reg[259] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:21 ; elapsed = 00:01:21 . Memory (MB): peak = 908.160 ; gain = 608.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |REDUCER__GB0    |           1|     14420|
|2     |REDUCER__GB1    |           1|       494|
|3     |INTLVD_RED__GC0 |           1|      9824|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:30 ; elapsed = 00:01:31 . Memory (MB): peak = 926.609 ; gain = 627.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:40 ; elapsed = 00:01:41 . Memory (MB): peak = 1229.469 ; gain = 930.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |REDUCER__GB0    |           1|     14420|
|2     |REDUCER__GB1    |           1|       494|
|3     |INTLVD_RED__GC0 |           1|      9824|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5816] Retiming module `INTLVD_RED`
	Effective logic levels on critical path before retiming is: 21
	Total number of crtical paths = 24

	Optimizing at the module level
	Cannot find a feasible solution:
		Effective logic levels from U3/Z_reg[4](fixed:INPUT) to SZ_reg[244](fixed:OUTPUT) is: 20
		Effective logic levels found across for latency (=1) is: 20
	Optimizing locally to improve critical paths(may not reduce worst delay)

	Effective logic levels on critical path after retiming is: 21
	Total number of crtical paths = 24
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `INTLVD_RED' done


---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:31 ; elapsed = 00:02:32 . Memory (MB): peak = 1595.480 ; gain = 1296.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:37 ; elapsed = 00:02:39 . Memory (MB): peak = 1595.480 ; gain = 1296.020
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:37 ; elapsed = 00:02:39 . Memory (MB): peak = 1595.480 ; gain = 1296.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:37 ; elapsed = 00:02:39 . Memory (MB): peak = 1595.480 ; gain = 1296.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:37 ; elapsed = 00:02:39 . Memory (MB): peak = 1595.480 ; gain = 1296.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:37 ; elapsed = 00:02:39 . Memory (MB): peak = 1595.480 ; gain = 1296.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:37 ; elapsed = 00:02:39 . Memory (MB): peak = 1595.480 ; gain = 1296.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |  1626|
|3     |LUT1   |    77|
|4     |LUT2   |  1640|
|5     |LUT3   |  1535|
|6     |LUT4   |  1522|
|7     |LUT5   |  2313|
|8     |LUT6   |  2117|
|9     |MUXF7  |    29|
|10    |MUXF8  |    14|
|11    |FDCE   |   813|
|12    |FDPE   |     4|
|13    |IBUF   |   512|
|14    |OBUF   |   255|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------+------+
|      |Instance |Module   |Cells |
+------+---------+---------+------+
|1     |top      |         | 12458|
|2     |  U3     |REGCSA   |  2567|
|3     |  U4     |REGCSA_0 |   265|
|4     |  U7     |LUT_Y    |  4461|
+------+---------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:37 ; elapsed = 00:02:39 . Memory (MB): peak = 1595.480 ; gain = 1296.020
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:23 ; elapsed = 00:02:31 . Memory (MB): peak = 1595.480 ; gain = 841.621
Synthesis Optimization Complete : Time (s): cpu = 00:02:37 ; elapsed = 00:02:39 . Memory (MB): peak = 1595.480 ; gain = 1296.020
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2181 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:43 ; elapsed = 00:02:48 . Memory (MB): peak = 1595.480 ; gain = 1312.379
INFO: [Common 17-1381] The checkpoint 'D:/XILINX_PROJECTS/TIMING-MADD-REV02/TIMING-MADD-REV02.runs/synth_11/INTLVD_RED.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file INTLVD_RED_utilization_synth.rpt -pb INTLVD_RED_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.217 . Memory (MB): peak = 1595.480 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Aug 29 07:40:18 2019...
