Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun May 29 02:07:10 2022
| Host         : LAPTOP-ANSHANG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cpu_timing_summary_routed.rpt -rpx cpu_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: fpga_clk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rst_debounce/key_out_reg/Q (HIGH)

 There are 208 register/latch pins with no clock driven by root clock pin: uart/inst/upg_inst/rdStat_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 656 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.757     -389.446                    659                 3153        0.034        0.000                      0                 3153        2.633        0.000                       0                  1354  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)         Period(ns)      Frequency(MHz)
-----              ------------         ----------      --------------
clk/inst/clk_in1   {0.000 5.000}        10.000          100.000         
  clk_out1_cpuclk  {0.000 21.739}       43.478          23.000          
  clk_out2_cpuclk  {0.000 50.000}       100.000         10.000          
  clkfbout_cpuclk  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk/inst/clk_in1                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_cpuclk        0.050        0.000                      0                 2724        0.034        0.000                      0                 2724       21.239        0.000                       0                  1178  
  clk_out2_cpuclk       93.811        0.000                      0                  301        0.130        0.000                      0                  301       49.020        0.000                       0                   172  
  clkfbout_cpuclk                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_cpuclk  clk_out1_cpuclk       -1.757     -389.446                    659                  680        0.320        0.000                      0                  680  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk/inst/clk_in1
  To Clock:  clk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  clk/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (required time - arrival time)
  Source:                 ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.501ns  (logic 5.698ns (27.794%)  route 14.803ns (72.206%))
  Logic Levels:           16  (CARRY4=4 LUT3=2 LUT4=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.718ns = ( 20.021 - 21.739 ) 
    Source Clock Delay      (SCD):    -1.685ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.253     1.253    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.889    -3.647    ifetch/clk_out1
    SLICE_X66Y71         LUT4 (Prop_lut4_I3_O)        0.116    -3.531 r  ifetch/imem_i_1/O
                         net (fo=32, routed)          1.846    -1.685    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.658     0.973 r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.421     2.394    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[3]
    SLICE_X62Y49         LUT6 (Prop_lut6_I1_O)        0.124     2.518 r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=261, routed)         2.130     4.648    decoder/douta[3]
    SLICE_X29Y62         LUT6 (Prop_lut6_I2_O)        0.124     4.772 r  decoder/ram_i_457/O
                         net (fo=1, routed)           0.000     4.772    decoder/ram_i_457_n_0
    SLICE_X29Y62         MUXF7 (Prop_muxf7_I1_O)      0.245     5.017 r  decoder/ram_i_206/O
                         net (fo=1, routed)           0.833     5.850    decoder/ram_i_206_n_0
    SLICE_X30Y63         LUT6 (Prop_lut6_I1_O)        0.298     6.148 r  decoder/ram_i_82/O
                         net (fo=3, routed)           0.753     6.901    ifetch/register_reg[27][17][1]
    SLICE_X43Y64         LUT4 (Prop_lut4_I3_O)        0.124     7.025 r  ifetch/register[11][1]_i_18/O
                         net (fo=31, routed)          0.645     7.670    ifetch/register_reg[11][1]_0
    SLICE_X46Y63         LUT4 (Prop_lut4_I2_O)        0.124     7.794 r  ifetch/register[11][3]_i_29/O
                         net (fo=1, routed)           0.568     8.362    ifetch/register[11][3]_i_29_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.760 r  ifetch/register_reg[11][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.760    ifetch/register_reg[11][3]_i_23_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.874 r  ifetch/register_reg[11][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.874    ifetch/register_reg[11][7]_i_23_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.988 r  ifetch/PC_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000     8.988    ifetch/PC_reg[31]_i_34_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.210 r  ifetch/register_reg[11][18]_i_25/O[0]
                         net (fo=2, routed)           0.514     9.725    ifetch/alu/data2[12]
    SLICE_X46Y65         LUT3 (Prop_lut3_I0_O)        0.299    10.024 r  ifetch/register[11][12]_i_29/O
                         net (fo=1, routed)           0.670    10.694    ifetch/register[11][12]_i_29_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I5_O)        0.124    10.818 r  ifetch/register[11][12]_i_26/O
                         net (fo=1, routed)           0.452    11.270    ifetch/register[11][12]_i_26_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I1_O)        0.124    11.394 f  ifetch/register[11][12]_i_17/O
                         net (fo=2, routed)           0.821    12.215    ifetch/register[11][12]_i_17_n_0
    SLICE_X44Y66         LUT3 (Prop_lut3_I2_O)        0.150    12.365 f  ifetch/register[11][12]_i_8/O
                         net (fo=2, routed)           0.607    12.972    ifetch/register[11][12]_i_8_n_0
    SLICE_X44Y63         LUT6 (Prop_lut6_I5_O)        0.332    13.304 r  ifetch/register[11][12]_i_3/O
                         net (fo=4, routed)           1.498    14.802    ifetch/ALU_Result[12]
    SLICE_X62Y68         LUT4 (Prop_lut4_I3_O)        0.124    14.926 r  ifetch/ram_i_6/O
                         net (fo=15, routed)          3.890    18.816    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[10]
    RAMB36_X3Y15         RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.181    22.920    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    15.066 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.691    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.782 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.851    18.633    dataRAM/CLK
    SLICE_X66Y75         LUT4 (Prop_lut4_I3_O)        0.121    18.754 r  dataRAM/ram_i_1/O
                         net (fo=32, routed)          1.268    20.021    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.579    19.443    
                         clock uncertainty           -0.175    19.268    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.402    18.866    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.866    
                         arrival time                         -18.816    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.056ns  (required time - arrival time)
  Source:                 ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.472ns  (logic 5.698ns (27.832%)  route 14.774ns (72.167%))
  Logic Levels:           16  (CARRY4=4 LUT3=2 LUT4=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.740ns = ( 19.999 - 21.739 ) 
    Source Clock Delay      (SCD):    -1.685ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.253     1.253    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.889    -3.647    ifetch/clk_out1
    SLICE_X66Y71         LUT4 (Prop_lut4_I3_O)        0.116    -3.531 r  ifetch/imem_i_1/O
                         net (fo=32, routed)          1.846    -1.685    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.658     0.973 r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.421     2.394    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[3]
    SLICE_X62Y49         LUT6 (Prop_lut6_I1_O)        0.124     2.518 r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=261, routed)         2.130     4.648    decoder/douta[3]
    SLICE_X29Y62         LUT6 (Prop_lut6_I2_O)        0.124     4.772 r  decoder/ram_i_457/O
                         net (fo=1, routed)           0.000     4.772    decoder/ram_i_457_n_0
    SLICE_X29Y62         MUXF7 (Prop_muxf7_I1_O)      0.245     5.017 r  decoder/ram_i_206/O
                         net (fo=1, routed)           0.833     5.850    decoder/ram_i_206_n_0
    SLICE_X30Y63         LUT6 (Prop_lut6_I1_O)        0.298     6.148 r  decoder/ram_i_82/O
                         net (fo=3, routed)           0.753     6.901    ifetch/register_reg[27][17][1]
    SLICE_X43Y64         LUT4 (Prop_lut4_I3_O)        0.124     7.025 r  ifetch/register[11][1]_i_18/O
                         net (fo=31, routed)          0.645     7.670    ifetch/register_reg[11][1]_0
    SLICE_X46Y63         LUT4 (Prop_lut4_I2_O)        0.124     7.794 r  ifetch/register[11][3]_i_29/O
                         net (fo=1, routed)           0.568     8.362    ifetch/register[11][3]_i_29_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.760 r  ifetch/register_reg[11][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.760    ifetch/register_reg[11][3]_i_23_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.874 r  ifetch/register_reg[11][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.874    ifetch/register_reg[11][7]_i_23_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.988 r  ifetch/PC_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000     8.988    ifetch/PC_reg[31]_i_34_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.210 r  ifetch/register_reg[11][18]_i_25/O[0]
                         net (fo=2, routed)           0.514     9.725    ifetch/alu/data2[12]
    SLICE_X46Y65         LUT3 (Prop_lut3_I0_O)        0.299    10.024 r  ifetch/register[11][12]_i_29/O
                         net (fo=1, routed)           0.670    10.694    ifetch/register[11][12]_i_29_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I5_O)        0.124    10.818 r  ifetch/register[11][12]_i_26/O
                         net (fo=1, routed)           0.452    11.270    ifetch/register[11][12]_i_26_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I1_O)        0.124    11.394 f  ifetch/register[11][12]_i_17/O
                         net (fo=2, routed)           0.821    12.215    ifetch/register[11][12]_i_17_n_0
    SLICE_X44Y66         LUT3 (Prop_lut3_I2_O)        0.150    12.365 f  ifetch/register[11][12]_i_8/O
                         net (fo=2, routed)           0.607    12.972    ifetch/register[11][12]_i_8_n_0
    SLICE_X44Y63         LUT6 (Prop_lut6_I5_O)        0.332    13.304 r  ifetch/register[11][12]_i_3/O
                         net (fo=4, routed)           1.498    14.802    ifetch/ALU_Result[12]
    SLICE_X62Y68         LUT4 (Prop_lut4_I3_O)        0.124    14.926 r  ifetch/ram_i_6/O
                         net (fo=15, routed)          3.861    18.787    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y16         RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.181    22.920    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    15.066 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.691    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.782 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.851    18.633    dataRAM/CLK
    SLICE_X66Y75         LUT4 (Prop_lut4_I3_O)        0.121    18.754 r  dataRAM/ram_i_1/O
                         net (fo=32, routed)          1.245    19.999    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.579    19.420    
                         clock uncertainty           -0.175    19.246    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.402    18.844    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.844    
                         arrival time                         -18.787    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.449ns  (logic 5.698ns (27.865%)  route 14.751ns (72.135%))
  Logic Levels:           16  (CARRY4=4 LUT3=2 LUT4=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.752ns = ( 19.987 - 21.739 ) 
    Source Clock Delay      (SCD):    -1.685ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.253     1.253    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.889    -3.647    ifetch/clk_out1
    SLICE_X66Y71         LUT4 (Prop_lut4_I3_O)        0.116    -3.531 r  ifetch/imem_i_1/O
                         net (fo=32, routed)          1.846    -1.685    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.658     0.973 r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.421     2.394    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[3]
    SLICE_X62Y49         LUT6 (Prop_lut6_I1_O)        0.124     2.518 r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=261, routed)         2.130     4.648    decoder/douta[3]
    SLICE_X29Y62         LUT6 (Prop_lut6_I2_O)        0.124     4.772 r  decoder/ram_i_457/O
                         net (fo=1, routed)           0.000     4.772    decoder/ram_i_457_n_0
    SLICE_X29Y62         MUXF7 (Prop_muxf7_I1_O)      0.245     5.017 r  decoder/ram_i_206/O
                         net (fo=1, routed)           0.833     5.850    decoder/ram_i_206_n_0
    SLICE_X30Y63         LUT6 (Prop_lut6_I1_O)        0.298     6.148 r  decoder/ram_i_82/O
                         net (fo=3, routed)           0.753     6.901    ifetch/register_reg[27][17][1]
    SLICE_X43Y64         LUT4 (Prop_lut4_I3_O)        0.124     7.025 r  ifetch/register[11][1]_i_18/O
                         net (fo=31, routed)          0.645     7.670    ifetch/register_reg[11][1]_0
    SLICE_X46Y63         LUT4 (Prop_lut4_I2_O)        0.124     7.794 r  ifetch/register[11][3]_i_29/O
                         net (fo=1, routed)           0.568     8.362    ifetch/register[11][3]_i_29_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.760 r  ifetch/register_reg[11][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.760    ifetch/register_reg[11][3]_i_23_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.874 r  ifetch/register_reg[11][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.874    ifetch/register_reg[11][7]_i_23_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.988 r  ifetch/PC_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000     8.988    ifetch/PC_reg[31]_i_34_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.210 r  ifetch/register_reg[11][18]_i_25/O[0]
                         net (fo=2, routed)           0.514     9.725    ifetch/alu/data2[12]
    SLICE_X46Y65         LUT3 (Prop_lut3_I0_O)        0.299    10.024 r  ifetch/register[11][12]_i_29/O
                         net (fo=1, routed)           0.670    10.694    ifetch/register[11][12]_i_29_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I5_O)        0.124    10.818 r  ifetch/register[11][12]_i_26/O
                         net (fo=1, routed)           0.452    11.270    ifetch/register[11][12]_i_26_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I1_O)        0.124    11.394 f  ifetch/register[11][12]_i_17/O
                         net (fo=2, routed)           0.821    12.215    ifetch/register[11][12]_i_17_n_0
    SLICE_X44Y66         LUT3 (Prop_lut3_I2_O)        0.150    12.365 f  ifetch/register[11][12]_i_8/O
                         net (fo=2, routed)           0.607    12.972    ifetch/register[11][12]_i_8_n_0
    SLICE_X44Y63         LUT6 (Prop_lut6_I5_O)        0.332    13.304 r  ifetch/register[11][12]_i_3/O
                         net (fo=4, routed)           1.498    14.802    ifetch/ALU_Result[12]
    SLICE_X62Y68         LUT4 (Prop_lut4_I3_O)        0.124    14.926 r  ifetch/ram_i_6/O
                         net (fo=15, routed)          3.837    18.763    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[10]
    RAMB36_X3Y16         RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.181    22.920    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    15.066 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.691    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.782 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.851    18.633    dataRAM/CLK
    SLICE_X66Y75         LUT4 (Prop_lut4_I3_O)        0.121    18.754 r  dataRAM/ram_i_1/O
                         net (fo=32, routed)          1.233    19.987    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.579    19.408    
                         clock uncertainty           -0.175    19.234    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.402    18.832    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.832    
                         arrival time                         -18.763    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.307ns  (logic 5.698ns (28.059%)  route 14.609ns (71.941%))
  Logic Levels:           16  (CARRY4=4 LUT3=2 LUT4=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.854ns = ( 19.885 - 21.739 ) 
    Source Clock Delay      (SCD):    -1.685ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.253     1.253    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.889    -3.647    ifetch/clk_out1
    SLICE_X66Y71         LUT4 (Prop_lut4_I3_O)        0.116    -3.531 r  ifetch/imem_i_1/O
                         net (fo=32, routed)          1.846    -1.685    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.658     0.973 r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.421     2.394    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[3]
    SLICE_X62Y49         LUT6 (Prop_lut6_I1_O)        0.124     2.518 r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=261, routed)         2.130     4.648    decoder/douta[3]
    SLICE_X29Y62         LUT6 (Prop_lut6_I2_O)        0.124     4.772 r  decoder/ram_i_457/O
                         net (fo=1, routed)           0.000     4.772    decoder/ram_i_457_n_0
    SLICE_X29Y62         MUXF7 (Prop_muxf7_I1_O)      0.245     5.017 r  decoder/ram_i_206/O
                         net (fo=1, routed)           0.833     5.850    decoder/ram_i_206_n_0
    SLICE_X30Y63         LUT6 (Prop_lut6_I1_O)        0.298     6.148 r  decoder/ram_i_82/O
                         net (fo=3, routed)           0.753     6.901    ifetch/register_reg[27][17][1]
    SLICE_X43Y64         LUT4 (Prop_lut4_I3_O)        0.124     7.025 r  ifetch/register[11][1]_i_18/O
                         net (fo=31, routed)          0.645     7.670    ifetch/register_reg[11][1]_0
    SLICE_X46Y63         LUT4 (Prop_lut4_I2_O)        0.124     7.794 r  ifetch/register[11][3]_i_29/O
                         net (fo=1, routed)           0.568     8.362    ifetch/register[11][3]_i_29_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.760 r  ifetch/register_reg[11][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.760    ifetch/register_reg[11][3]_i_23_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.874 r  ifetch/register_reg[11][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.874    ifetch/register_reg[11][7]_i_23_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.988 r  ifetch/PC_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000     8.988    ifetch/PC_reg[31]_i_34_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.210 r  ifetch/register_reg[11][18]_i_25/O[0]
                         net (fo=2, routed)           0.514     9.725    ifetch/alu/data2[12]
    SLICE_X46Y65         LUT3 (Prop_lut3_I0_O)        0.299    10.024 r  ifetch/register[11][12]_i_29/O
                         net (fo=1, routed)           0.670    10.694    ifetch/register[11][12]_i_29_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I5_O)        0.124    10.818 r  ifetch/register[11][12]_i_26/O
                         net (fo=1, routed)           0.452    11.270    ifetch/register[11][12]_i_26_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I1_O)        0.124    11.394 f  ifetch/register[11][12]_i_17/O
                         net (fo=2, routed)           0.821    12.215    ifetch/register[11][12]_i_17_n_0
    SLICE_X44Y66         LUT3 (Prop_lut3_I2_O)        0.150    12.365 f  ifetch/register[11][12]_i_8/O
                         net (fo=2, routed)           0.607    12.972    ifetch/register[11][12]_i_8_n_0
    SLICE_X44Y63         LUT6 (Prop_lut6_I5_O)        0.332    13.304 r  ifetch/register[11][12]_i_3/O
                         net (fo=4, routed)           1.498    14.802    ifetch/ALU_Result[12]
    SLICE_X62Y68         LUT4 (Prop_lut4_I3_O)        0.124    14.926 r  ifetch/ram_i_6/O
                         net (fo=15, routed)          3.696    18.622    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y13         RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.181    22.920    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    15.066 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.691    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.782 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.851    18.633    dataRAM/CLK
    SLICE_X66Y75         LUT4 (Prop_lut4_I3_O)        0.121    18.754 r  dataRAM/ram_i_1/O
                         net (fo=32, routed)          1.131    19.885    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.579    19.306    
                         clock uncertainty           -0.175    19.132    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.402    18.730    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.730    
                         arrival time                         -18.622    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.042ns  (logic 5.698ns (28.430%)  route 14.344ns (71.570%))
  Logic Levels:           16  (CARRY4=4 LUT3=2 LUT4=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 19.660 - 21.739 ) 
    Source Clock Delay      (SCD):    -1.685ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.253     1.253    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.889    -3.647    ifetch/clk_out1
    SLICE_X66Y71         LUT4 (Prop_lut4_I3_O)        0.116    -3.531 r  ifetch/imem_i_1/O
                         net (fo=32, routed)          1.846    -1.685    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.658     0.973 r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.421     2.394    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[3]
    SLICE_X62Y49         LUT6 (Prop_lut6_I1_O)        0.124     2.518 r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=261, routed)         2.130     4.648    decoder/douta[3]
    SLICE_X29Y62         LUT6 (Prop_lut6_I2_O)        0.124     4.772 r  decoder/ram_i_457/O
                         net (fo=1, routed)           0.000     4.772    decoder/ram_i_457_n_0
    SLICE_X29Y62         MUXF7 (Prop_muxf7_I1_O)      0.245     5.017 r  decoder/ram_i_206/O
                         net (fo=1, routed)           0.833     5.850    decoder/ram_i_206_n_0
    SLICE_X30Y63         LUT6 (Prop_lut6_I1_O)        0.298     6.148 r  decoder/ram_i_82/O
                         net (fo=3, routed)           0.753     6.901    ifetch/register_reg[27][17][1]
    SLICE_X43Y64         LUT4 (Prop_lut4_I3_O)        0.124     7.025 r  ifetch/register[11][1]_i_18/O
                         net (fo=31, routed)          0.645     7.670    ifetch/register_reg[11][1]_0
    SLICE_X46Y63         LUT4 (Prop_lut4_I2_O)        0.124     7.794 r  ifetch/register[11][3]_i_29/O
                         net (fo=1, routed)           0.568     8.362    ifetch/register[11][3]_i_29_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.760 r  ifetch/register_reg[11][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.760    ifetch/register_reg[11][3]_i_23_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.874 r  ifetch/register_reg[11][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.874    ifetch/register_reg[11][7]_i_23_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.988 r  ifetch/PC_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000     8.988    ifetch/PC_reg[31]_i_34_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.210 r  ifetch/register_reg[11][18]_i_25/O[0]
                         net (fo=2, routed)           0.514     9.725    ifetch/alu/data2[12]
    SLICE_X46Y65         LUT3 (Prop_lut3_I0_O)        0.299    10.024 r  ifetch/register[11][12]_i_29/O
                         net (fo=1, routed)           0.670    10.694    ifetch/register[11][12]_i_29_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I5_O)        0.124    10.818 r  ifetch/register[11][12]_i_26/O
                         net (fo=1, routed)           0.452    11.270    ifetch/register[11][12]_i_26_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I1_O)        0.124    11.394 f  ifetch/register[11][12]_i_17/O
                         net (fo=2, routed)           0.821    12.215    ifetch/register[11][12]_i_17_n_0
    SLICE_X44Y66         LUT3 (Prop_lut3_I2_O)        0.150    12.365 f  ifetch/register[11][12]_i_8/O
                         net (fo=2, routed)           0.607    12.972    ifetch/register[11][12]_i_8_n_0
    SLICE_X44Y63         LUT6 (Prop_lut6_I5_O)        0.332    13.304 r  ifetch/register[11][12]_i_3/O
                         net (fo=4, routed)           1.498    14.802    ifetch/ALU_Result[12]
    SLICE_X62Y68         LUT4 (Prop_lut4_I3_O)        0.124    14.926 r  ifetch/ram_i_6/O
                         net (fo=15, routed)          3.431    18.357    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y15         RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.181    22.920    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    15.066 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.691    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.782 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.851    18.633    dataRAM/CLK
    SLICE_X66Y75         LUT4 (Prop_lut4_I3_O)        0.121    18.754 r  dataRAM/ram_i_1/O
                         net (fo=32, routed)          0.906    19.660    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.579    19.081    
                         clock uncertainty           -0.175    18.906    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.402    18.504    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.504    
                         arrival time                         -18.357    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.171ns  (required time - arrival time)
  Source:                 ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.538ns  (logic 5.598ns (27.256%)  route 14.940ns (72.744%))
  Logic Levels:           15  (CARRY4=3 LUT3=2 LUT4=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 20.180 - 21.739 ) 
    Source Clock Delay      (SCD):    -1.685ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.253     1.253    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.889    -3.647    ifetch/clk_out1
    SLICE_X66Y71         LUT4 (Prop_lut4_I3_O)        0.116    -3.531 r  ifetch/imem_i_1/O
                         net (fo=32, routed)          1.846    -1.685    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.658     0.973 r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.421     2.394    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[3]
    SLICE_X62Y49         LUT6 (Prop_lut6_I1_O)        0.124     2.518 r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=261, routed)         2.130     4.648    decoder/douta[3]
    SLICE_X29Y62         LUT6 (Prop_lut6_I2_O)        0.124     4.772 r  decoder/ram_i_457/O
                         net (fo=1, routed)           0.000     4.772    decoder/ram_i_457_n_0
    SLICE_X29Y62         MUXF7 (Prop_muxf7_I1_O)      0.245     5.017 r  decoder/ram_i_206/O
                         net (fo=1, routed)           0.833     5.850    decoder/ram_i_206_n_0
    SLICE_X30Y63         LUT6 (Prop_lut6_I1_O)        0.298     6.148 r  decoder/ram_i_82/O
                         net (fo=3, routed)           0.753     6.901    ifetch/register_reg[27][17][1]
    SLICE_X43Y64         LUT4 (Prop_lut4_I3_O)        0.124     7.025 r  ifetch/register[11][1]_i_18/O
                         net (fo=31, routed)          0.645     7.670    ifetch/register_reg[11][1]_0
    SLICE_X46Y63         LUT4 (Prop_lut4_I2_O)        0.124     7.794 r  ifetch/register[11][3]_i_29/O
                         net (fo=1, routed)           0.568     8.362    ifetch/register[11][3]_i_29_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.760 r  ifetch/register_reg[11][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.760    ifetch/register_reg[11][3]_i_23_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.874 r  ifetch/register_reg[11][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.874    ifetch/register_reg[11][7]_i_23_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.113 r  ifetch/PC_reg[31]_i_34/O[2]
                         net (fo=2, routed)           0.326     9.439    ifetch/alu/data2[10]
    SLICE_X46Y64         LUT3 (Prop_lut3_I0_O)        0.302     9.741 r  ifetch/PC[31]_i_63/O
                         net (fo=1, routed)           0.638    10.379    ifetch/PC[31]_i_63_n_0
    SLICE_X46Y64         LUT6 (Prop_lut6_I5_O)        0.124    10.503 r  ifetch/PC[31]_i_38/O
                         net (fo=1, routed)           0.452    10.955    ifetch/PC[31]_i_38_n_0
    SLICE_X46Y64         LUT6 (Prop_lut6_I1_O)        0.124    11.079 f  ifetch/PC[31]_i_22/O
                         net (fo=2, routed)           1.086    12.165    ifetch/PC[31]_i_22_n_0
    SLICE_X44Y71         LUT3 (Prop_lut3_I2_O)        0.150    12.315 f  ifetch/register[11][10]_i_8/O
                         net (fo=2, routed)           0.726    13.042    ifetch/register[11][10]_i_8_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I5_O)        0.326    13.368 r  ifetch/register[11][10]_i_3/O
                         net (fo=4, routed)           1.414    14.782    ifetch/ALU_Result[10]
    SLICE_X68Y67         LUT4 (Prop_lut4_I3_O)        0.124    14.906 r  ifetch/ram_i_8/O
                         net (fo=15, routed)          3.948    18.853    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y18         RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.181    22.920    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    15.066 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.691    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.782 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.851    18.633    dataRAM/CLK
    SLICE_X66Y75         LUT4 (Prop_lut4_I3_O)        0.121    18.754 r  dataRAM/ram_i_1/O
                         net (fo=32, routed)          1.426    20.180    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.579    19.601    
                         clock uncertainty           -0.175    19.426    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.402    19.024    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.024    
                         arrival time                         -18.853    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.202ns  (required time - arrival time)
  Source:                 ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.315ns  (logic 4.907ns (24.155%)  route 15.408ns (75.845%))
  Logic Levels:           12  (LUT3=1 LUT4=2 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.752ns = ( 19.987 - 21.739 ) 
    Source Clock Delay      (SCD):    -1.685ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.253     1.253    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.889    -3.647    ifetch/clk_out1
    SLICE_X66Y71         LUT4 (Prop_lut4_I3_O)        0.116    -3.531 r  ifetch/imem_i_1/O
                         net (fo=32, routed)          1.846    -1.685    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.658     0.973 r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.421     2.394    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[3]
    SLICE_X62Y49         LUT6 (Prop_lut6_I1_O)        0.124     2.518 r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=261, routed)         2.055     4.573    decoder/douta[3]
    SLICE_X28Y69         LUT6 (Prop_lut6_I2_O)        0.124     4.697 r  decoder/ram_i_369/O
                         net (fo=1, routed)           0.000     4.697    decoder/ram_i_369_n_0
    SLICE_X28Y69         MUXF7 (Prop_muxf7_I1_O)      0.245     4.942 r  decoder/ram_i_162/O
                         net (fo=1, routed)           0.715     5.658    decoder/ram_i_162_n_0
    SLICE_X33Y69         LUT6 (Prop_lut6_I1_O)        0.298     5.956 r  decoder/ram_i_71/O
                         net (fo=3, routed)           0.646     6.602    ifetch/register_reg[27][17][12]
    SLICE_X43Y67         LUT4 (Prop_lut4_I3_O)        0.124     6.726 r  ifetch/register[11][12]_i_16/O
                         net (fo=20, routed)          1.502     8.228    ifetch/register_reg[11][12]
    SLICE_X33Y60         LUT5 (Prop_lut5_I2_O)        0.152     8.380 r  ifetch/register[11][12]_i_23/O
                         net (fo=6, routed)           0.707     9.087    ifetch/register[11][12]_i_23_n_0
    SLICE_X33Y59         LUT6 (Prop_lut6_I3_O)        0.326     9.413 r  ifetch/register[11][8]_i_18/O
                         net (fo=3, routed)           0.885    10.298    ifetch/register[11][8]_i_18_n_0
    SLICE_X32Y59         LUT3 (Prop_lut3_I2_O)        0.152    10.450 r  ifetch/register[11][8]_i_19/O
                         net (fo=2, routed)           0.739    11.190    ifetch/register[11][8]_i_19_n_0
    SLICE_X41Y59         LUT5 (Prop_lut5_I1_O)        0.332    11.522 r  ifetch/register[11][7]_i_11/O
                         net (fo=2, routed)           0.935    12.457    ifetch/register[11][7]_i_11_n_0
    SLICE_X43Y61         LUT6 (Prop_lut6_I0_O)        0.124    12.581 r  ifetch/register[11][7]_i_5/O
                         net (fo=1, routed)           0.774    13.355    ifetch/register[11][7]_i_5_n_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I2_O)        0.124    13.479 r  ifetch/register[11][7]_i_3/O
                         net (fo=5, routed)           1.221    14.700    ifetch/ALU_Result[7]
    SLICE_X68Y67         LUT4 (Prop_lut4_I3_O)        0.124    14.824 r  ifetch/ram_i_11/O
                         net (fo=15, routed)          3.806    18.630    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[5]
    RAMB36_X3Y16         RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.181    22.920    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    15.066 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.691    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.782 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.851    18.633    dataRAM/CLK
    SLICE_X66Y75         LUT4 (Prop_lut4_I3_O)        0.121    18.754 r  dataRAM/ram_i_1/O
                         net (fo=32, routed)          1.233    19.987    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.579    19.408    
                         clock uncertainty           -0.175    19.234    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.402    18.832    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.832    
                         arrival time                         -18.630    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.337ns  (logic 4.907ns (24.128%)  route 15.430ns (75.872%))
  Logic Levels:           12  (LUT3=1 LUT4=2 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.718ns = ( 20.021 - 21.739 ) 
    Source Clock Delay      (SCD):    -1.685ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.253     1.253    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.889    -3.647    ifetch/clk_out1
    SLICE_X66Y71         LUT4 (Prop_lut4_I3_O)        0.116    -3.531 r  ifetch/imem_i_1/O
                         net (fo=32, routed)          1.846    -1.685    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.658     0.973 r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.421     2.394    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[3]
    SLICE_X62Y49         LUT6 (Prop_lut6_I1_O)        0.124     2.518 r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=261, routed)         2.055     4.573    decoder/douta[3]
    SLICE_X28Y69         LUT6 (Prop_lut6_I2_O)        0.124     4.697 r  decoder/ram_i_369/O
                         net (fo=1, routed)           0.000     4.697    decoder/ram_i_369_n_0
    SLICE_X28Y69         MUXF7 (Prop_muxf7_I1_O)      0.245     4.942 r  decoder/ram_i_162/O
                         net (fo=1, routed)           0.715     5.658    decoder/ram_i_162_n_0
    SLICE_X33Y69         LUT6 (Prop_lut6_I1_O)        0.298     5.956 r  decoder/ram_i_71/O
                         net (fo=3, routed)           0.646     6.602    ifetch/register_reg[27][17][12]
    SLICE_X43Y67         LUT4 (Prop_lut4_I3_O)        0.124     6.726 r  ifetch/register[11][12]_i_16/O
                         net (fo=20, routed)          1.502     8.228    ifetch/register_reg[11][12]
    SLICE_X33Y60         LUT5 (Prop_lut5_I2_O)        0.152     8.380 r  ifetch/register[11][12]_i_23/O
                         net (fo=6, routed)           0.707     9.087    ifetch/register[11][12]_i_23_n_0
    SLICE_X33Y59         LUT6 (Prop_lut6_I3_O)        0.326     9.413 r  ifetch/register[11][8]_i_18/O
                         net (fo=3, routed)           0.885    10.298    ifetch/register[11][8]_i_18_n_0
    SLICE_X32Y59         LUT3 (Prop_lut3_I2_O)        0.152    10.450 r  ifetch/register[11][8]_i_19/O
                         net (fo=2, routed)           0.739    11.190    ifetch/register[11][8]_i_19_n_0
    SLICE_X41Y59         LUT5 (Prop_lut5_I1_O)        0.332    11.522 r  ifetch/register[11][7]_i_11/O
                         net (fo=2, routed)           0.935    12.457    ifetch/register[11][7]_i_11_n_0
    SLICE_X43Y61         LUT6 (Prop_lut6_I0_O)        0.124    12.581 r  ifetch/register[11][7]_i_5/O
                         net (fo=1, routed)           0.774    13.355    ifetch/register[11][7]_i_5_n_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I2_O)        0.124    13.479 r  ifetch/register[11][7]_i_3/O
                         net (fo=5, routed)           1.221    14.700    ifetch/ALU_Result[7]
    SLICE_X68Y67         LUT4 (Prop_lut4_I3_O)        0.124    14.824 r  ifetch/ram_i_11/O
                         net (fo=15, routed)          3.828    18.652    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[5]
    RAMB36_X3Y15         RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.181    22.920    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    15.066 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.691    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.782 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.851    18.633    dataRAM/CLK
    SLICE_X66Y75         LUT4 (Prop_lut4_I3_O)        0.121    18.754 r  dataRAM/ram_i_1/O
                         net (fo=32, routed)          1.268    20.021    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.579    19.443    
                         clock uncertainty           -0.175    19.268    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.402    18.866    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.866    
                         arrival time                         -18.652    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.472ns  (logic 5.698ns (27.832%)  route 14.774ns (72.167%))
  Logic Levels:           16  (CARRY4=4 LUT3=2 LUT4=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 20.180 - 21.739 ) 
    Source Clock Delay      (SCD):    -1.685ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.253     1.253    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.889    -3.647    ifetch/clk_out1
    SLICE_X66Y71         LUT4 (Prop_lut4_I3_O)        0.116    -3.531 r  ifetch/imem_i_1/O
                         net (fo=32, routed)          1.846    -1.685    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.658     0.973 r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.421     2.394    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[3]
    SLICE_X62Y49         LUT6 (Prop_lut6_I1_O)        0.124     2.518 r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=261, routed)         2.130     4.648    decoder/douta[3]
    SLICE_X29Y62         LUT6 (Prop_lut6_I2_O)        0.124     4.772 r  decoder/ram_i_457/O
                         net (fo=1, routed)           0.000     4.772    decoder/ram_i_457_n_0
    SLICE_X29Y62         MUXF7 (Prop_muxf7_I1_O)      0.245     5.017 r  decoder/ram_i_206/O
                         net (fo=1, routed)           0.833     5.850    decoder/ram_i_206_n_0
    SLICE_X30Y63         LUT6 (Prop_lut6_I1_O)        0.298     6.148 r  decoder/ram_i_82/O
                         net (fo=3, routed)           0.753     6.901    ifetch/register_reg[27][17][1]
    SLICE_X43Y64         LUT4 (Prop_lut4_I3_O)        0.124     7.025 r  ifetch/register[11][1]_i_18/O
                         net (fo=31, routed)          0.645     7.670    ifetch/register_reg[11][1]_0
    SLICE_X46Y63         LUT4 (Prop_lut4_I2_O)        0.124     7.794 r  ifetch/register[11][3]_i_29/O
                         net (fo=1, routed)           0.568     8.362    ifetch/register[11][3]_i_29_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.760 r  ifetch/register_reg[11][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.760    ifetch/register_reg[11][3]_i_23_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.874 r  ifetch/register_reg[11][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.874    ifetch/register_reg[11][7]_i_23_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.988 r  ifetch/PC_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000     8.988    ifetch/PC_reg[31]_i_34_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.210 r  ifetch/register_reg[11][18]_i_25/O[0]
                         net (fo=2, routed)           0.514     9.725    ifetch/alu/data2[12]
    SLICE_X46Y65         LUT3 (Prop_lut3_I0_O)        0.299    10.024 r  ifetch/register[11][12]_i_29/O
                         net (fo=1, routed)           0.670    10.694    ifetch/register[11][12]_i_29_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I5_O)        0.124    10.818 r  ifetch/register[11][12]_i_26/O
                         net (fo=1, routed)           0.452    11.270    ifetch/register[11][12]_i_26_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I1_O)        0.124    11.394 f  ifetch/register[11][12]_i_17/O
                         net (fo=2, routed)           0.821    12.215    ifetch/register[11][12]_i_17_n_0
    SLICE_X44Y66         LUT3 (Prop_lut3_I2_O)        0.150    12.365 f  ifetch/register[11][12]_i_8/O
                         net (fo=2, routed)           0.607    12.972    ifetch/register[11][12]_i_8_n_0
    SLICE_X44Y63         LUT6 (Prop_lut6_I5_O)        0.332    13.304 r  ifetch/register[11][12]_i_3/O
                         net (fo=4, routed)           1.498    14.802    ifetch/ALU_Result[12]
    SLICE_X62Y68         LUT4 (Prop_lut4_I3_O)        0.124    14.926 r  ifetch/ram_i_6/O
                         net (fo=15, routed)          3.861    18.787    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y18         RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.181    22.920    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    15.066 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.691    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.782 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.851    18.633    dataRAM/CLK
    SLICE_X66Y75         LUT4 (Prop_lut4_I3_O)        0.121    18.754 r  dataRAM/ram_i_1/O
                         net (fo=32, routed)          1.426    20.180    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.579    19.601    
                         clock uncertainty           -0.175    19.426    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.402    19.024    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.024    
                         arrival time                         -18.787    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.948ns  (logic 5.698ns (28.565%)  route 14.250ns (71.435%))
  Logic Levels:           16  (CARRY4=4 LUT3=2 LUT4=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 19.666 - 21.739 ) 
    Source Clock Delay      (SCD):    -1.685ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.253     1.253    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.889    -3.647    ifetch/clk_out1
    SLICE_X66Y71         LUT4 (Prop_lut4_I3_O)        0.116    -3.531 r  ifetch/imem_i_1/O
                         net (fo=32, routed)          1.846    -1.685    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.658     0.973 r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.421     2.394    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[3]
    SLICE_X62Y49         LUT6 (Prop_lut6_I1_O)        0.124     2.518 r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=261, routed)         2.130     4.648    decoder/douta[3]
    SLICE_X29Y62         LUT6 (Prop_lut6_I2_O)        0.124     4.772 r  decoder/ram_i_457/O
                         net (fo=1, routed)           0.000     4.772    decoder/ram_i_457_n_0
    SLICE_X29Y62         MUXF7 (Prop_muxf7_I1_O)      0.245     5.017 r  decoder/ram_i_206/O
                         net (fo=1, routed)           0.833     5.850    decoder/ram_i_206_n_0
    SLICE_X30Y63         LUT6 (Prop_lut6_I1_O)        0.298     6.148 r  decoder/ram_i_82/O
                         net (fo=3, routed)           0.753     6.901    ifetch/register_reg[27][17][1]
    SLICE_X43Y64         LUT4 (Prop_lut4_I3_O)        0.124     7.025 r  ifetch/register[11][1]_i_18/O
                         net (fo=31, routed)          0.645     7.670    ifetch/register_reg[11][1]_0
    SLICE_X46Y63         LUT4 (Prop_lut4_I2_O)        0.124     7.794 r  ifetch/register[11][3]_i_29/O
                         net (fo=1, routed)           0.568     8.362    ifetch/register[11][3]_i_29_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.760 r  ifetch/register_reg[11][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.760    ifetch/register_reg[11][3]_i_23_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.874 r  ifetch/register_reg[11][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.874    ifetch/register_reg[11][7]_i_23_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.988 r  ifetch/PC_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000     8.988    ifetch/PC_reg[31]_i_34_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.210 r  ifetch/register_reg[11][18]_i_25/O[0]
                         net (fo=2, routed)           0.514     9.725    ifetch/alu/data2[12]
    SLICE_X46Y65         LUT3 (Prop_lut3_I0_O)        0.299    10.024 r  ifetch/register[11][12]_i_29/O
                         net (fo=1, routed)           0.670    10.694    ifetch/register[11][12]_i_29_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I5_O)        0.124    10.818 r  ifetch/register[11][12]_i_26/O
                         net (fo=1, routed)           0.452    11.270    ifetch/register[11][12]_i_26_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I1_O)        0.124    11.394 f  ifetch/register[11][12]_i_17/O
                         net (fo=2, routed)           0.821    12.215    ifetch/register[11][12]_i_17_n_0
    SLICE_X44Y66         LUT3 (Prop_lut3_I2_O)        0.150    12.365 f  ifetch/register[11][12]_i_8/O
                         net (fo=2, routed)           0.607    12.972    ifetch/register[11][12]_i_8_n_0
    SLICE_X44Y63         LUT6 (Prop_lut6_I5_O)        0.332    13.304 r  ifetch/register[11][12]_i_3/O
                         net (fo=4, routed)           1.498    14.802    ifetch/ALU_Result[12]
    SLICE_X62Y68         LUT4 (Prop_lut4_I3_O)        0.124    14.926 r  ifetch/ram_i_6/O
                         net (fo=15, routed)          3.337    18.263    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y14         RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.181    22.920    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    15.066 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    16.691    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.782 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.851    18.633    dataRAM/CLK
    SLICE_X66Y75         LUT4 (Prop_lut4_I3_O)        0.121    18.754 r  dataRAM/ram_i_1/O
                         net (fo=32, routed)          0.912    19.666    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.579    19.087    
                         clock uncertainty           -0.175    18.913    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.402    18.511    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.511    
                         arrival time                         -18.263    
  -------------------------------------------------------------------
                         slack                                  0.248    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            ifetch/link_addr_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.407ns  (logic 0.254ns (62.483%)  route 0.153ns (37.516%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 20.970 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.809ns = ( 20.930 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.440    22.179    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    19.841 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.351    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.377 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.554    20.930    ifetch/clk_out1
    SLICE_X52Y69         FDRE                                         r  ifetch/PC_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69         FDRE (Prop_fdre_C_Q)         0.146    21.076 r  ifetch/PC_reg[16]/Q
                         net (fo=1, routed)           0.153    21.229    ifetch/PC_reg_n_0_[16]
    SLICE_X51Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    21.337 r  ifetch/branch_base_addr_carry__2/O[3]
                         net (fo=3, routed)           0.000    21.337    ifetch/branch_base_addr[16]
    SLICE_X51Y69         FDRE                                         r  ifetch/link_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.481    22.220    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    19.563 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.119    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.148 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.823    20.970    ifetch/clk_out1
    SLICE_X51Y69         FDRE                                         r  ifetch/link_addr_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.224    21.194    
    SLICE_X51Y69         FDRE (Hold_fdre_C_D)         0.109    21.303    ifetch/link_addr_reg[16]
  -------------------------------------------------------------------
                         required time                        -21.303    
                         arrival time                          21.337    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            ifetch/link_addr_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.418ns  (logic 0.257ns (61.419%)  route 0.161ns (38.581%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 20.970 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.809ns = ( 20.930 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.440    22.179    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    19.841 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.351    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.377 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.554    20.930    ifetch/clk_out1
    SLICE_X52Y69         FDRE                                         r  ifetch/PC_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69         FDRE (Prop_fdre_C_Q)         0.146    21.076 r  ifetch/PC_reg[15]/Q
                         net (fo=2, routed)           0.161    21.238    ifetch/p_0_in[13]
    SLICE_X51Y69         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    21.349 r  ifetch/branch_base_addr_carry__2/O[2]
                         net (fo=3, routed)           0.000    21.349    ifetch/branch_base_addr[15]
    SLICE_X51Y69         FDRE                                         r  ifetch/link_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.481    22.220    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    19.563 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.119    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.148 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.823    20.970    ifetch/clk_out1
    SLICE_X51Y69         FDRE                                         r  ifetch/link_addr_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.224    21.194    
    SLICE_X51Y69         FDRE (Hold_fdre_C_D)         0.109    21.303    ifetch/link_addr_reg[15]
  -------------------------------------------------------------------
                         required time                        -21.303    
                         arrival time                          21.349    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            ifetch/link_addr_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.418ns  (logic 0.257ns (61.443%)  route 0.161ns (38.557%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 20.972 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.806ns = ( 20.933 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.440    22.179    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    19.841 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.351    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.377 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.557    20.933    ifetch/clk_out1
    SLICE_X52Y66         FDRE                                         r  ifetch/PC_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.146    21.079 r  ifetch/PC_reg[7]/Q
                         net (fo=2, routed)           0.161    21.241    ifetch/p_0_in[5]
    SLICE_X51Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    21.352 r  ifetch/branch_base_addr_carry__0/O[2]
                         net (fo=3, routed)           0.000    21.352    ifetch/branch_base_addr[7]
    SLICE_X51Y67         FDRE                                         r  ifetch/link_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.481    22.220    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    19.563 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.119    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.148 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.825    20.972    ifetch/clk_out1
    SLICE_X51Y67         FDRE                                         r  ifetch/link_addr_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.224    21.196    
    SLICE_X51Y67         FDRE (Hold_fdre_C_D)         0.109    21.305    ifetch/link_addr_reg[7]
  -------------------------------------------------------------------
                         required time                        -21.305    
                         arrival time                          21.352    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            ifetch/link_addr_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.421ns  (logic 0.254ns (60.332%)  route 0.167ns (39.667%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 20.972 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.807ns = ( 20.932 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.440    22.179    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    19.841 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.351    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.377 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.556    20.932    ifetch/clk_out1
    SLICE_X52Y67         FDRE                                         r  ifetch/PC_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         FDRE (Prop_fdre_C_Q)         0.146    21.078 r  ifetch/PC_reg[8]/Q
                         net (fo=2, routed)           0.167    21.245    ifetch/p_0_in[6]
    SLICE_X51Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    21.353 r  ifetch/branch_base_addr_carry__0/O[3]
                         net (fo=3, routed)           0.000    21.353    ifetch/branch_base_addr[8]
    SLICE_X51Y67         FDRE                                         r  ifetch/link_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.481    22.220    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    19.563 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.119    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.148 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.825    20.972    ifetch/clk_out1
    SLICE_X51Y67         FDRE                                         r  ifetch/link_addr_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.224    21.196    
    SLICE_X51Y67         FDRE (Hold_fdre_C_D)         0.109    21.305    ifetch/link_addr_reg[8]
  -------------------------------------------------------------------
                         required time                        -21.305    
                         arrival time                          21.353    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            ifetch/link_addr_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.426ns  (logic 0.261ns (61.234%)  route 0.165ns (38.766%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 20.972 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.807ns = ( 20.932 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.440    22.179    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    19.841 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.351    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.377 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.556    20.932    ifetch/clk_out1
    SLICE_X52Y67         FDRE                                         r  ifetch/PC_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         FDRE (Prop_fdre_C_Q)         0.146    21.078 r  ifetch/PC_reg[5]/Q
                         net (fo=2, routed)           0.165    21.244    ifetch/p_0_in[3]
    SLICE_X51Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    21.359 r  ifetch/branch_base_addr_carry__0/O[0]
                         net (fo=3, routed)           0.000    21.359    ifetch/branch_base_addr[5]
    SLICE_X51Y67         FDRE                                         r  ifetch/link_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.481    22.220    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    19.563 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.119    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.148 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.825    20.972    ifetch/clk_out1
    SLICE_X51Y67         FDRE                                         r  ifetch/link_addr_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.224    21.196    
    SLICE_X51Y67         FDRE (Hold_fdre_C_D)         0.109    21.305    ifetch/link_addr_reg[5]
  -------------------------------------------------------------------
                         required time                        -21.305    
                         arrival time                          21.359    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            ifetch/link_addr_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.429ns  (logic 0.261ns (60.878%)  route 0.168ns (39.122%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 20.970 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.809ns = ( 20.930 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.440    22.179    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    19.841 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.351    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.377 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.554    20.930    ifetch/clk_out1
    SLICE_X52Y69         FDRE                                         r  ifetch/PC_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69         FDRE (Prop_fdre_C_Q)         0.146    21.076 r  ifetch/PC_reg[13]/Q
                         net (fo=2, routed)           0.168    21.244    ifetch/p_0_in[11]
    SLICE_X51Y69         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    21.359 r  ifetch/branch_base_addr_carry__2/O[0]
                         net (fo=3, routed)           0.000    21.359    ifetch/branch_base_addr[13]
    SLICE_X51Y69         FDRE                                         r  ifetch/link_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.481    22.220    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    19.563 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.119    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.148 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.823    20.970    ifetch/clk_out1
    SLICE_X51Y69         FDRE                                         r  ifetch/link_addr_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.224    21.194    
    SLICE_X51Y69         FDRE (Hold_fdre_C_D)         0.109    21.303    ifetch/link_addr_reg[13]
  -------------------------------------------------------------------
                         required time                        -21.303    
                         arrival time                          21.359    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[20]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            ifetch/link_addr_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.433ns  (logic 0.254ns (58.720%)  route 0.179ns (41.279%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns = ( 20.969 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.810ns = ( 20.929 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.440    22.179    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    19.841 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.351    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.377 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.553    20.929    ifetch/clk_out1
    SLICE_X52Y70         FDRE                                         r  ifetch/PC_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y70         FDRE (Prop_fdre_C_Q)         0.146    21.075 r  ifetch/PC_reg[20]/Q
                         net (fo=1, routed)           0.179    21.254    ifetch/PC_reg_n_0_[20]
    SLICE_X51Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    21.362 r  ifetch/branch_base_addr_carry__3/O[3]
                         net (fo=3, routed)           0.000    21.362    ifetch/branch_base_addr[20]
    SLICE_X51Y70         FDRE                                         r  ifetch/link_addr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.481    22.220    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    19.563 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.119    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.148 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.822    20.969    ifetch/clk_out1
    SLICE_X51Y70         FDRE                                         r  ifetch/link_addr_reg[20]/C  (IS_INVERTED)
                         clock pessimism              0.224    21.193    
    SLICE_X51Y70         FDRE (Hold_fdre_C_D)         0.109    21.302    ifetch/link_addr_reg[20]
  -------------------------------------------------------------------
                         required time                        -21.302    
                         arrival time                          21.362    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            ifetch/link_addr_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.462ns  (logic 0.297ns (64.253%)  route 0.165ns (35.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 20.972 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.807ns = ( 20.932 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.440    22.179    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    19.841 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.351    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.377 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.556    20.932    ifetch/clk_out1
    SLICE_X52Y67         FDRE                                         r  ifetch/PC_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         FDRE (Prop_fdre_C_Q)         0.146    21.078 r  ifetch/PC_reg[5]/Q
                         net (fo=2, routed)           0.165    21.244    ifetch/p_0_in[3]
    SLICE_X51Y67         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    21.395 r  ifetch/branch_base_addr_carry__0/O[1]
                         net (fo=3, routed)           0.000    21.395    ifetch/branch_base_addr[6]
    SLICE_X51Y67         FDRE                                         r  ifetch/link_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.481    22.220    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    19.563 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.119    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.148 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.825    20.972    ifetch/clk_out1
    SLICE_X51Y67         FDRE                                         r  ifetch/link_addr_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.224    21.196    
    SLICE_X51Y67         FDRE (Hold_fdre_C_D)         0.109    21.305    ifetch/link_addr_reg[6]
  -------------------------------------------------------------------
                         required time                        -21.305    
                         arrival time                          21.395    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            ifetch/link_addr_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.465ns  (logic 0.297ns (63.909%)  route 0.168ns (36.091%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 20.970 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.809ns = ( 20.930 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.440    22.179    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    19.841 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.351    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.377 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.554    20.930    ifetch/clk_out1
    SLICE_X52Y69         FDRE                                         r  ifetch/PC_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69         FDRE (Prop_fdre_C_Q)         0.146    21.076 r  ifetch/PC_reg[13]/Q
                         net (fo=2, routed)           0.168    21.244    ifetch/p_0_in[11]
    SLICE_X51Y69         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    21.395 r  ifetch/branch_base_addr_carry__2/O[1]
                         net (fo=3, routed)           0.000    21.395    ifetch/branch_base_addr[14]
    SLICE_X51Y69         FDRE                                         r  ifetch/link_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.481    22.220    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    19.563 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.119    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.148 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.823    20.970    ifetch/clk_out1
    SLICE_X51Y69         FDRE                                         r  ifetch/link_addr_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.224    21.194    
    SLICE_X51Y69         FDRE (Hold_fdre_C_D)         0.109    21.303    ifetch/link_addr_reg[14]
  -------------------------------------------------------------------
                         required time                        -21.303    
                         arrival time                          21.395    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            ifetch/link_addr_reg[17]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.513ns  (logic 0.360ns (70.243%)  route 0.153ns (29.757%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns = ( 20.969 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.809ns = ( 20.930 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.440    22.179    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    19.841 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.351    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.377 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.554    20.930    ifetch/clk_out1
    SLICE_X52Y69         FDRE                                         r  ifetch/PC_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69         FDRE (Prop_fdre_C_Q)         0.146    21.076 r  ifetch/PC_reg[16]/Q
                         net (fo=1, routed)           0.153    21.229    ifetch/PC_reg_n_0_[16]
    SLICE_X51Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    21.389 r  ifetch/branch_base_addr_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.389    ifetch/branch_base_addr_carry__2_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    21.443 r  ifetch/branch_base_addr_carry__3/O[0]
                         net (fo=3, routed)           0.000    21.443    ifetch/branch_base_addr[17]
    SLICE_X51Y70         FDRE                                         r  ifetch/link_addr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                  IBUF                         0.000    21.739 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.481    22.220    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    19.563 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.119    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.148 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.822    20.969    ifetch/clk_out1
    SLICE_X51Y70         FDRE                                         r  ifetch/link_addr_reg[17]/C  (IS_INVERTED)
                         clock pessimism              0.224    21.193    
    SLICE_X51Y70         FDRE (Hold_fdre_C_D)         0.109    21.302    ifetch/link_addr_reg[17]
  -------------------------------------------------------------------
                         required time                        -21.302    
                         arrival time                          21.443    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 21.739 }
Period(ns):         43.478
Sources:            { clk/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y13    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y13    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X3Y16    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X3Y16    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X3Y14    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X3Y14    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y16    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y16    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X3Y10    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X3Y10    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       43.478      116.522    PLLE2_ADV_X0Y1  clk/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X42Y79    decoder/register_reg[11][26]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X42Y79    decoder/register_reg[11][30]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X48Y81    decoder/register_reg[6][26]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X32Y73    decoder/register_reg[6][31]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X32Y76    decoder/register_reg[7][14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X37Y74    decoder/register_reg[7][15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X43Y70    decoder/register_reg[7][22]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X45Y79    decoder/register_reg[7][23]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X32Y76    decoder/register_reg[7][25]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X56Y77    dataRAM/led_reg[21]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X35Y77    decoder/register_reg[11][27]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X44Y76    decoder/register_reg[11][28]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X35Y77    decoder/register_reg[11][29]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X35Y77    decoder/register_reg[11][31]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X39Y71    decoder/register_reg[11][3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X41Y78    decoder/register_reg[6][28]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X41Y78    decoder/register_reg[6][30]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X35Y72    decoder/register_reg[6][3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X36Y55    decoder/register_reg[6][4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X37Y59    decoder/register_reg[6][9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out2_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       93.811ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.811ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.782ns  (logic 1.381ns (23.883%)  route 4.401ns (76.117%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.456ns = ( 96.544 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.916ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.253     1.253    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.620    -3.916    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X60Y66         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDCE (Prop_fdce_C_Q)         0.478    -3.438 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.927    -2.511    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X62Y66         LUT2 (Prop_lut2_I1_O)        0.324    -2.187 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           1.022    -1.165    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X61Y66         LUT6 (Prop_lut6_I5_O)        0.331    -0.834 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.697    -0.137    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X61Y70         LUT3 (Prop_lut3_I0_O)        0.124    -0.013 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.827     0.814    uart/inst/upg_inst/uart_wen5_out
    SLICE_X59Y70         LUT4 (Prop_lut4_I0_O)        0.124     0.938 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.928     1.866    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X62Y66         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.181   101.181    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    93.326 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    94.951    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.043 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.501    96.544    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X62Y66         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[0]/C
                         clock pessimism             -0.499    96.045    
                         clock uncertainty           -0.199    95.846    
    SLICE_X62Y66         FDCE (Setup_fdce_C_CE)      -0.169    95.677    uart/inst/upg_inst/msg_indx_reg[0]
  -------------------------------------------------------------------
                         required time                         95.677    
                         arrival time                          -1.866    
  -------------------------------------------------------------------
                         slack                                 93.811    

Slack (MET) :             93.811ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.782ns  (logic 1.381ns (23.883%)  route 4.401ns (76.117%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.456ns = ( 96.544 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.916ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.253     1.253    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.620    -3.916    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X60Y66         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDCE (Prop_fdce_C_Q)         0.478    -3.438 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.927    -2.511    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X62Y66         LUT2 (Prop_lut2_I1_O)        0.324    -2.187 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           1.022    -1.165    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X61Y66         LUT6 (Prop_lut6_I5_O)        0.331    -0.834 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.697    -0.137    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X61Y70         LUT3 (Prop_lut3_I0_O)        0.124    -0.013 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.827     0.814    uart/inst/upg_inst/uart_wen5_out
    SLICE_X59Y70         LUT4 (Prop_lut4_I0_O)        0.124     0.938 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.928     1.866    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X62Y66         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.181   101.181    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    93.326 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    94.951    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.043 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.501    96.544    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X62Y66         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[1]/C
                         clock pessimism             -0.499    96.045    
                         clock uncertainty           -0.199    95.846    
    SLICE_X62Y66         FDCE (Setup_fdce_C_CE)      -0.169    95.677    uart/inst/upg_inst/msg_indx_reg[1]
  -------------------------------------------------------------------
                         required time                         95.677    
                         arrival time                          -1.866    
  -------------------------------------------------------------------
                         slack                                 93.811    

Slack (MET) :             93.811ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.782ns  (logic 1.381ns (23.883%)  route 4.401ns (76.117%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.456ns = ( 96.544 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.916ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.253     1.253    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.620    -3.916    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X60Y66         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDCE (Prop_fdce_C_Q)         0.478    -3.438 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.927    -2.511    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X62Y66         LUT2 (Prop_lut2_I1_O)        0.324    -2.187 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           1.022    -1.165    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X61Y66         LUT6 (Prop_lut6_I5_O)        0.331    -0.834 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.697    -0.137    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X61Y70         LUT3 (Prop_lut3_I0_O)        0.124    -0.013 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.827     0.814    uart/inst/upg_inst/uart_wen5_out
    SLICE_X59Y70         LUT4 (Prop_lut4_I0_O)        0.124     0.938 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.928     1.866    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X62Y66         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.181   101.181    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    93.326 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    94.951    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.043 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.501    96.544    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X62Y66         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[2]/C
                         clock pessimism             -0.499    96.045    
                         clock uncertainty           -0.199    95.846    
    SLICE_X62Y66         FDCE (Setup_fdce_C_CE)      -0.169    95.677    uart/inst/upg_inst/msg_indx_reg[2]
  -------------------------------------------------------------------
                         required time                         95.677    
                         arrival time                          -1.866    
  -------------------------------------------------------------------
                         slack                                 93.811    

Slack (MET) :             93.986ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.588ns  (logic 1.381ns (24.714%)  route 4.207ns (75.286%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.458ns = ( 96.542 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.916ns
    Clock Pessimism Removal (CPR):    -0.480ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.253     1.253    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.620    -3.916    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X60Y66         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDCE (Prop_fdce_C_Q)         0.478    -3.438 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.927    -2.511    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X62Y66         LUT2 (Prop_lut2_I1_O)        0.324    -2.187 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           1.022    -1.165    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X61Y66         LUT6 (Prop_lut6_I5_O)        0.331    -0.834 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.697    -0.137    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X61Y70         LUT3 (Prop_lut3_I0_O)        0.124    -0.013 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.827     0.814    uart/inst/upg_inst/uart_wen5_out
    SLICE_X59Y70         LUT4 (Prop_lut4_I0_O)        0.124     0.938 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.734     1.672    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X61Y66         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.181   101.181    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    93.326 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    94.951    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.043 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.499    96.542    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X61Y66         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[6]/C
                         clock pessimism             -0.480    96.062    
                         clock uncertainty           -0.199    95.863    
    SLICE_X61Y66         FDCE (Setup_fdce_C_CE)      -0.205    95.658    uart/inst/upg_inst/msg_indx_reg[6]
  -------------------------------------------------------------------
                         required time                         95.658    
                         arrival time                          -1.672    
  -------------------------------------------------------------------
                         slack                                 93.986    

Slack (MET) :             93.986ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.588ns  (logic 1.381ns (24.714%)  route 4.207ns (75.286%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.458ns = ( 96.542 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.916ns
    Clock Pessimism Removal (CPR):    -0.480ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.253     1.253    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.620    -3.916    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X60Y66         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDCE (Prop_fdce_C_Q)         0.478    -3.438 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.927    -2.511    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X62Y66         LUT2 (Prop_lut2_I1_O)        0.324    -2.187 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           1.022    -1.165    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X61Y66         LUT6 (Prop_lut6_I5_O)        0.331    -0.834 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.697    -0.137    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X61Y70         LUT3 (Prop_lut3_I0_O)        0.124    -0.013 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.827     0.814    uart/inst/upg_inst/uart_wen5_out
    SLICE_X59Y70         LUT4 (Prop_lut4_I0_O)        0.124     0.938 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.734     1.672    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X61Y66         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.181   101.181    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    93.326 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    94.951    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.043 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.499    96.542    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X61Y66         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[7]/C
                         clock pessimism             -0.480    96.062    
                         clock uncertainty           -0.199    95.863    
    SLICE_X61Y66         FDCE (Setup_fdce_C_CE)      -0.205    95.658    uart/inst/upg_inst/msg_indx_reg[7]
  -------------------------------------------------------------------
                         required time                         95.658    
                         arrival time                          -1.672    
  -------------------------------------------------------------------
                         slack                                 93.986    

Slack (MET) :             94.044ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.588ns  (logic 1.381ns (24.714%)  route 4.207ns (75.286%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.458ns = ( 96.542 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.916ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.253     1.253    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.620    -3.916    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X60Y66         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDCE (Prop_fdce_C_Q)         0.478    -3.438 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.927    -2.511    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X62Y66         LUT2 (Prop_lut2_I1_O)        0.324    -2.187 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           1.022    -1.165    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X61Y66         LUT6 (Prop_lut6_I5_O)        0.331    -0.834 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.697    -0.137    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X61Y70         LUT3 (Prop_lut3_I0_O)        0.124    -0.013 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.827     0.814    uart/inst/upg_inst/uart_wen5_out
    SLICE_X59Y70         LUT4 (Prop_lut4_I0_O)        0.124     0.938 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.734     1.672    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X60Y66         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.181   101.181    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    93.326 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    94.951    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.043 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.499    96.542    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X60Y66         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
                         clock pessimism             -0.458    96.084    
                         clock uncertainty           -0.199    95.885    
    SLICE_X60Y66         FDCE (Setup_fdce_C_CE)      -0.169    95.716    uart/inst/upg_inst/msg_indx_reg[3]
  -------------------------------------------------------------------
                         required time                         95.716    
                         arrival time                          -1.672    
  -------------------------------------------------------------------
                         slack                                 94.044    

Slack (MET) :             94.044ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.588ns  (logic 1.381ns (24.714%)  route 4.207ns (75.286%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.458ns = ( 96.542 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.916ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.253     1.253    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.620    -3.916    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X60Y66         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDCE (Prop_fdce_C_Q)         0.478    -3.438 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.927    -2.511    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X62Y66         LUT2 (Prop_lut2_I1_O)        0.324    -2.187 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           1.022    -1.165    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X61Y66         LUT6 (Prop_lut6_I5_O)        0.331    -0.834 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.697    -0.137    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X61Y70         LUT3 (Prop_lut3_I0_O)        0.124    -0.013 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.827     0.814    uart/inst/upg_inst/uart_wen5_out
    SLICE_X59Y70         LUT4 (Prop_lut4_I0_O)        0.124     0.938 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.734     1.672    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X60Y66         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.181   101.181    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    93.326 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    94.951    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.043 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.499    96.542    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X60Y66         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
                         clock pessimism             -0.458    96.084    
                         clock uncertainty           -0.199    95.885    
    SLICE_X60Y66         FDCE (Setup_fdce_C_CE)      -0.169    95.716    uart/inst/upg_inst/msg_indx_reg[4]
  -------------------------------------------------------------------
                         required time                         95.716    
                         arrival time                          -1.672    
  -------------------------------------------------------------------
                         slack                                 94.044    

Slack (MET) :             94.044ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.588ns  (logic 1.381ns (24.714%)  route 4.207ns (75.286%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.458ns = ( 96.542 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.916ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.253     1.253    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.620    -3.916    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X60Y66         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDCE (Prop_fdce_C_Q)         0.478    -3.438 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.927    -2.511    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X62Y66         LUT2 (Prop_lut2_I1_O)        0.324    -2.187 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           1.022    -1.165    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X61Y66         LUT6 (Prop_lut6_I5_O)        0.331    -0.834 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.697    -0.137    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X61Y70         LUT3 (Prop_lut3_I0_O)        0.124    -0.013 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.827     0.814    uart/inst/upg_inst/uart_wen5_out
    SLICE_X59Y70         LUT4 (Prop_lut4_I0_O)        0.124     0.938 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.734     1.672    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X60Y66         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.181   101.181    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    93.326 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    94.951    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.043 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.499    96.542    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X60Y66         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[5]/C
                         clock pessimism             -0.458    96.084    
                         clock uncertainty           -0.199    95.885    
    SLICE_X60Y66         FDCE (Setup_fdce_C_CE)      -0.169    95.716    uart/inst/upg_inst/msg_indx_reg[5]
  -------------------------------------------------------------------
                         required time                         95.716    
                         arrival time                          -1.672    
  -------------------------------------------------------------------
                         slack                                 94.044    

Slack (MET) :             94.161ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.408ns  (logic 1.381ns (25.535%)  route 4.027ns (74.465%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.461ns = ( 96.539 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.916ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.253     1.253    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.620    -3.916    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X60Y66         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDCE (Prop_fdce_C_Q)         0.478    -3.438 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.927    -2.511    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X62Y66         LUT2 (Prop_lut2_I1_O)        0.324    -2.187 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           1.022    -1.165    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X61Y66         LUT6 (Prop_lut6_I5_O)        0.331    -0.834 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.697    -0.137    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X61Y70         LUT3 (Prop_lut3_I0_O)        0.124    -0.013 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.426     0.413    uart/inst/upg_inst/uart_wen5_out
    SLICE_X59Y70         LUT6 (Prop_lut6_I3_O)        0.124     0.537 r  uart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.955     1.492    uart/inst/upg_inst/s_axi_wdata
    SLICE_X61Y68         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.181   101.181    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    93.326 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    94.951    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.043 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.496    96.539    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X61Y68         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[2]/C
                         clock pessimism             -0.482    96.057    
                         clock uncertainty           -0.199    95.858    
    SLICE_X61Y68         FDRE (Setup_fdre_C_CE)      -0.205    95.653    uart/inst/upg_inst/s_axi_wdata_reg[2]
  -------------------------------------------------------------------
                         required time                         95.653    
                         arrival time                          -1.492    
  -------------------------------------------------------------------
                         slack                                 94.161    

Slack (MET) :             94.161ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.408ns  (logic 1.381ns (25.535%)  route 4.027ns (74.465%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.461ns = ( 96.539 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.916ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.253     1.253    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -7.337 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -5.632    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.620    -3.916    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X60Y66         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDCE (Prop_fdce_C_Q)         0.478    -3.438 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.927    -2.511    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X62Y66         LUT2 (Prop_lut2_I1_O)        0.324    -2.187 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           1.022    -1.165    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X61Y66         LUT6 (Prop_lut6_I5_O)        0.331    -0.834 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.697    -0.137    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X61Y70         LUT3 (Prop_lut3_I0_O)        0.124    -0.013 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.426     0.413    uart/inst/upg_inst/uart_wen5_out
    SLICE_X59Y70         LUT6 (Prop_lut6_I3_O)        0.124     0.537 r  uart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.955     1.492    uart/inst/upg_inst/s_axi_wdata
    SLICE_X61Y68         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.181   101.181    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    93.326 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    94.951    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.043 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.496    96.539    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X61Y68         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[5]/C
                         clock pessimism             -0.482    96.057    
                         clock uncertainty           -0.199    95.858    
    SLICE_X61Y68         FDRE (Setup_fdre_C_CE)      -0.205    95.653    uart/inst/upg_inst/s_axi_wdata_reg[5]
  -------------------------------------------------------------------
                         required time                         95.653    
                         arrival time                          -1.492    
  -------------------------------------------------------------------
                         slack                                 94.161    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.164ns (47.067%)  route 0.184ns (52.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.552    -0.811    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X54Y71         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.647 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.184    -0.462    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X56Y71         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.481     0.481    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.821    -0.771    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X56Y71         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.005    -0.776    
    SLICE_X56Y71         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.593    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                          -0.462    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.552    -0.811    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X52Y72         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.670 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.604    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X52Y72         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.481     0.481    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.819    -0.773    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X52Y72         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.038    -0.811    
    SLICE_X52Y72         FDRE (Hold_fdre_C_D)         0.075    -0.736    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.736    
                         arrival time                          -0.604    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.867%)  route 0.136ns (49.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.552    -0.811    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X55Y72         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.670 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/Q
                         net (fo=3, routed)           0.136    -0.534    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[2]
    SLICE_X56Y71         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.481     0.481    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.821    -0.771    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X56Y71         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
                         clock pessimism             -0.005    -0.776    
    SLICE_X56Y71         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.682    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16
  -------------------------------------------------------------------
                         required time                          0.682    
                         arrival time                          -0.534    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.154%)  route 0.139ns (45.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.552    -0.811    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X54Y71         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.647 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/Q
                         net (fo=3, routed)           0.139    -0.508    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[6]
    SLICE_X56Y71         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.481     0.481    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.821    -0.771    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X56Y71         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
                         clock pessimism             -0.005    -0.776    
    SLICE_X56Y71         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.667    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                          -0.508    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/s_axi_wdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.824%)  route 0.181ns (56.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.557    -0.806    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X59Y68         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.665 r  uart/inst/upg_inst/s_axi_wdata_reg[1]/Q
                         net (fo=2, routed)           0.181    -0.484    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[1]
    SLICE_X56Y69         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.481     0.481    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.823    -0.769    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X56Y69         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
                         clock pessimism             -0.005    -0.774    
    SLICE_X56Y69         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.659    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                          -0.484    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/s_axi_wdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.813%)  route 0.167ns (54.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.558    -0.805    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X59Y67         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.664 r  uart/inst/upg_inst/s_axi_wdata_reg[6]/Q
                         net (fo=1, routed)           0.167    -0.497    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[6]
    SLICE_X56Y69         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.481     0.481    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.823    -0.769    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X56Y69         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
                         clock pessimism             -0.005    -0.774    
    SLICE_X56Y69         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.672    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16
  -------------------------------------------------------------------
                         required time                          0.672    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.554    -0.809    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X59Y71         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.668 r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/Q
                         net (fo=22, routed)          0.123    -0.545    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/enable_interrupts_reg
    SLICE_X58Y71         LUT4 (Prop_lut4_I2_O)        0.045    -0.500 r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.500    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SIn_DBus[0]
    SLICE_X58Y71         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.481     0.481    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.823    -0.769    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X58Y71         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
                         clock pessimism             -0.027    -0.796    
    SLICE_X58Y71         FDRE (Hold_fdre_C_D)         0.120    -0.676    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]
  -------------------------------------------------------------------
                         required time                          0.676    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/s_axi_wdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.327%)  route 0.177ns (55.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.557    -0.806    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X61Y68         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.665 r  uart/inst/upg_inst/s_axi_wdata_reg[5]/Q
                         net (fo=1, routed)           0.177    -0.488    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[5]
    SLICE_X56Y69         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.481     0.481    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.823    -0.769    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X56Y69         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
                         clock pessimism             -0.005    -0.774    
    SLICE_X56Y69         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.665    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.979%)  route 0.187ns (57.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.550    -0.813    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X55Y73         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.672 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/Q
                         net (fo=3, routed)           0.187    -0.485    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[1]
    SLICE_X56Y71         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.481     0.481    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.821    -0.771    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X56Y71         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
                         clock pessimism             -0.005    -0.776    
    SLICE_X56Y71         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.667    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.783%)  route 0.196ns (58.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.898 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.388    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.552    -0.811    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X55Y72         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.670 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/Q
                         net (fo=3, routed)           0.196    -0.473    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[3]
    SLICE_X56Y71         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.481     0.481    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -2.176 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.621    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.821    -0.771    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X56Y71         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
                         clock pessimism             -0.005    -0.776    
    SLICE_X56Y71         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.668    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16
  -------------------------------------------------------------------
                         required time                          0.668    
                         arrival time                          -0.473    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_cpuclk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2   uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     PLLE2_ADV_X0Y1  clk/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X59Y71    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X57Y72    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X57Y72    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X57Y72    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X57Y72    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X59Y73    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X59Y73    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X59Y73    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y1  clk/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y71    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y71    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y71    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y71    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y71    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y71    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y71    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y71    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X54Y72    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X54Y72    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X54Y72    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y71    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y71    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y71    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y71    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y71    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y71    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y71    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y71    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X54Y72    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3   clk/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y1  clk/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y1  clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y1  clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y1  clk/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :          659  Failing Endpoints,  Worst Slack       -1.757ns,  Total Violation     -389.446ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.320ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.757ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        6.507ns  (logic 0.574ns (8.821%)  route 5.933ns (91.179%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.934ns = ( 302.414 - 304.348 ) 
    Source Clock Delay      (SCD):    -3.923ns = ( 296.077 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    Y18                  IBUF                         0.000   300.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.253   301.253    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   292.663 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   294.368    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   294.464 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.613   296.077    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X67Y73         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y73         FDCE (Prop_fdce_C_Q)         0.456   296.533 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          1.468   298.002    ifetch/upg_done_o
    SLICE_X68Y66         LUT4 (Prop_lut4_I1_O)        0.118   298.120 r  ifetch/imem_i_12/O
                         net (fo=15, routed)          4.465   302.584    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[4]
    RAMB36_X3Y13         RAMB36E1                                     r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    Y18                  IBUF                         0.000   304.348 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.181   305.529    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   297.674 r  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   299.299    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   299.390 r  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.714   301.104    ifetch/clk_out1
    SLICE_X66Y71         LUT4 (Prop_lut4_I3_O)        0.093   301.197 r  ifetch/imem_i_1/O
                         net (fo=32, routed)          1.216   302.414    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.663   301.751    
                         clock uncertainty           -0.319   301.432    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.604   300.828    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        300.828    
                         arrival time                        -302.584    
  -------------------------------------------------------------------
                         slack                                 -1.757    

Slack (VIOLATED) :        -1.654ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        6.398ns  (logic 0.574ns (8.972%)  route 5.824ns (91.028%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 302.407 - 304.348 ) 
    Source Clock Delay      (SCD):    -3.923ns = ( 296.077 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    Y18                  IBUF                         0.000   300.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.253   301.253    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   292.663 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   294.368    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   294.464 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.613   296.077    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X67Y73         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y73         FDCE (Prop_fdce_C_Q)         0.456   296.533 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          1.468   298.002    ifetch/upg_done_o
    SLICE_X68Y66         LUT4 (Prop_lut4_I1_O)        0.118   298.120 r  ifetch/imem_i_12/O
                         net (fo=15, routed)          4.356   302.475    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[4]
    RAMB36_X2Y11         RAMB36E1                                     r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    Y18                  IBUF                         0.000   304.348 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.181   305.529    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   297.674 r  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   299.299    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   299.390 r  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.714   301.104    ifetch/clk_out1
    SLICE_X66Y71         LUT4 (Prop_lut4_I3_O)        0.093   301.197 r  ifetch/imem_i_1/O
                         net (fo=32, routed)          1.209   302.407    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.663   301.744    
                         clock uncertainty           -0.319   301.425    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.604   300.821    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        300.821    
                         arrival time                        -302.475    
  -------------------------------------------------------------------
                         slack                                 -1.654    

Slack (VIOLATED) :        -1.539ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        6.391ns  (logic 0.580ns (9.075%)  route 5.811ns (90.925%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 802.313 - 804.348 ) 
    Source Clock Delay      (SCD):    -3.923ns = ( 796.077 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                  IBUF                         0.000   800.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.253   801.253    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   792.663 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   794.368    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   794.464 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.613   796.077    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X67Y73         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y73         FDCE (Prop_fdce_C_Q)         0.456   796.533 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          2.299   798.832    ifetch/upg_done_o
    SLICE_X63Y67         LUT4 (Prop_lut4_I1_O)        0.124   798.956 r  ifetch/ram_i_7/O
                         net (fo=15, routed)          3.512   802.468    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X2Y28         RAMB18E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    Y18                  IBUF                         0.000   804.348 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.181   805.529    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   797.674 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   799.299    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   799.390 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.851   801.242    dataRAM/CLK
    SLICE_X66Y75         LUT4 (Prop_lut4_I3_O)        0.121   801.362 r  dataRAM/ram_i_1/O
                         net (fo=32, routed)          0.950   802.313    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y28         RAMB18E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.663   801.650    
                         clock uncertainty           -0.319   801.331    
    RAMB18_X2Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.402   800.929    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        800.929    
                         arrival time                        -802.468    
  -------------------------------------------------------------------
                         slack                                 -1.539    

Slack (VIOLATED) :        -1.515ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        6.843ns  (logic 0.580ns (8.476%)  route 6.263ns (91.524%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 802.788 - 804.348 ) 
    Source Clock Delay      (SCD):    -3.923ns = ( 796.077 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                  IBUF                         0.000   800.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.253   801.253    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   792.663 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   794.368    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   794.464 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.613   796.077    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X67Y73         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y73         FDCE (Prop_fdce_C_Q)         0.456   796.533 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          2.299   798.832    ifetch/upg_done_o
    SLICE_X63Y67         LUT4 (Prop_lut4_I1_O)        0.124   798.956 r  ifetch/ram_i_7/O
                         net (fo=15, routed)          3.964   802.920    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y18         RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    Y18                  IBUF                         0.000   804.348 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.181   805.529    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   797.674 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   799.299    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   799.390 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.851   801.242    dataRAM/CLK
    SLICE_X66Y75         LUT4 (Prop_lut4_I3_O)        0.121   801.362 r  dataRAM/ram_i_1/O
                         net (fo=32, routed)          1.426   802.788    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.663   802.125    
                         clock uncertainty           -0.319   801.807    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.402   801.405    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        801.404    
                         arrival time                        -802.920    
  -------------------------------------------------------------------
                         slack                                 -1.515    

Slack (VIOLATED) :        -1.509ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        6.778ns  (logic 0.580ns (8.558%)  route 6.198ns (91.442%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.618ns = ( 802.729 - 804.348 ) 
    Source Clock Delay      (SCD):    -3.923ns = ( 796.077 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                  IBUF                         0.000   800.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.253   801.253    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   792.663 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   794.368    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   794.464 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.613   796.077    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X67Y73         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y73         FDCE (Prop_fdce_C_Q)         0.456   796.533 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          2.299   798.832    ifetch/upg_done_o
    SLICE_X63Y67         LUT4 (Prop_lut4_I1_O)        0.124   798.956 r  ifetch/ram_i_7/O
                         net (fo=15, routed)          3.899   802.855    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[9]
    RAMB36_X3Y14         RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    Y18                  IBUF                         0.000   804.348 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.181   805.529    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   797.674 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   799.299    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   799.390 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.851   801.242    dataRAM/CLK
    SLICE_X66Y75         LUT4 (Prop_lut4_I3_O)        0.121   801.362 r  dataRAM/ram_i_1/O
                         net (fo=32, routed)          1.367   802.729    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.663   802.066    
                         clock uncertainty           -0.319   801.748    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.402   801.346    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        801.346    
                         arrival time                        -802.855    
  -------------------------------------------------------------------
                         slack                                 -1.509    

Slack (VIOLATED) :        -1.491ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        6.626ns  (logic 0.580ns (8.754%)  route 6.046ns (91.246%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.752ns = ( 802.596 - 804.348 ) 
    Source Clock Delay      (SCD):    -3.923ns = ( 796.077 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                  IBUF                         0.000   800.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.253   801.253    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   792.663 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   794.368    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   794.464 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.613   796.077    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X67Y73         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y73         FDCE (Prop_fdce_C_Q)         0.456   796.533 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          2.299   798.832    ifetch/upg_done_o
    SLICE_X63Y67         LUT4 (Prop_lut4_I1_O)        0.124   798.956 r  ifetch/ram_i_7/O
                         net (fo=15, routed)          3.747   802.703    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[9]
    RAMB36_X3Y16         RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    Y18                  IBUF                         0.000   804.348 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.181   805.529    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   797.674 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   799.299    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   799.390 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.851   801.242    dataRAM/CLK
    SLICE_X66Y75         LUT4 (Prop_lut4_I3_O)        0.121   801.362 r  dataRAM/ram_i_1/O
                         net (fo=32, routed)          1.233   802.596    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.663   801.933    
                         clock uncertainty           -0.319   801.614    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.402   801.212    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        801.212    
                         arrival time                        -802.703    
  -------------------------------------------------------------------
                         slack                                 -1.491    

Slack (VIOLATED) :        -1.478ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        6.395ns  (logic 0.606ns (9.476%)  route 5.789ns (90.524%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.762ns = ( 302.586 - 304.348 ) 
    Source Clock Delay      (SCD):    -3.923ns = ( 296.077 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    Y18                  IBUF                         0.000   300.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.253   301.253    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   292.663 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   294.368    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   294.464 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.613   296.077    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X67Y73         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y73         FDCE (Prop_fdce_C_Q)         0.456   296.533 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          1.612   298.145    ifetch/upg_done_o
    SLICE_X68Y67         LUT4 (Prop_lut4_I1_O)        0.150   298.295 r  ifetch/imem_i_8/O
                         net (fo=15, routed)          4.177   302.472    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[8]
    RAMB36_X3Y10         RAMB36E1                                     r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    Y18                  IBUF                         0.000   304.348 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.181   305.529    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   297.674 r  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   299.299    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   299.390 r  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.714   301.104    ifetch/clk_out1
    SLICE_X66Y71         LUT4 (Prop_lut4_I3_O)        0.093   301.197 r  ifetch/imem_i_1/O
                         net (fo=32, routed)          1.389   302.586    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.663   301.923    
                         clock uncertainty           -0.319   301.604    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.610   300.994    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        300.994    
                         arrival time                        -302.472    
  -------------------------------------------------------------------
                         slack                                 -1.478    

Slack (VIOLATED) :        -1.452ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        6.197ns  (logic 0.606ns (9.779%)  route 5.591ns (90.221%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.934ns = ( 302.414 - 304.348 ) 
    Source Clock Delay      (SCD):    -3.923ns = ( 296.077 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    Y18                  IBUF                         0.000   300.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.253   301.253    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   292.663 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   294.368    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   294.464 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.613   296.077    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X67Y73         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y73         FDCE (Prop_fdce_C_Q)         0.456   296.533 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          1.612   298.145    ifetch/upg_done_o
    SLICE_X68Y67         LUT4 (Prop_lut4_I1_O)        0.150   298.295 r  ifetch/imem_i_8/O
                         net (fo=15, routed)          3.979   302.274    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[8]
    RAMB36_X3Y13         RAMB36E1                                     r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    Y18                  IBUF                         0.000   304.348 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.181   305.529    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   297.674 r  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   299.299    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   299.390 r  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.714   301.104    ifetch/clk_out1
    SLICE_X66Y71         LUT4 (Prop_lut4_I3_O)        0.093   301.197 r  ifetch/imem_i_1/O
                         net (fo=32, routed)          1.216   302.414    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.663   301.751    
                         clock uncertainty           -0.319   301.432    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.610   300.822    ifetch/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        300.822    
                         arrival time                        -302.274    
  -------------------------------------------------------------------
                         slack                                 -1.452    

Slack (VIOLATED) :        -1.401ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        6.571ns  (logic 0.580ns (8.827%)  route 5.991ns (91.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.718ns = ( 802.630 - 804.348 ) 
    Source Clock Delay      (SCD):    -3.923ns = ( 796.077 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                  IBUF                         0.000   800.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.253   801.253    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   792.663 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   794.368    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   794.464 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.613   796.077    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X67Y73         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y73         FDCE (Prop_fdce_C_Q)         0.456   796.533 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          2.299   798.832    ifetch/upg_done_o
    SLICE_X63Y67         LUT4 (Prop_lut4_I1_O)        0.124   798.956 r  ifetch/ram_i_7/O
                         net (fo=15, routed)          3.692   802.648    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[9]
    RAMB36_X3Y15         RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    Y18                  IBUF                         0.000   804.348 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.181   805.529    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   797.674 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   799.299    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   799.390 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.851   801.242    dataRAM/CLK
    SLICE_X66Y75         LUT4 (Prop_lut4_I3_O)        0.121   801.362 r  dataRAM/ram_i_1/O
                         net (fo=32, routed)          1.268   802.630    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.663   801.967    
                         clock uncertainty           -0.319   801.648    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.402   801.246    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        801.246    
                         arrival time                        -802.648    
  -------------------------------------------------------------------
                         slack                                 -1.401    

Slack (VIOLATED) :        -1.397ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        6.506ns  (logic 0.580ns (8.914%)  route 5.926ns (91.086%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.777ns = ( 802.570 - 804.348 ) 
    Source Clock Delay      (SCD):    -3.923ns = ( 796.077 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                  IBUF                         0.000   800.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.253   801.253    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   792.663 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   794.368    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   794.464 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.613   796.077    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X67Y73         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y73         FDCE (Prop_fdce_C_Q)         0.456   796.533 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          2.299   798.832    ifetch/upg_done_o
    SLICE_X63Y67         LUT4 (Prop_lut4_I1_O)        0.124   798.956 r  ifetch/ram_i_7/O
                         net (fo=15, routed)          3.628   802.584    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y17         RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    Y18                  IBUF                         0.000   804.348 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          1.181   805.529    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   797.674 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   799.299    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   799.390 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        1.851   801.242    dataRAM/CLK
    SLICE_X66Y75         LUT4 (Prop_lut4_I3_O)        0.121   801.362 r  dataRAM/ram_i_1/O
                         net (fo=32, routed)          1.208   802.570    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.663   801.907    
                         clock uncertainty           -0.319   801.589    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.402   801.187    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        801.187    
                         arrival time                        -802.584    
  -------------------------------------------------------------------
                         slack                                 -1.397    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.362ns  (logic 0.186ns (7.874%)  route 2.176ns (92.126%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.371ns = ( 500.371 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.809ns = ( 499.191 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    Y18                  IBUF                         0.000   500.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.440   500.440    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339   498.102 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510   498.612    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   498.638 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.554   499.191    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X67Y73         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y73         FDCE (Prop_fdce_C_Q)         0.141   499.332 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          0.666   499.998    ifetch/upg_done_o
    SLICE_X62Y67         LUT4 (Prop_lut4_I1_O)        0.045   500.043 r  ifetch/ram_i_10/O
                         net (fo=15, routed)          1.510   501.553    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y12         RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    Y18                  IBUF                         0.000   500.000 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.481   500.481    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657   497.824 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556   498.380    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.409 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.995   499.404    dataRAM/CLK
    SLICE_X66Y75         LUT4 (Prop_lut4_I3_O)        0.057   499.461 r  dataRAM/ram_i_1/O
                         net (fo=32, routed)          0.910   500.371    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.278   500.649    
                         clock uncertainty            0.319   500.968    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.265   501.233    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -501.233    
                         arrival time                         501.553    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.270ns  (logic 0.186ns (8.194%)  route 2.084ns (91.806%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.271ns = ( 500.271 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.809ns = ( 499.191 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    Y18                  IBUF                         0.000   500.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.440   500.440    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339   498.102 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510   498.612    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   498.638 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.554   499.191    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X67Y73         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y73         FDCE (Prop_fdce_C_Q)         0.141   499.332 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          0.590   499.922    ifetch/upg_done_o
    SLICE_X62Y68         LUT4 (Prop_lut4_I1_O)        0.045   499.967 r  ifetch/ram_i_5/O
                         net (fo=15, routed)          1.494   501.461    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB36_X3Y16         RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    Y18                  IBUF                         0.000   500.000 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.481   500.481    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657   497.824 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556   498.380    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.409 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.995   499.404    dataRAM/CLK
    SLICE_X66Y75         LUT4 (Prop_lut4_I3_O)        0.057   499.461 r  dataRAM/ram_i_1/O
                         net (fo=32, routed)          0.810   500.271    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.278   500.549    
                         clock uncertainty            0.319   500.868    
    RAMB36_X3Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.265   501.133    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -501.133    
                         arrival time                         501.461    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.339ns  (logic 0.186ns (7.953%)  route 2.153ns (92.047%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.327ns = ( 500.327 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.809ns = ( 499.191 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    Y18                  IBUF                         0.000   500.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.440   500.440    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339   498.102 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510   498.612    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   498.638 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.554   499.191    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X67Y73         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y73         FDCE (Prop_fdce_C_Q)         0.141   499.332 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          0.590   499.922    ifetch/upg_done_o
    SLICE_X62Y68         LUT4 (Prop_lut4_I1_O)        0.045   499.967 r  ifetch/ram_i_5/O
                         net (fo=15, routed)          1.563   501.530    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[11]
    RAMB36_X3Y14         RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    Y18                  IBUF                         0.000   500.000 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.481   500.481    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657   497.824 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556   498.380    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.409 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.995   499.404    dataRAM/CLK
    SLICE_X66Y75         LUT4 (Prop_lut4_I3_O)        0.057   499.461 r  dataRAM/ram_i_1/O
                         net (fo=32, routed)          0.866   500.327    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.278   500.605    
                         clock uncertainty            0.319   500.923    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.265   501.188    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -501.188    
                         arrival time                         501.530    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.289ns  (logic 0.186ns (8.125%)  route 2.103ns (91.875%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.273ns = ( 500.273 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.809ns = ( 499.191 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    Y18                  IBUF                         0.000   500.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.440   500.440    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339   498.102 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510   498.612    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   498.638 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.554   499.191    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X67Y73         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y73         FDCE (Prop_fdce_C_Q)         0.141   499.332 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          0.776   500.108    ifetch/upg_done_o
    SLICE_X62Y64         LUT4 (Prop_lut4_I1_O)        0.045   500.153 r  ifetch/ram_i_13/O
                         net (fo=15, routed)          1.327   501.480    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[3]
    RAMB36_X2Y16         RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    Y18                  IBUF                         0.000   500.000 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.481   500.481    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657   497.824 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556   498.380    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.409 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.995   499.404    dataRAM/CLK
    SLICE_X66Y75         LUT4 (Prop_lut4_I3_O)        0.057   499.461 r  dataRAM/ram_i_1/O
                         net (fo=32, routed)          0.812   500.273    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.278   500.551    
                         clock uncertainty            0.319   500.870    
    RAMB36_X2Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.265   501.135    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -501.135    
                         arrival time                         501.480    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.402ns  (logic 0.186ns (7.744%)  route 2.216ns (92.256%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.371ns = ( 500.371 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.809ns = ( 499.191 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    Y18                  IBUF                         0.000   500.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.440   500.440    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339   498.102 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510   498.612    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   498.638 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.554   499.191    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X67Y73         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y73         FDCE (Prop_fdce_C_Q)         0.141   499.332 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          0.710   500.042    ifetch/upg_done_o
    SLICE_X68Y66         LUT4 (Prop_lut4_I1_O)        0.045   500.087 r  ifetch/ram_i_9/O
                         net (fo=15, routed)          1.506   501.593    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[7]
    RAMB36_X2Y12         RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    Y18                  IBUF                         0.000   500.000 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.481   500.481    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657   497.824 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556   498.380    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.409 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.995   499.404    dataRAM/CLK
    SLICE_X66Y75         LUT4 (Prop_lut4_I3_O)        0.057   499.461 r  dataRAM/ram_i_1/O
                         net (fo=32, routed)          0.910   500.371    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.278   500.649    
                         clock uncertainty            0.319   500.968    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.265   501.233    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -501.233    
                         arrival time                         501.593    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.311ns  (logic 0.186ns (8.048%)  route 2.125ns (91.952%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.273ns = ( 500.273 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.809ns = ( 499.191 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    Y18                  IBUF                         0.000   500.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.440   500.440    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339   498.102 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510   498.612    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   498.638 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.554   499.191    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X67Y73         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y73         FDCE (Prop_fdce_C_Q)         0.141   499.332 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          0.717   500.049    ifetch/upg_done_o
    SLICE_X62Y68         LUT4 (Prop_lut4_I1_O)        0.045   500.094 r  ifetch/ram_i_6/O
                         net (fo=15, routed)          1.408   501.502    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y16         RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    Y18                  IBUF                         0.000   500.000 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.481   500.481    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657   497.824 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556   498.380    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.409 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.995   499.404    dataRAM/CLK
    SLICE_X66Y75         LUT4 (Prop_lut4_I3_O)        0.057   499.461 r  dataRAM/ram_i_1/O
                         net (fo=32, routed)          0.812   500.273    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.278   500.551    
                         clock uncertainty            0.319   500.870    
    RAMB36_X2Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.265   501.135    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -501.135    
                         arrival time                         501.502    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.409ns  (logic 0.186ns (7.720%)  route 2.223ns (92.280%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.371ns = ( 500.371 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.809ns = ( 499.191 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    Y18                  IBUF                         0.000   500.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.440   500.440    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339   498.102 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510   498.612    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   498.638 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.554   499.191    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X67Y73         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y73         FDCE (Prop_fdce_C_Q)         0.141   499.332 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          0.590   499.922    ifetch/upg_done_o
    SLICE_X62Y68         LUT4 (Prop_lut4_I1_O)        0.045   499.967 r  ifetch/ram_i_5/O
                         net (fo=15, routed)          1.634   501.600    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y12         RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    Y18                  IBUF                         0.000   500.000 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.481   500.481    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657   497.824 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556   498.380    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.409 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.995   499.404    dataRAM/CLK
    SLICE_X66Y75         LUT4 (Prop_lut4_I3_O)        0.057   499.461 r  dataRAM/ram_i_1/O
                         net (fo=32, routed)          0.910   500.371    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.278   500.649    
                         clock uncertainty            0.319   500.968    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.265   501.233    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -501.233    
                         arrival time                         501.600    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.315ns  (logic 0.186ns (8.035%)  route 2.129ns (91.965%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.273ns = ( 500.273 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.809ns = ( 499.191 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    Y18                  IBUF                         0.000   500.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.440   500.440    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339   498.102 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510   498.612    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   498.638 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.554   499.191    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X67Y73         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y73         FDCE (Prop_fdce_C_Q)         0.141   499.332 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          0.590   499.922    ifetch/upg_done_o
    SLICE_X62Y68         LUT4 (Prop_lut4_I1_O)        0.045   499.967 r  ifetch/ram_i_5/O
                         net (fo=15, routed)          1.539   501.506    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y16         RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    Y18                  IBUF                         0.000   500.000 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.481   500.481    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657   497.824 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556   498.380    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.409 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.995   499.404    dataRAM/CLK
    SLICE_X66Y75         LUT4 (Prop_lut4_I3_O)        0.057   499.461 r  dataRAM/ram_i_1/O
                         net (fo=32, routed)          0.812   500.273    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.278   500.551    
                         clock uncertainty            0.319   500.870    
    RAMB36_X2Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.265   501.135    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -501.135    
                         arrival time                         501.506    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.413ns  (logic 0.186ns (7.707%)  route 2.227ns (92.293%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.371ns = ( 500.371 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.809ns = ( 499.191 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    Y18                  IBUF                         0.000   500.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.440   500.440    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339   498.102 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510   498.612    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   498.638 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.554   499.191    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X67Y73         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y73         FDCE (Prop_fdce_C_Q)         0.141   499.332 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          0.795   500.127    ifetch/upg_done_o
    SLICE_X62Y65         LUT4 (Prop_lut4_I1_O)        0.045   500.172 r  ifetch/ram_i_14/O
                         net (fo=15, routed)          1.432   501.605    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[2]
    RAMB36_X2Y12         RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    Y18                  IBUF                         0.000   500.000 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.481   500.481    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657   497.824 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556   498.380    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.409 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.995   499.404    dataRAM/CLK
    SLICE_X66Y75         LUT4 (Prop_lut4_I3_O)        0.057   499.461 r  dataRAM/ram_i_1/O
                         net (fo=32, routed)          0.910   500.371    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.278   500.649    
                         clock uncertainty            0.319   500.968    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.265   501.233    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -501.233    
                         arrival time                         501.605    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.415ns  (logic 0.186ns (7.701%)  route 2.229ns (92.299%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.371ns = ( 500.371 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.809ns = ( 499.191 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    Y18                  IBUF                         0.000   500.000 r  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.440   500.440    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339   498.102 r  clk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510   498.612    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   498.638 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.554   499.191    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X67Y73         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y73         FDCE (Prop_fdce_C_Q)         0.141   499.332 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          0.776   500.108    ifetch/upg_done_o
    SLICE_X62Y64         LUT4 (Prop_lut4_I1_O)        0.045   500.153 r  ifetch/ram_i_13/O
                         net (fo=15, routed)          1.454   501.606    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[3]
    RAMB36_X2Y12         RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    Y18                  IBUF                         0.000   500.000 f  fpga_clk_IBUF_inst/O
                         net (fo=17, routed)          0.481   500.481    clk/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657   497.824 f  clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556   498.380    clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.409 f  clk/inst/clkout1_buf/O
                         net (fo=1114, routed)        0.995   499.404    dataRAM/CLK
    SLICE_X66Y75         LUT4 (Prop_lut4_I3_O)        0.057   499.461 r  dataRAM/ram_i_1/O
                         net (fo=32, routed)          0.910   500.371    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.278   500.649    
                         clock uncertainty            0.319   500.968    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.265   501.233    dataRAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -501.233    
                         arrival time                         501.607    
  -------------------------------------------------------------------
                         slack                                  0.374    





