/*
 * Copyright (c) 2014, STMicroelectronics International N.V.
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 *
 * 1. Redistributions of source code must retain the above copyright notice,
 * this list of conditions and the following disclaimer.
 *
 * 2. Redistributions in binary form must reproduce the above copyright notice,
 * this list of conditions and the following disclaimer in the documentation
 * and/or other materials provided with the distribution.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGE.
 */

#ifndef TEE_MM_DEF_H
#define TEE_MM_DEF_H

#define SMALL_PAGE_SHIFT	12
#define SMALL_PAGE_MASK		0x00000fff
#define SMALL_PAGE_SIZE		0x00001000

#define LARGE_PAGE_SHIFT	16
#define LARGE_PAGE_MASK		0x0000ffff
#define LARGE_PAGE_SIZE		0x00010000

#define SECTION_SHIFT		20
#define SECTION_MASK		0x000fffff
#define SECTION_SIZE		0x00100000

#define COARSE_ALIGN		(1 << 10)

#define TEE_VMEM_START      0x40000000
#define TEE_VMEM_SIZE        (1024 * 1024)

/* virtual addresses of ROM code variables and L2 MMU tables     */
#define SEC_VIRT_MMU_L2_BASE            0x40000000

/* Paged virtual memory defines */
#define TEE_PVMEM_PSIZE     (TEE_VMEM_SIZE / SMALL_PAGE_SIZE)

#define TEE_PVMEM_LO        TEE_VMEM_START

/* define section to load */
#define TEE_DDR_VLOFFSET    0x1

/* Reset error code */
#define TEE_RESET_INVALID_PAGE_ERROR       0xBADB7000

/*
 * MMU related values
 */
#define TEE_VIRT_MMU_L2_BASE        TEE_VMEM_START
#define TEE_VIRT_MMU_L2_SIZE        0x400
#define TEE_MMU_UL1_BASE            core_mmu_get_ta_ul1_va()
#define TEE_MMU_UL1_PA_BASE         core_mmu_get_ta_ul1_pa()

#define TEE_MMU_DEFAULT_ATTRS \
		(TEE_MMU_TTB_S | TEE_MMU_TTB_IRGN_WBWA | TEE_MMU_TTB_RNG_WBWA)

/* Page attributes */

/*
 * Small pages [31:12]PA, not Global, Sharable, Access Permission,
 * Memory region attribute [8:6], Access permissions [5:4],
 * C, B, Small page, Outer and Inner Write-Back, Write-Allocate
 */
#define TEE_PAGER_PAGE_UNLOADED \
		(TEE_MMU_L2SP_SMALL_PAGE | TEE_MMU_L2SP_WBWA | TEE_MMU_L2SP_S)

#define TEE_PAGER_PAGE_LOADED \
		(TEE_PAGER_PAGE_UNLOADED | TEE_MMU_L2SP_PRIV_ACC)

#define TEE_PAGER_STACKS_ATTRIBUTES \
		(TEE_PAGER_PAGE_LOADED | TEE_MMU_L2SP_XN)

#define TEE_PAGER_NO_ACCESS_ATTRIBUTES      0x00000000

#define TEE_ROM_AREA_START         TEE_VMEM_START
#define TEE_ROM_AREA_SIZE          0x2000

#define TEE_HOLE_START            (TEE_ROM_AREA_START + TEE_ROM_AREA_SIZE)
#define TEE_HOLE_SIZE              0x2000

/* Has to be kept in sync with elf_arm.x */
#define TEE_STACK_AREA_START      (TEE_HOLE_START + TEE_HOLE_SIZE)
/* Stack is not physically contigious. */
#define TEE_STACK_AREA_START0      TEE_STACK_AREA_START
#define TEE_STACK_AREA_SIZE0       0x3000
#define TEE_STACK_AREA_SIZE        TEE_STACK_AREA_SIZE0

/* Has to be kept in sync with elf_arm.x */
#define TEE_CODE_START           (TEE_STACK_AREA_START + TEE_STACK_AREA_SIZE)
#define TEE_CODE_SIZE              0xA000

#define TEE_HEAP_START            (TEE_CODE_START + TEE_CODE_SIZE)
/*
 * This address has to be 16kb aligned as the first few bytes are
 * used to hold the L1 mmu descriptor for user mode mapping.
 */
#define TEE_HEAP_START0            TEE_HEAP_START


/*
 * Register addresses related to time
 * RTT = Real-Time Timer
 * RTT0 = Real-Time Timer 0
 * RTT1 = Real-Time Timer 1
 */
#define RTT_CR_EN		0x2
#define RTT_CR_ENS		0x4
#define RTT_IMSC_IMSC		0x1
#define RTT_MIS_MIS		0x1

/* RTT0 definition */
#define RTT0_REG_START_ADDR	0x80152000
#define RTT0_CTCR		(RTT0_REG_START_ADDR)
#define RTT0_IMSC		(RTT0_REG_START_ADDR + 0x04)
#define RTT0_RIS		(RTT0_REG_START_ADDR + 0x08)
#define RTT0_MIS		(RTT0_REG_START_ADDR + 0x0C)
#define RTT0_ICR		(RTT0_REG_START_ADDR + 0x10)
#define RTT0_DR			(RTT0_REG_START_ADDR + 0x14)
#define RTT0_LR			(RTT0_REG_START_ADDR + 0x18)
#define RTT0_CR			(RTT0_REG_START_ADDR + 0x1c)

/* RTT1 definition */
#define RTT1_REG_START_ADDR	0x80153000
#define RTT1_CTCR		(RTT1_REG_START_ADDR)
#define RTT1_IMSC		(RTT1_REG_START_ADDR + 0x04)
#define RTT1_RIS		(RTT1_REG_START_ADDR + 0x08)
#define RTT1_MIS		(RTT1_REG_START_ADDR + 0x0C)
#define RTT1_ICR		(RTT1_REG_START_ADDR + 0x10)
#define RTT1_DR			(RTT1_REG_START_ADDR + 0x14)
#define RTT1_LR			(RTT1_REG_START_ADDR + 0x18)
#define RTT1_CR			(RTT1_REG_START_ADDR + 0x1c)

#endif
