```mermaid
graph TD
    subgraph CPU["ğŸ–¥ï¸ Dual-Core Processors"]
        PRO["ğŸ’» PRO CPU<br/>Protocol<br/>Xtensa LX6 32-bit<br/>240 MHz"]
        APP["ğŸ’» APP CPU<br/>Application<br/>Xtensa LX6 32-bit<br/>240 MHz"]
    end

    subgraph BUS["ğŸšŒ Bus System"]
        MATRIX["ğŸ”€ Interconnect<br/>Bus Matrix<br/>Arbitrator"]
        PBUS["ğŸ“¡ Peripheral<br/>Subsystem Bus"]
    end

    subgraph IO["ğŸ”Œ I/O Management"]
        IOMUX["ğŸ”€ IO MUX &<br/>GPIO Matrix<br/>Routing System"]
        GPIO["ğŸ“Œ GPIO PINS<br/>40 pins available<br/>Multi-function I/O"]
    end

    subgraph PERIPH["âš™ï¸ Peripheral Function Blocks"]
        ADC["ğŸ“Š ADC<br/>18 channels<br/>12-bit"]
        DAC["ğŸ“ˆ DAC<br/>2 channels<br/>8-bit"]
        PWM["âš¡ PWM<br/>16 channels<br/>LEDC"]
        I2C["ğŸ”— I2C<br/>2 interfaces<br/>SDA/SCL"]
        SPI["ğŸ”„ SPI<br/>3 interfaces<br/>MOSI/MISO/CLK"]
        UART["ğŸ“ UART<br/>3 interfaces<br/>TX/RX"]
        TOUCH["ğŸ‘† Touch<br/>10 channels<br/>Capacitive"]
        I2S["ğŸµ I2S<br/>Audio<br/>Digital"]
    end

    MEM["ğŸ’¾ Memory Subsystem<br/>SRAM, Flash, RTC"]

    %% Connections
    PRO --> MATRIX
    APP --> MATRIX
    MATRIX --> PBUS
    MATRIX --> MEM
    PBUS --> IOMUX
    IOMUX --> GPIO

    %% GPIO to Peripherals
    GPIO -.-> ADC
    GPIO -.-> DAC
    GPIO -.-> PWM
    GPIO -.-> I2C
    GPIO -.-> SPI
    GPIO -.-> UART
    GPIO -.-> TOUCH
    GPIO -.-> I2S

    %% Styling
    classDef cpuStyle fill:#e1f5fe,stroke:#0277bd,stroke-width:3px
    classDef busStyle fill:#fff3e0,stroke:#ef6c00,stroke-width:2px
    classDef ioStyle fill:#f3e5f5,stroke:#7b1fa2,stroke-width:2px
    classDef periphStyle fill:#e8f5e8,stroke:#2e7d32,stroke-width:2px
    classDef memStyle fill:#fce4ec,stroke:#c2185b,stroke-width:2px

    class PRO,APP cpuStyle
    class MATRIX,PBUS busStyle
    class IOMUX,GPIO ioStyle
    class ADC,DAC,PWM,I2C,SPI,UART,TOUCH,I2S periphStyle
    class MEM memStyle
```
