MIG: 20:29:42 : ################# RUNNING MIG BATCH ###################
MIG: 20:29:42 : MIG::Writing IN file for 'A7_ddr3_mig'...compDirPath: D:/Xilinx/Vivado/2018.1/data/ip/xilinx/mig_7series_v4_1... instDirPath: f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/A7_ddr3_mig
MIG: 20:29:42 : synp_flow:  -- synthesis_mode: Other
MIG: 20:29:42 : outputDirectory: f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/A7_ddr3_mig/_tmp/
MIG: 20:29:42 : vivado_mode: xpg_pa
MIG: 20:29:42 : HDL Language: Verilog
MIG: 20:29:42 : compInfo: false
MIG: 20:29:42 : Vivado Options xc7a35t fgg484 -2
MIG: 20:29:42 : 1: xc7a35t 2: fgg484 3: -2
MIG: 20:29:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 20:29:42 : xilinx_path: D:/Xilinx/Vivado/2018.1/ids_lite/ISE
MIG: 20:29:42 : Without MYMIG
MIG: 20:29:42 : mig_exec path: D:/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 20:29:42 : mig_exec path: D:/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 20:29:42 : mig_bin: D:/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 20:29:42 : D:/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -- f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/A7_ddr3_mig/xil_upgrade.out -- f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/A7_ddr3_mig/xil_upgrade.in
MIG: 20:29:42 : Running D:/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/A7_ddr3_mig/xil_upgrade.in -cg_exc_out f:/FPGA_VIVADO/FPGA_GBET/project_1/project_1.srcs/sources_1/ip/A7_ddr3_mig/xil_upgrade.out ... 
MIG: 20:29:50 : After isLin
MIG: 20:29:50 : result: 0
