# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../Divider.srcs/sources_1/new/control_unit.v"
verilog xil_defaultlib  "../../../Divider.srcs/sim_1/imports/new/cntrl_unit_tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
