Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to F:\Thesis\TryNew22\synthesis\xst_temp_dir\


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"F:\Thesis\TryNew22\pcores\" "C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\" "C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }

---- Target Parameters
Target Device                      : xc4vfx12ff668-10
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/Thesis/TryNew22/hdl/system.vhd" in Library work.
Entity <system> compiled.
Entity <system> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <STRUCTURE>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <STRUCTURE>).
    Set property "BUFFER_TYPE = BUFGP" for signal <fpga_0_SysACE_CompactFlash_SysACE_CLK_pin> in unit <system>.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'C405CPMCORESLEEPREQ' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'C405CPMMSRCE' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'C405CPMMSREE' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'C405CPMTIMERIRQ' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'C405CPMTIMERRESETREQ' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'C405XXXMACHINECHECK' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'APUFCMDECODED' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'APUFCMDECUDI' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'APUFCMDECUDIVALID' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'APUFCMENDIAN' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'APUFCMFLUSH' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'APUFCMINSTRUCTION' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'APUFCMINSTRVALID' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'APUFCMLOADBYTEEN' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'APUFCMLOADDATA' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'APUFCMLOADDVALID' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'APUFCMOPERANDVALID' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'APUFCMRADATA' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'APUFCMRBDATA' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'APUFCMWRITEBACKOK' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'APUFCMXERCA' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'IPLB1_M_ABus' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'IPLB1_M_BE' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'IPLB1_M_MSize' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'IPLB1_M_rdBurst' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'IPLB1_M_request' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'IPLB1_M_RNW' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'IPLB1_M_size' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'IPLB1_M_wrBurst' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'IPLB1_M_wrDBus' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'IPLB1_M_abort' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'IPLB1_M_UABus' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'IPLB1_M_busLock' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'IPLB1_M_lockErr' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'IPLB1_M_priority' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'IPLB1_M_type' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'IPLB1_M_TAttribute' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'DPLB1_M_ABus' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'DPLB1_M_BE' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'DPLB1_M_MSize' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'DPLB1_M_rdBurst' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'DPLB1_M_request' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'DPLB1_M_RNW' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'DPLB1_M_size' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'DPLB1_M_wrBurst' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'DPLB1_M_wrDBus' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'DPLB1_M_abort' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'DPLB1_M_UABus' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'DPLB1_M_busLock' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'DPLB1_M_lockErr' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'DPLB1_M_priority' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'DPLB1_M_type' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'DPLB1_M_TAttribute' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'DSOCMBRAMABUS' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'DSOCMBRAMBYTEWRITE' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'DSOCMBRAMEN' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'DSOCMBRAMWRDBUS' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'DSOCMBUSY' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'DSOCMRDADDRVALID' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'DSOCMWRADDRVALID' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'ISOCMBRAMEN' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'ISOCMBRAMEVENWRITEEN' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'ISOCMBRAMODDWRITEEN' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'ISOCMBRAMRDABUS' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'ISOCMBRAMWRABUS' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'ISOCMBRAMWRDBUS' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'ISOCMDCRBRAMEVENEN' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'ISOCMDCRBRAMODDEN' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'ISOCMDCRBRAMRDSELECT' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'DCREMACABUS' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'DCREMACCLK' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'DCREMACDBUS' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'DCREMACENABLER' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'DCREMACREAD' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'DCREMACWRITE' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'EXTDCRABUS' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'EXTDCRDBUSOUT' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'EXTDCRREAD' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'EXTDCRWRITE' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'C405JTGCAPTUREDR' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'C405JTGEXTEST' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'C405JTGPGMOUT' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'C405JTGSHIFTDR' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'C405JTGUPDATEDR' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'C405DBGMSRWE' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'C405DBGSTOPACK' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'C405DBGWBCOMPLETE' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'C405DBGWBFULL' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'C405DBGWBIAR' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'C405DBGLOADDATAONAPUDBUS' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'C405TRCCYCLE' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'C405TRCEVENEXECUTIONSTATUS' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'C405TRCODDEXECUTIONSTATUS' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'C405TRCTRACESTATUS' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'C405TRCTRIGGEREVENTOUT' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1568: Unconnected output port 'C405TRCTRIGGEREVENTTYPE' of component 'system_ppc405_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1841: Unconnected output port 'PLB_Rst' of component 'system_plb_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1841: Unconnected output port 'PLB_dcrAck' of component 'system_plb_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1841: Unconnected output port 'PLB_dcrDBus' of component 'system_plb_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1841: Unconnected output port 'PLB_MIRQ' of component 'system_plb_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1841: Unconnected output port 'PLB_SaddrAck' of component 'system_plb_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1841: Unconnected output port 'PLB_SMRdErr' of component 'system_plb_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1841: Unconnected output port 'PLB_SMWrErr' of component 'system_plb_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1841: Unconnected output port 'PLB_SMBusy' of component 'system_plb_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1841: Unconnected output port 'PLB_SrdBTerm' of component 'system_plb_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1841: Unconnected output port 'PLB_SrdComp' of component 'system_plb_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1841: Unconnected output port 'PLB_SrdDAck' of component 'system_plb_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1841: Unconnected output port 'PLB_SrdDBus' of component 'system_plb_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1841: Unconnected output port 'PLB_SrdWdAddr' of component 'system_plb_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1841: Unconnected output port 'PLB_Srearbitrate' of component 'system_plb_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1841: Unconnected output port 'PLB_Sssize' of component 'system_plb_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1841: Unconnected output port 'PLB_Swait' of component 'system_plb_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1841: Unconnected output port 'PLB_SwrBTerm' of component 'system_plb_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1841: Unconnected output port 'PLB_SwrComp' of component 'system_plb_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1841: Unconnected output port 'PLB_SwrDAck' of component 'system_plb_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1841: Unconnected output port 'Bus_Error_Det' of component 'system_plb_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 1995: Unconnected output port 'BRAM_Din_B' of component 'system_plb_bram_if_cntlr_1_bram_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2013: Unconnected output port 'IP2INTC_Irpt' of component 'system_leds_4bit_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2013: Unconnected output port 'GPIO2_IO_O' of component 'system_leds_4bit_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2013: Unconnected output port 'GPIO2_IO_T' of component 'system_leds_4bit_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2066: Unconnected output port 'IP2INTC_Irpt' of component 'system_leds_positions_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2066: Unconnected output port 'GPIO_IO_O' of component 'system_leds_positions_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2066: Unconnected output port 'GPIO_IO_T' of component 'system_leds_positions_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2066: Unconnected output port 'GPIO2_IO_O' of component 'system_leds_positions_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2066: Unconnected output port 'GPIO2_IO_T' of component 'system_leds_positions_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2119: Unconnected output port 'IP2INTC_Irpt' of component 'system_push_buttons_position_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2119: Unconnected output port 'GPIO2_IO_O' of component 'system_push_buttons_position_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2119: Unconnected output port 'GPIO2_IO_T' of component 'system_push_buttons_position_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2172: Unconnected output port 'SysACE_IRQ' of component 'system_sysace_compactflash_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2228: Unconnected output port 'MCH0_Access_Full' of component 'system_sram_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2228: Unconnected output port 'MCH0_ReadData_Control' of component 'system_sram_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2228: Unconnected output port 'MCH0_ReadData_Data' of component 'system_sram_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2228: Unconnected output port 'MCH0_ReadData_Exists' of component 'system_sram_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2228: Unconnected output port 'MCH1_Access_Full' of component 'system_sram_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2228: Unconnected output port 'MCH1_ReadData_Control' of component 'system_sram_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2228: Unconnected output port 'MCH1_ReadData_Data' of component 'system_sram_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2228: Unconnected output port 'MCH1_ReadData_Exists' of component 'system_sram_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2228: Unconnected output port 'MCH2_Access_Full' of component 'system_sram_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2228: Unconnected output port 'MCH2_ReadData_Control' of component 'system_sram_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2228: Unconnected output port 'MCH2_ReadData_Data' of component 'system_sram_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2228: Unconnected output port 'MCH2_ReadData_Exists' of component 'system_sram_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2228: Unconnected output port 'MCH3_Access_Full' of component 'system_sram_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2228: Unconnected output port 'MCH3_ReadData_Control' of component 'system_sram_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2228: Unconnected output port 'MCH3_ReadData_Data' of component 'system_sram_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2228: Unconnected output port 'MCH3_ReadData_Exists' of component 'system_sram_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2228: Unconnected output port 'Mem_RPN' of component 'system_sram_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2228: Unconnected output port 'Mem_QWEN' of component 'system_sram_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2228: Unconnected output port 'Mem_CE' of component 'system_sram_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2228: Unconnected output port 'Mem_LBON' of component 'system_sram_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2228: Unconnected output port 'Mem_CKEN' of component 'system_sram_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2228: Unconnected output port 'Mem_RNW' of component 'system_sram_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2322: Unconnected output port 'GenerateOut0' of component 'system_xps_timer_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2322: Unconnected output port 'GenerateOut1' of component 'system_xps_timer_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2322: Unconnected output port 'PWM0' of component 'system_xps_timer_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2322: Unconnected output port 'Interrupt' of component 'system_xps_timer_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2375: Unconnected output port 'WDT_Reset' of component 'system_xps_timebase_wdt_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2375: Unconnected output port 'Timebase_Interrupt' of component 'system_xps_timebase_wdt_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2375: Unconnected output port 'WDT_Interrupt' of component 'system_xps_timebase_wdt_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2424: Unconnected output port 'CLKOUT1' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2424: Unconnected output port 'CLKOUT2' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2424: Unconnected output port 'CLKOUT3' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2424: Unconnected output port 'CLKOUT4' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2424: Unconnected output port 'CLKOUT5' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2424: Unconnected output port 'CLKOUT6' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2424: Unconnected output port 'CLKOUT7' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2424: Unconnected output port 'CLKOUT8' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2424: Unconnected output port 'CLKOUT9' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2424: Unconnected output port 'CLKOUT10' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2424: Unconnected output port 'CLKOUT11' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2424: Unconnected output port 'CLKOUT12' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2424: Unconnected output port 'CLKOUT13' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2424: Unconnected output port 'CLKOUT14' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2424: Unconnected output port 'CLKOUT15' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2424: Unconnected output port 'CLKFBOUT' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2424: Unconnected output port 'PSDONE' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2453: Unconnected output port 'DBGC405DEBUGHALT0' of component 'system_jtagppc_cntlr_inst_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2453: Unconnected output port 'DBGC405DEBUGHALT1' of component 'system_jtagppc_cntlr_inst_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2453: Unconnected output port 'JTGC405TCK1' of component 'system_jtagppc_cntlr_inst_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2453: Unconnected output port 'JTGC405TDI1' of component 'system_jtagppc_cntlr_inst_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2453: Unconnected output port 'JTGC405TMS1' of component 'system_jtagppc_cntlr_inst_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2453: Unconnected output port 'JTGC405TRSTNEG1' of component 'system_jtagppc_cntlr_inst_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2474: Unconnected output port 'RstcPPCresetcore_1' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2474: Unconnected output port 'RstcPPCresetchip_1' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2474: Unconnected output port 'RstcPPCresetsys_1' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2474: Unconnected output port 'MB_Reset' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2474: Unconnected output port 'Peripheral_Reset' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2474: Unconnected output port 'Interconnect_aresetn' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2474: Unconnected output port 'Peripheral_aresetn' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Interrupt' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Debug_SYS_Rst' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Ext_BRK' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Ext_NM_BRK' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'S_AXI_AWREADY' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'S_AXI_WREADY' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'S_AXI_BRESP' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'S_AXI_BVALID' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'S_AXI_ARREADY' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'S_AXI_RDATA' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'S_AXI_RRESP' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'S_AXI_RVALID' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Clk_0' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_TDI_0' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Reg_En_0' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Capture_0' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Shift_0' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Update_0' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Rst_0' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Clk_1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_TDI_1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Reg_En_1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Capture_1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Shift_1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Update_1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Rst_1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Clk_2' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_TDI_2' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Reg_En_2' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Capture_2' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Shift_2' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Update_2' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Rst_2' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Clk_3' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_TDI_3' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Reg_En_3' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Capture_3' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Shift_3' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Update_3' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Rst_3' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Clk_4' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_TDI_4' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Reg_En_4' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Capture_4' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Shift_4' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Update_4' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Rst_4' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Clk_5' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_TDI_5' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Reg_En_5' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Capture_5' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Shift_5' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Update_5' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Rst_5' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Clk_6' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_TDI_6' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Reg_En_6' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Capture_6' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Shift_6' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Update_6' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Rst_6' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Clk_7' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_TDI_7' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Reg_En_7' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Capture_7' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Shift_7' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Update_7' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Rst_7' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Clk_8' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_TDI_8' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Reg_En_8' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Capture_8' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Shift_8' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Update_8' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Rst_8' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Clk_9' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_TDI_9' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Reg_En_9' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Capture_9' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Shift_9' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Update_9' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Rst_9' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Clk_10' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_TDI_10' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Reg_En_10' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Capture_10' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Shift_10' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Update_10' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Rst_10' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Clk_11' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_TDI_11' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Reg_En_11' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Capture_11' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Shift_11' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Update_11' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Rst_11' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Clk_12' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_TDI_12' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Reg_En_12' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Capture_12' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Shift_12' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Update_12' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Rst_12' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Clk_13' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_TDI_13' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Reg_En_13' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Capture_13' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Shift_13' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Update_13' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Rst_13' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Clk_14' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_TDI_14' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Reg_En_14' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Capture_14' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Shift_14' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Update_14' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Rst_14' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Clk_15' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_TDI_15' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Reg_En_15' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Capture_15' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Shift_15' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Update_15' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Rst_15' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Clk_16' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_TDI_16' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Reg_En_16' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Capture_16' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Shift_16' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Update_16' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Rst_16' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Clk_17' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_TDI_17' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Reg_En_17' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Capture_17' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Shift_17' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Update_17' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Rst_17' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Clk_18' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_TDI_18' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Reg_En_18' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Capture_18' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Shift_18' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Update_18' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Rst_18' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Clk_19' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_TDI_19' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Reg_En_19' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Capture_19' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Shift_19' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Update_19' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Rst_19' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Clk_20' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_TDI_20' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Reg_En_20' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Capture_20' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Shift_20' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Update_20' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Rst_20' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Clk_21' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_TDI_21' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Reg_En_21' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Capture_21' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Shift_21' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Update_21' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Rst_21' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Clk_22' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_TDI_22' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Reg_En_22' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Capture_22' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Shift_22' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Update_22' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Rst_22' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Clk_23' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_TDI_23' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Reg_En_23' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Capture_23' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Shift_23' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Update_23' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Rst_23' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Clk_24' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_TDI_24' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Reg_En_24' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Capture_24' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Shift_24' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Update_24' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Rst_24' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Clk_25' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_TDI_25' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Reg_En_25' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Capture_25' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Shift_25' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Update_25' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Rst_25' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Clk_26' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_TDI_26' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Reg_En_26' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Capture_26' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Shift_26' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Update_26' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Rst_26' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Clk_27' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_TDI_27' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Reg_En_27' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Capture_27' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Shift_27' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Update_27' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Rst_27' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Clk_28' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_TDI_28' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Reg_En_28' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Capture_28' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Shift_28' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Update_28' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Rst_28' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Clk_29' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_TDI_29' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Reg_En_29' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Capture_29' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Shift_29' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Update_29' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Rst_29' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Clk_30' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_TDI_30' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Reg_En_30' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Capture_30' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Shift_30' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Update_30' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Rst_30' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Clk_31' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_TDI_31' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Reg_En_31' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Capture_31' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Shift_31' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Update_31' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Dbg_Rst_31' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'bscan_tdi' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'bscan_reset' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'bscan_shift' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'bscan_update' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'bscan_capture' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'bscan_sel1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'bscan_drck1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'bscan_ext_tdo' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Ext_JTAG_DRCK' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Ext_JTAG_RESET' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Ext_JTAG_SEL' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Ext_JTAG_CAPTURE' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Ext_JTAG_SHIFT' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Ext_JTAG_UPDATE' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2500: Unconnected output port 'Ext_JTAG_TDI' of component 'system_mdm_0_wrapper'.
WARNING:Xst:2211 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2896: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2904: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2912: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2920: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2928: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2936: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2944: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2952: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2960: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2968: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2976: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2984: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "F:/Thesis/TryNew22/hdl/system.vhd" line 2992: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "F:/Thesis/TryNew22/hdl/system.vhd" line 3000: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "F:/Thesis/TryNew22/hdl/system.vhd" line 3008: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "F:/Thesis/TryNew22/hdl/system.vhd" line 3016: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "F:/Thesis/TryNew22/hdl/system.vhd" line 3024: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "F:/Thesis/TryNew22/hdl/system.vhd" line 3032: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "F:/Thesis/TryNew22/hdl/system.vhd" line 3040: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "F:/Thesis/TryNew22/hdl/system.vhd" line 3048: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "F:/Thesis/TryNew22/hdl/system.vhd" line 3056: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "F:/Thesis/TryNew22/hdl/system.vhd" line 3064: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "F:/Thesis/TryNew22/hdl/system.vhd" line 3072: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "F:/Thesis/TryNew22/hdl/system.vhd" line 3080: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "F:/Thesis/TryNew22/hdl/system.vhd" line 3088: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "F:/Thesis/TryNew22/hdl/system.vhd" line 3096: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "F:/Thesis/TryNew22/hdl/system.vhd" line 3104: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "F:/Thesis/TryNew22/hdl/system.vhd" line 3112: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "F:/Thesis/TryNew22/hdl/system.vhd" line 3120: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "F:/Thesis/TryNew22/hdl/system.vhd" line 3128: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "F:/Thesis/TryNew22/hdl/system.vhd" line 3136: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "F:/Thesis/TryNew22/hdl/system.vhd" line 3144: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "F:/Thesis/TryNew22/hdl/system.vhd" line 3152: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "F:/Thesis/TryNew22/hdl/system.vhd" line 3160: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "F:/Thesis/TryNew22/hdl/system.vhd" line 3168: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "F:/Thesis/TryNew22/hdl/system.vhd" line 3176: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "F:/Thesis/TryNew22/hdl/system.vhd" line 3184: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "F:/Thesis/TryNew22/hdl/system.vhd" line 3192: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "F:/Thesis/TryNew22/hdl/system.vhd" line 3200: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "F:/Thesis/TryNew22/hdl/system.vhd" line 3208: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "F:/Thesis/TryNew22/hdl/system.vhd" line 3216: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "F:/Thesis/TryNew22/hdl/system.vhd" line 3224: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "F:/Thesis/TryNew22/hdl/system.vhd" line 3232: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "F:/Thesis/TryNew22/hdl/system.vhd" line 3240: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "F:/Thesis/TryNew22/hdl/system.vhd" line 3248: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "F:/Thesis/TryNew22/hdl/system.vhd" line 3256: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "F:/Thesis/TryNew22/hdl/system.vhd" line 3264: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "F:/Thesis/TryNew22/hdl/system.vhd" line 3272: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "F:/Thesis/TryNew22/hdl/system.vhd" line 3280: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "F:/Thesis/TryNew22/hdl/system.vhd" line 3288: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "F:/Thesis/TryNew22/hdl/system.vhd" line 3296: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "F:/Thesis/TryNew22/hdl/system.vhd" line 3304: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "F:/Thesis/TryNew22/hdl/system.vhd" line 3312: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "F:/Thesis/TryNew22/hdl/system.vhd" line 3320: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "F:/Thesis/TryNew22/hdl/system.vhd" line 3328: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "F:/Thesis/TryNew22/hdl/system.vhd" line 3336: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "F:/Thesis/TryNew22/hdl/system.vhd" line 3344: Instantiating black box module <IOBUF>.
Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <system>.
    Related source file is "F:/Thesis/TryNew22/hdl/system.vhd".
WARNING:Xst:646 - Signal <pgassign7<0:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pgassign7<30:31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pgassign6<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pgassign5> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pgassign4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pgassign3<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <system> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/system_ppc405_0_wrapper.ngc>.
Reading core <../implementation/system_plb_wrapper.ngc>.
Reading core <../implementation/system_xps_bram_if_cntlr_1_wrapper.ngc>.
Reading core <../implementation/system_plb_bram_if_cntlr_1_bram_wrapper.ngc>.
Reading core <../implementation/system_leds_4bit_wrapper.ngc>.
Reading core <../implementation/system_leds_positions_wrapper.ngc>.
Reading core <../implementation/system_push_buttons_position_wrapper.ngc>.
Reading core <../implementation/system_sysace_compactflash_wrapper.ngc>.
Reading core <../implementation/system_sram_wrapper.ngc>.
Reading core <../implementation/system_xps_timer_0_wrapper.ngc>.
Reading core <../implementation/system_xps_timebase_wdt_0_wrapper.ngc>.
Reading core <../implementation/system_clock_generator_0_wrapper.ngc>.
Reading core <../implementation/system_jtagppc_cntlr_inst_wrapper.ngc>.
Reading core <../implementation/system_proc_sys_reset_0_wrapper.ngc>.
Reading core <../implementation/system_mdm_0_wrapper.ngc>.
Reading core <../implementation/system_my_newip_22_0_wrapper.ngc>.
Loading core <system_ppc405_0_wrapper> for timing and area information for instance <ppc405_0>.
Loading core <system_plb_wrapper> for timing and area information for instance <plb>.
Loading core <system_xps_bram_if_cntlr_1_wrapper> for timing and area information for instance <xps_bram_if_cntlr_1>.
Loading core <system_plb_bram_if_cntlr_1_bram_wrapper> for timing and area information for instance <plb_bram_if_cntlr_1_bram>.
Loading core <system_leds_4bit_wrapper> for timing and area information for instance <LEDs_4Bit>.
Loading core <system_leds_positions_wrapper> for timing and area information for instance <LEDs_Positions>.
Loading core <system_push_buttons_position_wrapper> for timing and area information for instance <Push_Buttons_Position>.
Loading core <system_sysace_compactflash_wrapper> for timing and area information for instance <SysACE_CompactFlash>.
Loading core <system_sram_wrapper> for timing and area information for instance <SRAM>.
Loading core <system_xps_timer_0_wrapper> for timing and area information for instance <xps_timer_0>.
Loading core <system_xps_timebase_wdt_0_wrapper> for timing and area information for instance <xps_timebase_wdt_0>.
Loading core <system_clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <system_jtagppc_cntlr_inst_wrapper> for timing and area information for instance <jtagppc_cntlr_inst>.
Loading core <system_proc_sys_reset_0_wrapper> for timing and area information for instance <proc_sys_reset_0>.
Loading core <system_mdm_0_wrapper> for timing and area information for instance <mdm_0>.
Loading core <system_my_newip_22_0_wrapper> for timing and area information for instance <my_newip_22_0>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2260 - The FF/Latch <plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <plb> is equivalent to the following 3 FFs/Latches : <plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> <plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_2> <plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_3> 
INFO:Xst:2260 - The FF/Latch <plb/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <plb> is equivalent to the following 12 FFs/Latches : <plb/GEN_MPLB_RST[0].I_MPLB_RST> <plb/GEN_SPLB_RST[9].I_SPLB_RST> <plb/GEN_SPLB_RST[8].I_SPLB_RST> <plb/GEN_SPLB_RST[7].I_SPLB_RST> <plb/GEN_SPLB_RST[6].I_SPLB_RST> <plb/GEN_SPLB_RST[5].I_SPLB_RST> <plb/GEN_SPLB_RST[4].I_SPLB_RST> <plb/GEN_SPLB_RST[3].I_SPLB_RST> <plb/GEN_SPLB_RST[2].I_SPLB_RST> <plb/GEN_SPLB_RST[1].I_SPLB_RST> <plb/GEN_SPLB_RST[0].I_SPLB_RST> <plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <plb> is equivalent to the following 3 FFs/Latches : <plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> <plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_2> <plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_3> 
INFO:Xst:2260 - The FF/Latch <xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_ADDRACK> in Unit <xps_bram_if_cntlr_1> is equivalent to the following FF/Latch : <xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_SET_SLBUSY> 
INFO:Xst:2260 - The FF/Latch <xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_WRACK_2BUS> in Unit <xps_bram_if_cntlr_1> is equivalent to the following FF/Latch : <xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_WRACK> 
INFO:Xst:2260 - The FF/Latch <SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/data_timeout> in Unit <SysACE_CompactFlash> is equivalent to the following FF/Latch : <SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/data_timeout_1> 
INFO:Xst:2260 - The FF/Latch <SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/rdAck_sync2sysclk_int> in Unit <SysACE_CompactFlash> is equivalent to the following FF/Latch : <SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/rdAck_sync2sysclk_int_1> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN1> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN2> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_wen_reg> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/EMC_CTRL_I/MEM_STEER_I/SYNC_MEM_DQT.REG_DQT_GEN[0].DQT_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> in Unit <xps_timer_0> is equivalent to the following FF/Latch : <xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> 
INFO:Xst:2260 - The FF/Latch <my_newip_22_0/USER_LOGIC_I/slv_reg1_0> in Unit <my_newip_22_0> is equivalent to the following FF/Latch : <my_newip_22_0/USER_LOGIC_I/slv_reg1_0_1> 
INFO:Xst:2260 - The FF/Latch <my_newip_22_0/USER_LOGIC_I/slv_reg1_2> in Unit <my_newip_22_0> is equivalent to the following FF/Latch : <my_newip_22_0/USER_LOGIC_I/slv_reg1_2_1> 
INFO:Xst:2260 - The FF/Latch <plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <plb> is equivalent to the following 3 FFs/Latches : <plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> <plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_2> <plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_3> 
INFO:Xst:2260 - The FF/Latch <plb/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <plb> is equivalent to the following 12 FFs/Latches : <plb/GEN_MPLB_RST[0].I_MPLB_RST> <plb/GEN_SPLB_RST[9].I_SPLB_RST> <plb/GEN_SPLB_RST[8].I_SPLB_RST> <plb/GEN_SPLB_RST[7].I_SPLB_RST> <plb/GEN_SPLB_RST[6].I_SPLB_RST> <plb/GEN_SPLB_RST[5].I_SPLB_RST> <plb/GEN_SPLB_RST[4].I_SPLB_RST> <plb/GEN_SPLB_RST[3].I_SPLB_RST> <plb/GEN_SPLB_RST[2].I_SPLB_RST> <plb/GEN_SPLB_RST[1].I_SPLB_RST> <plb/GEN_SPLB_RST[0].I_SPLB_RST> <plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <plb> is equivalent to the following 3 FFs/Latches : <plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> <plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_2> <plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_3> 
INFO:Xst:2260 - The FF/Latch <xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_ADDRACK> in Unit <xps_bram_if_cntlr_1> is equivalent to the following FF/Latch : <xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_SET_SLBUSY> 
INFO:Xst:2260 - The FF/Latch <xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_WRACK_2BUS> in Unit <xps_bram_if_cntlr_1> is equivalent to the following FF/Latch : <xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_WRACK> 
INFO:Xst:2260 - The FF/Latch <SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/data_timeout> in Unit <SysACE_CompactFlash> is equivalent to the following FF/Latch : <SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/data_timeout_1> 
INFO:Xst:2260 - The FF/Latch <SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/rdAck_sync2sysclk_int> in Unit <SysACE_CompactFlash> is equivalent to the following FF/Latch : <SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/rdAck_sync2sysclk_int_1> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN1> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN2> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_wen_reg> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/EMC_CTRL_I/MEM_STEER_I/SYNC_MEM_DQT.REG_DQT_GEN[0].DQT_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> in Unit <xps_timer_0> is equivalent to the following FF/Latch : <xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> 
INFO:Xst:2260 - The FF/Latch <my_newip_22_0/USER_LOGIC_I/slv_reg1_0> in Unit <my_newip_22_0> is equivalent to the following FF/Latch : <my_newip_22_0/USER_LOGIC_I/slv_reg1_0_1> 
INFO:Xst:2260 - The FF/Latch <my_newip_22_0/USER_LOGIC_I/slv_reg1_2> in Unit <my_newip_22_0> is equivalent to the following FF/Latch : <my_newip_22_0/USER_LOGIC_I/slv_reg1_2_1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 105

Cell Usage :
# BELS                             : 7567
#      BUF                         : 64
#      GND                         : 19
#      INV                         : 136
#      LUT1                        : 120
#      LUT2                        : 648
#      LUT2_D                      : 21
#      LUT2_L                      : 81
#      LUT3                        : 1233
#      LUT3_D                      : 48
#      LUT3_L                      : 123
#      LUT4                        : 2328
#      LUT4_D                      : 86
#      LUT4_L                      : 481
#      MULT_AND                    : 51
#      MUXCY                       : 1193
#      MUXCY_L                     : 102
#      MUXF5                       : 108
#      VCC                         : 16
#      XORCY                       : 709
# FlipFlops/Latches                : 3376
#      FD                          : 446
#      FDC                         : 672
#      FDC_1                       : 5
#      FDCE                        : 24
#      FDE                         : 86
#      FDE_1                       : 8
#      FDP                         : 31
#      FDR                         : 1094
#      FDR_1                       : 65
#      FDRE                        : 702
#      FDRE_1                      : 1
#      FDRS                        : 23
#      FDRSE                       : 90
#      FDS                         : 63
#      FDS_1                       : 43
#      FDSE                        : 23
# RAMS                             : 6
#      RAMB16                      : 6
# Shift Registers                  : 73
#      SRL16                       : 21
#      SRL16E                      : 52
# Clock Buffers                    : 7
#      BUFG                        : 6
#      BUFGP                       : 1
# IO Buffers                       : 104
#      IBUF                        : 2
#      IBUFG                       : 1
#      IOBUF                       : 57
#      OBUF                        : 44
# DCM_ADVs                         : 1
#      DCM_ADV                     : 1
# Others                           : 3
#      BSCAN_VIRTEX4               : 1
#      JTAGPPC                     : 1
#      PPC405_ADV                  : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 4vfx12ff668-10 

 Number of Slices:                     3510  out of   5472    64%  
 Number of Slice Flip Flops:           3254  out of  10944    29%  
 Number of 4 input LUTs:               5378  out of  10944    49%  
    Number used as logic:              5305
    Number used as Shift registers:      73
 Number of IOs:                         105
 Number of bonded IOBs:                 105  out of    320    32%  
    IOB Flip Flops:                     122
 Number of FIFO16/RAMB16s:                6  out of     36    16%  
    Number used as RAMB16s:               6
 Number of GCLKs:                         7  out of     32    21%  
 Number of PPC405s:                       1  out of      1   100%  
 Number of DCM_ADVs:                      1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                         | Clock buffer(FF name)                                                                                                                                                                    | Load  |
---------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
fpga_0_clk_1_sys_clk_pin                                             | clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST:CLK0                                                                                                                              | 3263  |
N1                                                                   | NONE(ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i)                                                                                                                                        | 1     |
jtagppc_cntlr_inst/JTGC405TCK0                                       | NONE(ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i)                                                                                                                                        | 1     |
N0                                                                   | NONE(plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_0)                                                                                                                         | 4     |
fpga_0_SysACE_CompactFlash_SysACE_CLK_pin                            | BUFGP                                                                                                                                                                                    | 95    |
mdm_0/mdm_0/drck_i                                                   | BUFG                                                                                                                                                                                     | 67    |
mdm_0/mdm_0/update1                                                  | BUFG                                                                                                                                                                                     | 31    |
my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/BRAM_CIRCUIT/N1| NONE(my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/BRAM_CIRCUIT/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP)| 2     |
---------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                            | Buffer(FF name)                                                                                                                                                                          | Load  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
ppc405_0/IPLB0_M_UABus<31>(ppc405_0/XST_GND:G)                                                                                                                            | NONE(ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i)                                                                                                                                        | 396   |
my_newip_22_0/my_newip_22_0/SOFT_RESET_I/Reset2IP_Reset1_1(my_newip_22_0/my_newip_22_0/SOFT_RESET_I/Reset2IP_Reset1_1:O)                                                  | NONE(my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/H2O_reg_0)                                                                                                 | 315   |
ppc405_0/IPLB1_M_BE<7>(ppc405_0/XST_VCC:P)                                                                                                                                | NONE(ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i)                                                                                                                                        | 282   |
my_newip_22_0/my_newip_22_0/rst_Bus2IP_Reset(my_newip_22_0/my_newip_22_0/SOFT_RESET_I/Reset2IP_Reset1:O)                                                                  | NONE(my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/ADDRESS_A_reg_0)                                                                                           | 281   |
N0(XST_GND:G)                                                                                                                                                             | NONE(ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i)                                                                                                                                        | 195   |
plb/SPLB_Rst<4>(plb/plb/GEN_SPLB_RST[4].I_SPLB_RST:Q)                                                                                                                     | NONE(SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/Done)                                                                                               | 89    |
mdm_0/mdm_0/MDM_Core_I1/Config_Reg_Acst_inv(mdm_0/mdm_0/MDM_Core_I1/Config_Reg_Acst_inv1_INV_0:O)                                                                         | NONE(mdm_0/mdm_0/MDM_Core_I1/Config_Reg_0)                                                                                                                                               | 23    |
plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/net_gnd0(plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/XST_GND:G)                                                   | NONE(plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_0)                                                                                                                         | 16    |
N1(XST_VCC:P)                                                                                                                                                             | NONE(ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i)                                                                                                                                        | 12    |
mdm_0/mdm_0/MDM_Core_I1/SEL_inv(mdm_0/mdm_0/MDM_Core_I1/SEL_inv1_INV_0:O)                                                                                                 | NONE(mdm_0/mdm_0/MDM_Core_I1/PORT_Selector_0)                                                                                                                                            | 12    |
my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/BRAM_CIRCUIT/N1(my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/BRAM_CIRCUIT/XST_GND:G)                       | NONE(my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/BRAM_CIRCUIT/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP)| 8     |
SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/done3(SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/DONE_REG3:Q)| NONE(SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/RDCE_REG1)                                                                                              | 6     |
clock_generator_0/clock_generator_0/DCM0_INST/reset(clock_generator_0/clock_generator_0/DCM0_INST/reset1_INV_0:O)                                                         | NONE(clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0)                                                                                                                          | 4     |
mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_inv(mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_inv1_INV_0:O)                                                         | NONE(mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/execute)                                                                                                                                     | 1     |
mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/local_sel_n3(mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].LUT_Delay:O)                                                  | NONE(mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I)                                                                                                                                       | 1     |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -10

   Minimum period: 8.359ns (Maximum Frequency: 119.626MHz)
   Minimum input arrival time before clock: 2.853ns
   Maximum output required time after clock: 10.409ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_clk_1_sys_clk_pin'
  Clock period: 8.359ns (frequency: 119.626MHz)
  Total number of paths / destination ports: 207052 / 6660
-------------------------------------------------------------------------
Delay:               4.180ns (Levels of Logic = 1)
  Source:            plb/plb/GEN_SPLB_RST[5].I_SPLB_RST (FF)
  Destination:       SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_CE_0 (FF)
  Source Clock:      fpga_0_clk_1_sys_clk_pin rising
  Destination Clock: fpga_0_clk_1_sys_clk_pin falling

  Data Path: plb/plb/GEN_SPLB_RST[5].I_SPLB_RST to SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_CE_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q            555   0.360   2.758  plb/GEN_SPLB_RST[5].I_SPLB_RST (SPLB_Rst<5>)
     end scope: 'plb'
     begin scope: 'SRAM'
     FDS_1:S                   1.062          SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_OEN_0
    ----------------------------------------
    Total                      4.180ns (1.422ns logic, 2.758ns route)
                                       (34.0% logic, 66.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_SysACE_CompactFlash_SysACE_CLK_pin'
  Clock period: 2.777ns (frequency: 360.055MHz)
  Total number of paths / destination ports: 229 / 70
-------------------------------------------------------------------------
Delay:               2.777ns (Levels of Logic = 3)
  Source:            SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd2 (FF)
  Destination:       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[7].DQT_REG1 (FF)
  Source Clock:      fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising
  Destination Clock: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising

  Data Path: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd2 to SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[7].DQT_REG1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             19   0.360   0.764  SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd2 (SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd2)
     LUT3:I2->O            1   0.195   0.523  SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_wen_cmb2_SW0 (N6)
     LUT4_D:I3->O          1   0.195   0.523  SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_wen_cmb2 (SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/N3)
     LUT4:I3->O           16   0.195   0.000  SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/valid_mem_t_cmb1 (SysACE_CompactFlash/I_SYSACE_CONTROLLER/valid_mem_t)
     FDP:D                     0.022          SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[7].DQT_REG1
    ----------------------------------------
    Total                      2.777ns (0.967ns logic, 1.810ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mdm_0/mdm_0/drck_i'
  Clock period: 6.188ns (frequency: 161.614MHz)
  Total number of paths / destination ports: 109 / 81
-------------------------------------------------------------------------
Delay:               3.094ns (Levels of Logic = 2)
  Source:            mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_4 (FF)
  Destination:       mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (FF)
  Source Clock:      mdm_0/mdm_0/drck_i rising
  Destination Clock: mdm_0/mdm_0/drck_i falling

  Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_4 to mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.360   0.756  JTAG_CONTROL_I/tdi_shifter_4 (JTAG_CONTROL_I/tdi_shifter<4>)
     LUT4:I0->O            1   0.195   0.688  JTAG_CONTROL_I/sync_detected_and000025_SW0 (N44)
     LUT4:I1->O            1   0.195   0.360  JTAG_CONTROL_I/sync_detected_and000025 (JTAG_CONTROL_I/sync_detected)
     FDRE_1:CE                 0.540          JTAG_CONTROL_I/SYNC_FDRE
    ----------------------------------------
    Total                      3.094ns (1.290ns logic, 1.804ns route)
                                       (41.7% logic, 58.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mdm_0/mdm_0/update1'
  Clock period: 7.323ns (frequency: 136.552MHz)
  Total number of paths / destination ports: 153 / 39
-------------------------------------------------------------------------
Delay:               3.662ns (Levels of Logic = 3)
  Source:            mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_0 (FF)
  Destination:       mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/set_Ext_BRK (FF)
  Source Clock:      mdm_0/mdm_0/update1 falling
  Destination Clock: mdm_0/mdm_0/update1 rising

  Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_0 to mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/set_Ext_BRK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            3   0.307   0.756  JTAG_CONTROL_I/command_0 (JTAG_CONTROL_I/command<0>)
     LUT4:I0->O            6   0.195   0.560  JTAG_CONTROL_I/Debug_SYS_Rst_i_and000011 (JTAG_CONTROL_I/TDO_and0000)
     LUT3:I2->O            2   0.195   0.540  JTAG_CONTROL_I/Debug_SYS_Rst_i_and000021 (JTAG_CONTROL_I/N10)
     LUT4:I3->O            4   0.195   0.374  JTAG_CONTROL_I/Debug_SYS_Rst_i_and00001 (JTAG_CONTROL_I/Debug_SYS_Rst_i_and0000)
     FDE:CE                    0.540          JTAG_CONTROL_I/Debug_SYS_Rst_i
    ----------------------------------------
    Total                      3.662ns (1.432ns logic, 2.230ns route)
                                       (39.1% logic, 60.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'jtagppc_cntlr_inst/JTGC405TCK0'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.100ns (Levels of Logic = 1)
  Source:            jtagppc_cntlr_inst/jtagppc_cntlr_inst/single_ppc_connectivity.single_PPC405.JTAGPPC_i0:TMS (PAD)
  Destination:       ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i (CPU)
  Destination Clock: jtagppc_cntlr_inst/JTGC405TCK0 rising

  Data Path: jtagppc_cntlr_inst/jtagppc_cntlr_inst/single_ppc_connectivity.single_PPC405.JTAGPPC_i0:TMS to ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    JTAGPPC:TMS            1   0.000   0.000  jtagppc_cntlr_inst/single_ppc_connectivity.single_PPC405.JTAGPPC_i0 (JTGC405TMS0)
     end scope: 'jtagppc_cntlr_inst'
     begin scope: 'ppc405_0'
     PPC405_ADV:JTGC405TMS        1.740          ppc405_0/PPC405_ADV_i/PPC405_ADV_i
    ----------------------------------------
    Total                      2.100ns (2.100ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_clk_1_sys_clk_pin'
  Total number of paths / destination ports: 42 / 42
-------------------------------------------------------------------------
Offset:              2.853ns (Levels of Logic = 2)
  Source:            fpga_0_LEDs_4Bit_GPIO_IO_pin<3> (PAD)
  Destination:       LEDs_4Bit/LEDs_4Bit/gpio_core_1/Mshreg_gpio_Data_In_3 (FF)
  Destination Clock: fpga_0_clk_1_sys_clk_pin rising

  Data Path: fpga_0_LEDs_4Bit_GPIO_IO_pin<3> to LEDs_4Bit/LEDs_4Bit/gpio_core_1/Mshreg_gpio_Data_In_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   0.965   0.360  iobuf_3 (fpga_0_LEDs_4Bit_GPIO_IO_pin_I<3>)
     begin scope: 'LEDs_4Bit'
     SRL16:D                   1.528          LEDs_4Bit/gpio_core_1/Mshreg_gpio_Data_In_3
    ----------------------------------------
    Total                      2.853ns (2.493ns logic, 0.360ns route)
                                       (87.4% logic, 12.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_SysACE_CompactFlash_SysACE_CLK_pin'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              1.347ns (Levels of Logic = 2)
  Source:            fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<0> (PAD)
  Destination:       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[7].MEM_DQ_I_1 (FF)
  Destination Clock: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising

  Data Path: fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<0> to SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[7].MEM_DQ_I_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   0.965   0.360  iobuf_24 (fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_I<0>)
     begin scope: 'SysACE_CompactFlash'
     FDCE:D                    0.022          SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[7].MEM_DQ_I_1
    ----------------------------------------
    Total                      1.347ns (0.987ns logic, 0.360ns route)
                                       (73.3% logic, 26.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mdm_0/mdm_0/drck_i'
  Total number of paths / destination ports: 68 / 44
-------------------------------------------------------------------------
Offset:              2.722ns (Levels of Logic = 3)
  Source:            mdm_0/mdm_0/Use_Virtex4.BSCAN_VIRTEX4_I:SEL (PAD)
  Destination:       mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_0 (FF)
  Destination Clock: mdm_0/mdm_0/drck_i rising

  Data Path: mdm_0/mdm_0/Use_Virtex4.BSCAN_VIRTEX4_I:SEL to mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX4:SEL      2   0.000   0.000  mdm_0/Use_Virtex4.BSCAN_VIRTEX4_I (mdm_0/sel)
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT3:I0->O            7   0.195   0.641  Ext_JTAG_SEL11 (N2)
     LUT4:I2->O            8   0.195   0.445  JTAG_CONTROL_I/tdi_shifter_and00001 (JTAG_CONTROL_I/tdi_shifter_and0000)
     FDE:CE                    0.540          JTAG_CONTROL_I/tdi_shifter_7
    ----------------------------------------
    Total                      2.722ns (1.635ns logic, 1.086ns route)
                                       (60.1% logic, 39.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mdm_0/mdm_0/update1'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              2.753ns (Levels of Logic = 3)
  Source:            mdm_0/mdm_0/Use_Virtex4.BSCAN_VIRTEX4_I:SEL (PAD)
  Destination:       mdm_0/mdm_0/MDM_Core_I1/PORT_Selector_1_0 (FF)
  Destination Clock: mdm_0/mdm_0/update1 rising

  Data Path: mdm_0/mdm_0/Use_Virtex4.BSCAN_VIRTEX4_I:SEL to mdm_0/mdm_0/MDM_Core_I1/PORT_Selector_1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX4:SEL      2   0.000   0.000  mdm_0/Use_Virtex4.BSCAN_VIRTEX4_I (mdm_0/sel)
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT3:I0->O            7   0.195   0.744  Ext_JTAG_SEL11 (N2)
     LUT3:I0->O            4   0.195   0.374  MDM_SEL1 (MDM_SEL)
     FDCE:CE                   0.540          PORT_Selector_1_0
    ----------------------------------------
    Total                      2.753ns (1.635ns logic, 1.118ns route)
                                       (59.4% logic, 40.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_0_SysACE_CompactFlash_SysACE_CLK_pin'
  Total number of paths / destination ports: 41 / 25
-------------------------------------------------------------------------
Offset:              4.677ns (Levels of Logic = 2)
  Source:            SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG (FF)
  Destination:       fpga_0_SysACE_CompactFlash_SysACE_CEN_pin (PAD)
  Source Clock:      fpga_0_SysACE_CompactFlash_SysACE_CLK_pin rising

  Data Path: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG to fpga_0_SysACE_CompactFlash_SysACE_CEN_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.360   0.360  SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG (SysACE_CEN)
     end scope: 'SysACE_CompactFlash'
     OBUF:I->O                 3.957          fpga_0_SysACE_CompactFlash_SysACE_CEN_pin_OBUF (fpga_0_SysACE_CompactFlash_SysACE_CEN_pin)
    ----------------------------------------
    Total                      4.677ns (4.317ns logic, 0.360ns route)
                                       (92.3% logic, 7.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_0_clk_1_sys_clk_pin'
  Total number of paths / destination ports: 2874 / 74
-------------------------------------------------------------------------
Offset:              10.409ns (Levels of Logic = 14)
  Source:            my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/Pi_reg_0 (FF)
  Destination:       my_newip_22_0_LED_pin<0> (PAD)
  Source Clock:      fpga_0_clk_1_sys_clk_pin rising

  Data Path: my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/Pi_reg_0 to my_newip_22_0_LED_pin<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.360   0.755  my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/Pi_reg_0 (my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/Pi_reg<0>)
     LUT4:I0->O            1   0.195   0.000  my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/Mcompar_CURRENT_STATE_cmp_gt0007_lut<0> (my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/Mcompar_CURRENT_STATE_cmp_gt0007_lut<0>)
     MUXCY:S->O            1   0.366   0.000  my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/Mcompar_CURRENT_STATE_cmp_gt0007_cy<0> (my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/Mcompar_CURRENT_STATE_cmp_gt0007_cy<0>)
     MUXCY:CI->O           1   0.045   0.000  my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/Mcompar_CURRENT_STATE_cmp_gt0007_cy<1> (my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/Mcompar_CURRENT_STATE_cmp_gt0007_cy<1>)
     MUXCY:CI->O           1   0.045   0.000  my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/Mcompar_CURRENT_STATE_cmp_gt0007_cy<2> (my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/Mcompar_CURRENT_STATE_cmp_gt0007_cy<2>)
     MUXCY:CI->O           1   0.045   0.000  my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/Mcompar_CURRENT_STATE_cmp_gt0007_cy<3> (my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/Mcompar_CURRENT_STATE_cmp_gt0007_cy<3>)
     MUXCY:CI->O           1   0.045   0.000  my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/Mcompar_CURRENT_STATE_cmp_gt0007_cy<4> (my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/Mcompar_CURRENT_STATE_cmp_gt0007_cy<4>)
     MUXCY:CI->O           1   0.045   0.000  my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/Mcompar_CURRENT_STATE_cmp_gt0007_cy<5> (my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/Mcompar_CURRENT_STATE_cmp_gt0007_cy<5>)
     MUXCY:CI->O           3   0.370   0.703  my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/Mcompar_CURRENT_STATE_cmp_gt0007_cy<6> (my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/Mcompar_CURRENT_STATE_cmp_gt0007_cy<6>)
     LUT4_D:I1->O         99   0.195   1.353  my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/CURRENT_STATE_FSM_FFd42-In43 (my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/CURRENT_STATE_FSM_FFd42-In43)
     LUT3_L:I2->LO         1   0.195   0.163  my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/Output05<1>11111 (my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/Output05<1>1111)
     LUT4:I3->O            8   0.195   0.826  my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/Output05<1>1120 (my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/N80)
     LUT4:I0->O            1   0.195   0.360  my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/Output05<4>34 (LED<0>)
     end scope: 'my_newip_22_0'
     OBUF:I->O                 3.957          my_newip_22_0_LED_pin_0_OBUF (my_newip_22_0_LED_pin<0>)
    ----------------------------------------
    Total                     10.409ns (6.250ns logic, 4.159ns route)
                                       (60.0% logic, 40.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'jtagppc_cntlr_inst/JTGC405TCK0'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.170ns (Levels of Logic = 1)
  Source:            ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i (CPU)
  Destination:       jtagppc_cntlr_inst/jtagppc_cntlr_inst/single_ppc_connectivity.single_PPC405.JTAGPPC_i0:TDOTSPPC (PAD)
  Source Clock:      jtagppc_cntlr_inst/JTGC405TCK0 rising

  Data Path: ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i to jtagppc_cntlr_inst/jtagppc_cntlr_inst/single_ppc_connectivity.single_PPC405.JTAGPPC_i0:TDOTSPPC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     PPC405_ADV:JTGC405TCK->C405JTGTDOEN    0   2.170   0.000  ppc405_0/PPC405_ADV_i/PPC405_ADV_i (C405JTGTDOEN)
     end scope: 'ppc405_0'
     begin scope: 'jtagppc_cntlr_inst'
    JTAGPPC:TDOTSPPC           0.000          jtagppc_cntlr_inst/single_ppc_connectivity.single_PPC405.JTAGPPC_i0
    ----------------------------------------
    Total                      2.170ns (2.170ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mdm_0/mdm_0/drck_i'
  Total number of paths / destination ports: 8 / 1
-------------------------------------------------------------------------
Offset:              5.348ns (Levels of Logic = 6)
  Source:            mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1 (FF)
  Destination:       mdm_0/mdm_0/Use_Virtex4.BSCAN_VIRTEX4_I:TDO (PAD)
  Source Clock:      mdm_0/mdm_0/drck_i rising

  Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1 to mdm_0/mdm_0/Use_Virtex4.BSCAN_VIRTEX4_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16E:CLK->Q         1   2.203   0.688  JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1 (JTAG_CONTROL_I/ID_TDO_1)
     LUT3:I0->O            1   0.195   0.000  TDO_i1232 (TDO_i1232)
     MUXF5:I0->O           1   0.382   0.585  TDO_i123_f5 (TDO_i123)
     LUT4:I2->O            1   0.195   0.000  TDO_i179_F (N62)
     MUXF5:I0->O           1   0.382   0.523  TDO_i179 (TDO_i179)
     LUT4:I3->O            0   0.195   0.000  TDO_i215 (TDO)
     end scope: 'mdm_0/MDM_Core_I1'
    BSCAN_VIRTEX4:TDO          0.000          mdm_0/Use_Virtex4.BSCAN_VIRTEX4_I
    ----------------------------------------
    Total                      5.348ns (3.552ns logic, 1.796ns route)
                                       (66.4% logic, 33.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mdm_0/mdm_0/update1'
  Total number of paths / destination ports: 36 / 1
-------------------------------------------------------------------------
Offset:              3.516ns (Levels of Logic = 6)
  Source:            mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_4 (FF)
  Destination:       mdm_0/mdm_0/Use_Virtex4.BSCAN_VIRTEX4_I:TDO (PAD)
  Source Clock:      mdm_0/mdm_0/update1 falling

  Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_4 to mdm_0/mdm_0/Use_Virtex4.BSCAN_VIRTEX4_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q           13   0.307   0.752  JTAG_CONTROL_I/command_4 (JTAG_CONTROL_I/command<4>)
     LUT3:I1->O            1   0.195   0.000  TDO_i1232 (TDO_i1232)
     MUXF5:I0->O           1   0.382   0.585  TDO_i123_f5 (TDO_i123)
     LUT4:I2->O            1   0.195   0.000  TDO_i179_F (N62)
     MUXF5:I0->O           1   0.382   0.523  TDO_i179 (TDO_i179)
     LUT4:I3->O            0   0.195   0.000  TDO_i215 (TDO)
     end scope: 'mdm_0/MDM_Core_I1'
    BSCAN_VIRTEX4:TDO          0.000          mdm_0/Use_Virtex4.BSCAN_VIRTEX4_I
    ----------------------------------------
    Total                      3.516ns (1.656ns logic, 1.860ns route)
                                       (47.1% logic, 52.9% route)

=========================================================================


Total REAL time to Xst completion: 19.00 secs
Total CPU time to Xst completion: 18.64 secs
 
--> 

Total memory usage is 363816 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  502 (   0 filtered)
Number of infos    :   37 (   0 filtered)

