
F_Rtos.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006e74  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000014c  08007004  08007004  00008004  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007150  08007150  00009060  2**0
                  CONTENTS
  4 .ARM          00000008  08007150  08007150  00008150  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007158  08007158  00009060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007158  08007158  00008158  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800715c  0800715c  0000815c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08007160  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000020e8  20000060  080071c0  00009060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002148  080071c0  00009148  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b714  00000000  00000000  00009090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000386c  00000000  00000000  000247a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016a0  00000000  00000000  00028010  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001191  00000000  00000000  000296b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003e90  00000000  00000000  0002a841  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a100  00000000  00000000  0002e6d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fd054  00000000  00000000  000487d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00145825  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006494  00000000  00000000  00145868  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  0014bcfc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000060 	.word	0x20000060
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006fec 	.word	0x08006fec

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000064 	.word	0x20000064
 80001cc:	08006fec 	.word	0x08006fec

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000574:	f000 fb4e 	bl	8000c14 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000578:	f000 f826 	bl	80005c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800057c:	f000 f8a6 	bl	80006cc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000580:	f000 f874 	bl	800066c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000584:	f003 fa56 	bl	8003a34 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of task01 */
  task01Handle = osThreadNew(StartTask01, NULL, &task01_attributes);
 8000588:	4a09      	ldr	r2, [pc, #36]	@ (80005b0 <main+0x40>)
 800058a:	2100      	movs	r1, #0
 800058c:	4809      	ldr	r0, [pc, #36]	@ (80005b4 <main+0x44>)
 800058e:	f003 fa9b 	bl	8003ac8 <osThreadNew>
 8000592:	4603      	mov	r3, r0
 8000594:	4a08      	ldr	r2, [pc, #32]	@ (80005b8 <main+0x48>)
 8000596:	6013      	str	r3, [r2, #0]

  /* creation of task02 */
  task02Handle = osThreadNew(StartTask02, NULL, &task02_attributes);
 8000598:	4a08      	ldr	r2, [pc, #32]	@ (80005bc <main+0x4c>)
 800059a:	2100      	movs	r1, #0
 800059c:	4808      	ldr	r0, [pc, #32]	@ (80005c0 <main+0x50>)
 800059e:	f003 fa93 	bl	8003ac8 <osThreadNew>
 80005a2:	4603      	mov	r3, r0
 80005a4:	4a07      	ldr	r2, [pc, #28]	@ (80005c4 <main+0x54>)
 80005a6:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80005a8:	f003 fa68 	bl	8003a7c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005ac:	bf00      	nop
 80005ae:	e7fd      	b.n	80005ac <main+0x3c>
 80005b0:	0800708c 	.word	0x0800708c
 80005b4:	08000799 	.word	0x08000799
 80005b8:	20000104 	.word	0x20000104
 80005bc:	080070b0 	.word	0x080070b0
 80005c0:	080007e9 	.word	0x080007e9
 80005c4:	20000108 	.word	0x20000108

080005c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005c8:	b580      	push	{r7, lr}
 80005ca:	b096      	sub	sp, #88	@ 0x58
 80005cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005ce:	f107 0314 	add.w	r3, r7, #20
 80005d2:	2244      	movs	r2, #68	@ 0x44
 80005d4:	2100      	movs	r1, #0
 80005d6:	4618      	mov	r0, r3
 80005d8:	f006 f832 	bl	8006640 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005dc:	463b      	mov	r3, r7
 80005de:	2200      	movs	r2, #0
 80005e0:	601a      	str	r2, [r3, #0]
 80005e2:	605a      	str	r2, [r3, #4]
 80005e4:	609a      	str	r2, [r3, #8]
 80005e6:	60da      	str	r2, [r3, #12]
 80005e8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80005ea:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80005ee:	f000 fe27 	bl	8001240 <HAL_PWREx_ControlVoltageScaling>
 80005f2:	4603      	mov	r3, r0
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	d001      	beq.n	80005fc <SystemClock_Config+0x34>
  {
    Error_Handler();
 80005f8:	f000 f930 	bl	800085c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80005fc:	2302      	movs	r3, #2
 80005fe:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000600:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000604:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000606:	2310      	movs	r3, #16
 8000608:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800060a:	2302      	movs	r3, #2
 800060c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800060e:	2302      	movs	r3, #2
 8000610:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000612:	2301      	movs	r3, #1
 8000614:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000616:	230a      	movs	r3, #10
 8000618:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800061a:	2307      	movs	r3, #7
 800061c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800061e:	2302      	movs	r3, #2
 8000620:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000622:	2302      	movs	r3, #2
 8000624:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000626:	f107 0314 	add.w	r3, r7, #20
 800062a:	4618      	mov	r0, r3
 800062c:	f000 fe5e 	bl	80012ec <HAL_RCC_OscConfig>
 8000630:	4603      	mov	r3, r0
 8000632:	2b00      	cmp	r3, #0
 8000634:	d001      	beq.n	800063a <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000636:	f000 f911 	bl	800085c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800063a:	230f      	movs	r3, #15
 800063c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800063e:	2303      	movs	r3, #3
 8000640:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000642:	2300      	movs	r3, #0
 8000644:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000646:	2300      	movs	r3, #0
 8000648:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800064a:	2300      	movs	r3, #0
 800064c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800064e:	463b      	mov	r3, r7
 8000650:	2104      	movs	r1, #4
 8000652:	4618      	mov	r0, r3
 8000654:	f001 fa26 	bl	8001aa4 <HAL_RCC_ClockConfig>
 8000658:	4603      	mov	r3, r0
 800065a:	2b00      	cmp	r3, #0
 800065c:	d001      	beq.n	8000662 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800065e:	f000 f8fd 	bl	800085c <Error_Handler>
  }
}
 8000662:	bf00      	nop
 8000664:	3758      	adds	r7, #88	@ 0x58
 8000666:	46bd      	mov	sp, r7
 8000668:	bd80      	pop	{r7, pc}
	...

0800066c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000670:	4b14      	ldr	r3, [pc, #80]	@ (80006c4 <MX_USART2_UART_Init+0x58>)
 8000672:	4a15      	ldr	r2, [pc, #84]	@ (80006c8 <MX_USART2_UART_Init+0x5c>)
 8000674:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000676:	4b13      	ldr	r3, [pc, #76]	@ (80006c4 <MX_USART2_UART_Init+0x58>)
 8000678:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800067c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800067e:	4b11      	ldr	r3, [pc, #68]	@ (80006c4 <MX_USART2_UART_Init+0x58>)
 8000680:	2200      	movs	r2, #0
 8000682:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000684:	4b0f      	ldr	r3, [pc, #60]	@ (80006c4 <MX_USART2_UART_Init+0x58>)
 8000686:	2200      	movs	r2, #0
 8000688:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800068a:	4b0e      	ldr	r3, [pc, #56]	@ (80006c4 <MX_USART2_UART_Init+0x58>)
 800068c:	2200      	movs	r2, #0
 800068e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000690:	4b0c      	ldr	r3, [pc, #48]	@ (80006c4 <MX_USART2_UART_Init+0x58>)
 8000692:	220c      	movs	r2, #12
 8000694:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000696:	4b0b      	ldr	r3, [pc, #44]	@ (80006c4 <MX_USART2_UART_Init+0x58>)
 8000698:	2200      	movs	r2, #0
 800069a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800069c:	4b09      	ldr	r3, [pc, #36]	@ (80006c4 <MX_USART2_UART_Init+0x58>)
 800069e:	2200      	movs	r2, #0
 80006a0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80006a2:	4b08      	ldr	r3, [pc, #32]	@ (80006c4 <MX_USART2_UART_Init+0x58>)
 80006a4:	2200      	movs	r2, #0
 80006a6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80006a8:	4b06      	ldr	r3, [pc, #24]	@ (80006c4 <MX_USART2_UART_Init+0x58>)
 80006aa:	2200      	movs	r2, #0
 80006ac:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80006ae:	4805      	ldr	r0, [pc, #20]	@ (80006c4 <MX_USART2_UART_Init+0x58>)
 80006b0:	f002 fbd0 	bl	8002e54 <HAL_UART_Init>
 80006b4:	4603      	mov	r3, r0
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d001      	beq.n	80006be <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80006ba:	f000 f8cf 	bl	800085c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80006be:	bf00      	nop
 80006c0:	bd80      	pop	{r7, pc}
 80006c2:	bf00      	nop
 80006c4:	2000007c 	.word	0x2000007c
 80006c8:	40004400 	.word	0x40004400

080006cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b08a      	sub	sp, #40	@ 0x28
 80006d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006d2:	f107 0314 	add.w	r3, r7, #20
 80006d6:	2200      	movs	r2, #0
 80006d8:	601a      	str	r2, [r3, #0]
 80006da:	605a      	str	r2, [r3, #4]
 80006dc:	609a      	str	r2, [r3, #8]
 80006de:	60da      	str	r2, [r3, #12]
 80006e0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006e2:	4b2b      	ldr	r3, [pc, #172]	@ (8000790 <MX_GPIO_Init+0xc4>)
 80006e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006e6:	4a2a      	ldr	r2, [pc, #168]	@ (8000790 <MX_GPIO_Init+0xc4>)
 80006e8:	f043 0304 	orr.w	r3, r3, #4
 80006ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006ee:	4b28      	ldr	r3, [pc, #160]	@ (8000790 <MX_GPIO_Init+0xc4>)
 80006f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006f2:	f003 0304 	and.w	r3, r3, #4
 80006f6:	613b      	str	r3, [r7, #16]
 80006f8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006fa:	4b25      	ldr	r3, [pc, #148]	@ (8000790 <MX_GPIO_Init+0xc4>)
 80006fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006fe:	4a24      	ldr	r2, [pc, #144]	@ (8000790 <MX_GPIO_Init+0xc4>)
 8000700:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000704:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000706:	4b22      	ldr	r3, [pc, #136]	@ (8000790 <MX_GPIO_Init+0xc4>)
 8000708:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800070a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800070e:	60fb      	str	r3, [r7, #12]
 8000710:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000712:	4b1f      	ldr	r3, [pc, #124]	@ (8000790 <MX_GPIO_Init+0xc4>)
 8000714:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000716:	4a1e      	ldr	r2, [pc, #120]	@ (8000790 <MX_GPIO_Init+0xc4>)
 8000718:	f043 0301 	orr.w	r3, r3, #1
 800071c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800071e:	4b1c      	ldr	r3, [pc, #112]	@ (8000790 <MX_GPIO_Init+0xc4>)
 8000720:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000722:	f003 0301 	and.w	r3, r3, #1
 8000726:	60bb      	str	r3, [r7, #8]
 8000728:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800072a:	4b19      	ldr	r3, [pc, #100]	@ (8000790 <MX_GPIO_Init+0xc4>)
 800072c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800072e:	4a18      	ldr	r2, [pc, #96]	@ (8000790 <MX_GPIO_Init+0xc4>)
 8000730:	f043 0302 	orr.w	r3, r3, #2
 8000734:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000736:	4b16      	ldr	r3, [pc, #88]	@ (8000790 <MX_GPIO_Init+0xc4>)
 8000738:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800073a:	f003 0302 	and.w	r3, r3, #2
 800073e:	607b      	str	r3, [r7, #4]
 8000740:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000742:	2200      	movs	r2, #0
 8000744:	2120      	movs	r1, #32
 8000746:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800074a:	f000 fd53 	bl	80011f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800074e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000752:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000754:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000758:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800075a:	2300      	movs	r3, #0
 800075c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800075e:	f107 0314 	add.w	r3, r7, #20
 8000762:	4619      	mov	r1, r3
 8000764:	480b      	ldr	r0, [pc, #44]	@ (8000794 <MX_GPIO_Init+0xc8>)
 8000766:	f000 fb9b 	bl	8000ea0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800076a:	2320      	movs	r3, #32
 800076c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800076e:	2301      	movs	r3, #1
 8000770:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000772:	2300      	movs	r3, #0
 8000774:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000776:	2300      	movs	r3, #0
 8000778:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800077a:	f107 0314 	add.w	r3, r7, #20
 800077e:	4619      	mov	r1, r3
 8000780:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000784:	f000 fb8c 	bl	8000ea0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000788:	bf00      	nop
 800078a:	3728      	adds	r7, #40	@ 0x28
 800078c:	46bd      	mov	sp, r7
 800078e:	bd80      	pop	{r7, pc}
 8000790:	40021000 	.word	0x40021000
 8000794:	48000800 	.word	0x48000800

08000798 <StartTask01>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartTask01 */
void StartTask01(void *argument)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b084      	sub	sp, #16
 800079c:	af00      	add	r7, sp, #0
 800079e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  serialPrint("Task01");
 80007a0:	480e      	ldr	r0, [pc, #56]	@ (80007dc <StartTask01+0x44>)
 80007a2:	f000 fa17 	bl	8000bd4 <serialPrint>

	  for (int x = 0; x <5; x++){
 80007a6:	2300      	movs	r3, #0
 80007a8:	60fb      	str	r3, [r7, #12]
 80007aa:	e00e      	b.n	80007ca <StartTask01+0x32>
		  static char text[128];
		  sprintf(text, "count task1 : %d", x);
 80007ac:	68fa      	ldr	r2, [r7, #12]
 80007ae:	490c      	ldr	r1, [pc, #48]	@ (80007e0 <StartTask01+0x48>)
 80007b0:	480c      	ldr	r0, [pc, #48]	@ (80007e4 <StartTask01+0x4c>)
 80007b2:	f005 ff25 	bl	8006600 <siprintf>
		  serialPrint(text);
 80007b6:	480b      	ldr	r0, [pc, #44]	@ (80007e4 <StartTask01+0x4c>)
 80007b8:	f000 fa0c 	bl	8000bd4 <serialPrint>
		  osDelay(500);
 80007bc:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80007c0:	f003 fa14 	bl	8003bec <osDelay>
	  for (int x = 0; x <5; x++){
 80007c4:	68fb      	ldr	r3, [r7, #12]
 80007c6:	3301      	adds	r3, #1
 80007c8:	60fb      	str	r3, [r7, #12]
 80007ca:	68fb      	ldr	r3, [r7, #12]
 80007cc:	2b04      	cmp	r3, #4
 80007ce:	dded      	ble.n	80007ac <StartTask01+0x14>
	  }
	  osDelay(1000);
 80007d0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80007d4:	f003 fa0a 	bl	8003bec <osDelay>
	  serialPrint("Task01");
 80007d8:	e7e2      	b.n	80007a0 <StartTask01+0x8>
 80007da:	bf00      	nop
 80007dc:	08007014 	.word	0x08007014
 80007e0:	0800701c 	.word	0x0800701c
 80007e4:	2000010c 	.word	0x2000010c

080007e8 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b084      	sub	sp, #16
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for(;;)
  {
	  serialPrint("Task02");
 80007f0:	480e      	ldr	r0, [pc, #56]	@ (800082c <StartTask02+0x44>)
 80007f2:	f000 f9ef 	bl	8000bd4 <serialPrint>

	  for (int x = 0; x <3; x++){
 80007f6:	2300      	movs	r3, #0
 80007f8:	60fb      	str	r3, [r7, #12]
 80007fa:	e00e      	b.n	800081a <StartTask02+0x32>
		  static char text[128];
		  sprintf(text, "count task2 : %d", x);
 80007fc:	68fa      	ldr	r2, [r7, #12]
 80007fe:	490c      	ldr	r1, [pc, #48]	@ (8000830 <StartTask02+0x48>)
 8000800:	480c      	ldr	r0, [pc, #48]	@ (8000834 <StartTask02+0x4c>)
 8000802:	f005 fefd 	bl	8006600 <siprintf>
		  serialPrint(text);
 8000806:	480b      	ldr	r0, [pc, #44]	@ (8000834 <StartTask02+0x4c>)
 8000808:	f000 f9e4 	bl	8000bd4 <serialPrint>
		  osDelay(500);
 800080c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000810:	f003 f9ec 	bl	8003bec <osDelay>
	  for (int x = 0; x <3; x++){
 8000814:	68fb      	ldr	r3, [r7, #12]
 8000816:	3301      	adds	r3, #1
 8000818:	60fb      	str	r3, [r7, #12]
 800081a:	68fb      	ldr	r3, [r7, #12]
 800081c:	2b02      	cmp	r3, #2
 800081e:	dded      	ble.n	80007fc <StartTask02+0x14>
	  }
	  osDelay(1000);
 8000820:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000824:	f003 f9e2 	bl	8003bec <osDelay>
	  serialPrint("Task02");
 8000828:	e7e2      	b.n	80007f0 <StartTask02+0x8>
 800082a:	bf00      	nop
 800082c:	08007030 	.word	0x08007030
 8000830:	08007038 	.word	0x08007038
 8000834:	2000018c 	.word	0x2000018c

08000838 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	b082      	sub	sp, #8
 800083c:	af00      	add	r7, sp, #0
 800083e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	681b      	ldr	r3, [r3, #0]
 8000844:	4a04      	ldr	r2, [pc, #16]	@ (8000858 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000846:	4293      	cmp	r3, r2
 8000848:	d101      	bne.n	800084e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800084a:	f000 fa03 	bl	8000c54 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800084e:	bf00      	nop
 8000850:	3708      	adds	r7, #8
 8000852:	46bd      	mov	sp, r7
 8000854:	bd80      	pop	{r7, pc}
 8000856:	bf00      	nop
 8000858:	40001000 	.word	0x40001000

0800085c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800085c:	b480      	push	{r7}
 800085e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000860:	b672      	cpsid	i
}
 8000862:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000864:	bf00      	nop
 8000866:	e7fd      	b.n	8000864 <Error_Handler+0x8>

08000868 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	b082      	sub	sp, #8
 800086c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800086e:	4b11      	ldr	r3, [pc, #68]	@ (80008b4 <HAL_MspInit+0x4c>)
 8000870:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000872:	4a10      	ldr	r2, [pc, #64]	@ (80008b4 <HAL_MspInit+0x4c>)
 8000874:	f043 0301 	orr.w	r3, r3, #1
 8000878:	6613      	str	r3, [r2, #96]	@ 0x60
 800087a:	4b0e      	ldr	r3, [pc, #56]	@ (80008b4 <HAL_MspInit+0x4c>)
 800087c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800087e:	f003 0301 	and.w	r3, r3, #1
 8000882:	607b      	str	r3, [r7, #4]
 8000884:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000886:	4b0b      	ldr	r3, [pc, #44]	@ (80008b4 <HAL_MspInit+0x4c>)
 8000888:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800088a:	4a0a      	ldr	r2, [pc, #40]	@ (80008b4 <HAL_MspInit+0x4c>)
 800088c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000890:	6593      	str	r3, [r2, #88]	@ 0x58
 8000892:	4b08      	ldr	r3, [pc, #32]	@ (80008b4 <HAL_MspInit+0x4c>)
 8000894:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000896:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800089a:	603b      	str	r3, [r7, #0]
 800089c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800089e:	2200      	movs	r2, #0
 80008a0:	210f      	movs	r1, #15
 80008a2:	f06f 0001 	mvn.w	r0, #1
 80008a6:	f000 fad1 	bl	8000e4c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008aa:	bf00      	nop
 80008ac:	3708      	adds	r7, #8
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bd80      	pop	{r7, pc}
 80008b2:	bf00      	nop
 80008b4:	40021000 	.word	0x40021000

080008b8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b0ac      	sub	sp, #176	@ 0xb0
 80008bc:	af00      	add	r7, sp, #0
 80008be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008c0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80008c4:	2200      	movs	r2, #0
 80008c6:	601a      	str	r2, [r3, #0]
 80008c8:	605a      	str	r2, [r3, #4]
 80008ca:	609a      	str	r2, [r3, #8]
 80008cc:	60da      	str	r2, [r3, #12]
 80008ce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80008d0:	f107 0314 	add.w	r3, r7, #20
 80008d4:	2288      	movs	r2, #136	@ 0x88
 80008d6:	2100      	movs	r1, #0
 80008d8:	4618      	mov	r0, r3
 80008da:	f005 feb1 	bl	8006640 <memset>
  if(huart->Instance==USART2)
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	681b      	ldr	r3, [r3, #0]
 80008e2:	4a21      	ldr	r2, [pc, #132]	@ (8000968 <HAL_UART_MspInit+0xb0>)
 80008e4:	4293      	cmp	r3, r2
 80008e6:	d13b      	bne.n	8000960 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80008e8:	2302      	movs	r3, #2
 80008ea:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80008ec:	2300      	movs	r3, #0
 80008ee:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80008f0:	f107 0314 	add.w	r3, r7, #20
 80008f4:	4618      	mov	r0, r3
 80008f6:	f001 fb2b 	bl	8001f50 <HAL_RCCEx_PeriphCLKConfig>
 80008fa:	4603      	mov	r3, r0
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d001      	beq.n	8000904 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000900:	f7ff ffac 	bl	800085c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000904:	4b19      	ldr	r3, [pc, #100]	@ (800096c <HAL_UART_MspInit+0xb4>)
 8000906:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000908:	4a18      	ldr	r2, [pc, #96]	@ (800096c <HAL_UART_MspInit+0xb4>)
 800090a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800090e:	6593      	str	r3, [r2, #88]	@ 0x58
 8000910:	4b16      	ldr	r3, [pc, #88]	@ (800096c <HAL_UART_MspInit+0xb4>)
 8000912:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000914:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000918:	613b      	str	r3, [r7, #16]
 800091a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800091c:	4b13      	ldr	r3, [pc, #76]	@ (800096c <HAL_UART_MspInit+0xb4>)
 800091e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000920:	4a12      	ldr	r2, [pc, #72]	@ (800096c <HAL_UART_MspInit+0xb4>)
 8000922:	f043 0301 	orr.w	r3, r3, #1
 8000926:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000928:	4b10      	ldr	r3, [pc, #64]	@ (800096c <HAL_UART_MspInit+0xb4>)
 800092a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800092c:	f003 0301 	and.w	r3, r3, #1
 8000930:	60fb      	str	r3, [r7, #12]
 8000932:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000934:	230c      	movs	r3, #12
 8000936:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800093a:	2302      	movs	r3, #2
 800093c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000940:	2300      	movs	r3, #0
 8000942:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000946:	2303      	movs	r3, #3
 8000948:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800094c:	2307      	movs	r3, #7
 800094e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000952:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000956:	4619      	mov	r1, r3
 8000958:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800095c:	f000 faa0 	bl	8000ea0 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8000960:	bf00      	nop
 8000962:	37b0      	adds	r7, #176	@ 0xb0
 8000964:	46bd      	mov	sp, r7
 8000966:	bd80      	pop	{r7, pc}
 8000968:	40004400 	.word	0x40004400
 800096c:	40021000 	.word	0x40021000

08000970 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b08e      	sub	sp, #56	@ 0x38
 8000974:	af00      	add	r7, sp, #0
 8000976:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8000978:	2300      	movs	r3, #0
 800097a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800097e:	4b34      	ldr	r3, [pc, #208]	@ (8000a50 <HAL_InitTick+0xe0>)
 8000980:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000982:	4a33      	ldr	r2, [pc, #204]	@ (8000a50 <HAL_InitTick+0xe0>)
 8000984:	f043 0310 	orr.w	r3, r3, #16
 8000988:	6593      	str	r3, [r2, #88]	@ 0x58
 800098a:	4b31      	ldr	r3, [pc, #196]	@ (8000a50 <HAL_InitTick+0xe0>)
 800098c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800098e:	f003 0310 	and.w	r3, r3, #16
 8000992:	60fb      	str	r3, [r7, #12]
 8000994:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000996:	f107 0210 	add.w	r2, r7, #16
 800099a:	f107 0314 	add.w	r3, r7, #20
 800099e:	4611      	mov	r1, r2
 80009a0:	4618      	mov	r0, r3
 80009a2:	f001 fa43 	bl	8001e2c <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80009a6:	6a3b      	ldr	r3, [r7, #32]
 80009a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80009aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d103      	bne.n	80009b8 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80009b0:	f001 fa10 	bl	8001dd4 <HAL_RCC_GetPCLK1Freq>
 80009b4:	6378      	str	r0, [r7, #52]	@ 0x34
 80009b6:	e004      	b.n	80009c2 <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80009b8:	f001 fa0c 	bl	8001dd4 <HAL_RCC_GetPCLK1Freq>
 80009bc:	4603      	mov	r3, r0
 80009be:	005b      	lsls	r3, r3, #1
 80009c0:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80009c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80009c4:	4a23      	ldr	r2, [pc, #140]	@ (8000a54 <HAL_InitTick+0xe4>)
 80009c6:	fba2 2303 	umull	r2, r3, r2, r3
 80009ca:	0c9b      	lsrs	r3, r3, #18
 80009cc:	3b01      	subs	r3, #1
 80009ce:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80009d0:	4b21      	ldr	r3, [pc, #132]	@ (8000a58 <HAL_InitTick+0xe8>)
 80009d2:	4a22      	ldr	r2, [pc, #136]	@ (8000a5c <HAL_InitTick+0xec>)
 80009d4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80009d6:	4b20      	ldr	r3, [pc, #128]	@ (8000a58 <HAL_InitTick+0xe8>)
 80009d8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80009dc:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80009de:	4a1e      	ldr	r2, [pc, #120]	@ (8000a58 <HAL_InitTick+0xe8>)
 80009e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80009e2:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80009e4:	4b1c      	ldr	r3, [pc, #112]	@ (8000a58 <HAL_InitTick+0xe8>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009ea:	4b1b      	ldr	r3, [pc, #108]	@ (8000a58 <HAL_InitTick+0xe8>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009f0:	4b19      	ldr	r3, [pc, #100]	@ (8000a58 <HAL_InitTick+0xe8>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80009f6:	4818      	ldr	r0, [pc, #96]	@ (8000a58 <HAL_InitTick+0xe8>)
 80009f8:	f001 ff66 	bl	80028c8 <HAL_TIM_Base_Init>
 80009fc:	4603      	mov	r3, r0
 80009fe:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000a02:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d11b      	bne.n	8000a42 <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000a0a:	4813      	ldr	r0, [pc, #76]	@ (8000a58 <HAL_InitTick+0xe8>)
 8000a0c:	f001 ffbe 	bl	800298c <HAL_TIM_Base_Start_IT>
 8000a10:	4603      	mov	r3, r0
 8000a12:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000a16:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d111      	bne.n	8000a42 <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000a1e:	2036      	movs	r0, #54	@ 0x36
 8000a20:	f000 fa30 	bl	8000e84 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	2b0f      	cmp	r3, #15
 8000a28:	d808      	bhi.n	8000a3c <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	6879      	ldr	r1, [r7, #4]
 8000a2e:	2036      	movs	r0, #54	@ 0x36
 8000a30:	f000 fa0c 	bl	8000e4c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000a34:	4a0a      	ldr	r2, [pc, #40]	@ (8000a60 <HAL_InitTick+0xf0>)
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	6013      	str	r3, [r2, #0]
 8000a3a:	e002      	b.n	8000a42 <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8000a3c:	2301      	movs	r3, #1
 8000a3e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000a42:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000a46:	4618      	mov	r0, r3
 8000a48:	3738      	adds	r7, #56	@ 0x38
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	bd80      	pop	{r7, pc}
 8000a4e:	bf00      	nop
 8000a50:	40021000 	.word	0x40021000
 8000a54:	431bde83 	.word	0x431bde83
 8000a58:	2000020c 	.word	0x2000020c
 8000a5c:	40001000 	.word	0x40001000
 8000a60:	20000004 	.word	0x20000004

08000a64 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8000a64:	b480      	push	{r7}
 8000a66:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000a68:	f3bf 8f4f 	dsb	sy
}
 8000a6c:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8000a6e:	4b06      	ldr	r3, [pc, #24]	@ (8000a88 <__NVIC_SystemReset+0x24>)
 8000a70:	68db      	ldr	r3, [r3, #12]
 8000a72:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8000a76:	4904      	ldr	r1, [pc, #16]	@ (8000a88 <__NVIC_SystemReset+0x24>)
 8000a78:	4b04      	ldr	r3, [pc, #16]	@ (8000a8c <__NVIC_SystemReset+0x28>)
 8000a7a:	4313      	orrs	r3, r2
 8000a7c:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8000a7e:	f3bf 8f4f 	dsb	sy
}
 8000a82:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8000a84:	bf00      	nop
 8000a86:	e7fd      	b.n	8000a84 <__NVIC_SystemReset+0x20>
 8000a88:	e000ed00 	.word	0xe000ed00
 8000a8c:	05fa0004 	.word	0x05fa0004

08000a90 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a90:	b480      	push	{r7}
 8000a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a94:	bf00      	nop
 8000a96:	e7fd      	b.n	8000a94 <NMI_Handler+0x4>

08000a98 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	serialPrint("SW RESET - Hard Fault handler");
 8000a9c:	4804      	ldr	r0, [pc, #16]	@ (8000ab0 <HardFault_Handler+0x18>)
 8000a9e:	f000 f899 	bl	8000bd4 <serialPrint>
	HAL_Delay(1000);
 8000aa2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000aa6:	f000 f8f5 	bl	8000c94 <HAL_Delay>
	NVIC_SystemReset();
 8000aaa:	f7ff ffdb 	bl	8000a64 <__NVIC_SystemReset>
 8000aae:	bf00      	nop
 8000ab0:	0800704c 	.word	0x0800704c

08000ab4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ab8:	bf00      	nop
 8000aba:	e7fd      	b.n	8000ab8 <MemManage_Handler+0x4>

08000abc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000abc:	b480      	push	{r7}
 8000abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ac0:	bf00      	nop
 8000ac2:	e7fd      	b.n	8000ac0 <BusFault_Handler+0x4>

08000ac4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ac8:	bf00      	nop
 8000aca:	e7fd      	b.n	8000ac8 <UsageFault_Handler+0x4>

08000acc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000acc:	b480      	push	{r7}
 8000ace:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ad0:	bf00      	nop
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad8:	4770      	bx	lr
	...

08000adc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000ae0:	4802      	ldr	r0, [pc, #8]	@ (8000aec <TIM6_DAC_IRQHandler+0x10>)
 8000ae2:	f001 ffc3 	bl	8002a6c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000ae6:	bf00      	nop
 8000ae8:	bd80      	pop	{r7, pc}
 8000aea:	bf00      	nop
 8000aec:	2000020c 	.word	0x2000020c

08000af0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b086      	sub	sp, #24
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000af8:	4a14      	ldr	r2, [pc, #80]	@ (8000b4c <_sbrk+0x5c>)
 8000afa:	4b15      	ldr	r3, [pc, #84]	@ (8000b50 <_sbrk+0x60>)
 8000afc:	1ad3      	subs	r3, r2, r3
 8000afe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b00:	697b      	ldr	r3, [r7, #20]
 8000b02:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b04:	4b13      	ldr	r3, [pc, #76]	@ (8000b54 <_sbrk+0x64>)
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d102      	bne.n	8000b12 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b0c:	4b11      	ldr	r3, [pc, #68]	@ (8000b54 <_sbrk+0x64>)
 8000b0e:	4a12      	ldr	r2, [pc, #72]	@ (8000b58 <_sbrk+0x68>)
 8000b10:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b12:	4b10      	ldr	r3, [pc, #64]	@ (8000b54 <_sbrk+0x64>)
 8000b14:	681a      	ldr	r2, [r3, #0]
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	4413      	add	r3, r2
 8000b1a:	693a      	ldr	r2, [r7, #16]
 8000b1c:	429a      	cmp	r2, r3
 8000b1e:	d207      	bcs.n	8000b30 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b20:	f005 fdec 	bl	80066fc <__errno>
 8000b24:	4603      	mov	r3, r0
 8000b26:	220c      	movs	r2, #12
 8000b28:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b2a:	f04f 33ff 	mov.w	r3, #4294967295
 8000b2e:	e009      	b.n	8000b44 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b30:	4b08      	ldr	r3, [pc, #32]	@ (8000b54 <_sbrk+0x64>)
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b36:	4b07      	ldr	r3, [pc, #28]	@ (8000b54 <_sbrk+0x64>)
 8000b38:	681a      	ldr	r2, [r3, #0]
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	4413      	add	r3, r2
 8000b3e:	4a05      	ldr	r2, [pc, #20]	@ (8000b54 <_sbrk+0x64>)
 8000b40:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b42:	68fb      	ldr	r3, [r7, #12]
}
 8000b44:	4618      	mov	r0, r3
 8000b46:	3718      	adds	r7, #24
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	bd80      	pop	{r7, pc}
 8000b4c:	20018000 	.word	0x20018000
 8000b50:	00000400 	.word	0x00000400
 8000b54:	20000258 	.word	0x20000258
 8000b58:	20002148 	.word	0x20002148

08000b5c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000b5c:	b480      	push	{r7}
 8000b5e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000b60:	4b06      	ldr	r3, [pc, #24]	@ (8000b7c <SystemInit+0x20>)
 8000b62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000b66:	4a05      	ldr	r2, [pc, #20]	@ (8000b7c <SystemInit+0x20>)
 8000b68:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000b6c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000b70:	bf00      	nop
 8000b72:	46bd      	mov	sp, r7
 8000b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b78:	4770      	bx	lr
 8000b7a:	bf00      	nop
 8000b7c:	e000ed00 	.word	0xe000ed00

08000b80 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000b80:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000bb8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000b84:	f7ff ffea 	bl	8000b5c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b88:	480c      	ldr	r0, [pc, #48]	@ (8000bbc <LoopForever+0x6>)
  ldr r1, =_edata
 8000b8a:	490d      	ldr	r1, [pc, #52]	@ (8000bc0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000b8c:	4a0d      	ldr	r2, [pc, #52]	@ (8000bc4 <LoopForever+0xe>)
  movs r3, #0
 8000b8e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b90:	e002      	b.n	8000b98 <LoopCopyDataInit>

08000b92 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b92:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b94:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b96:	3304      	adds	r3, #4

08000b98 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b98:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b9a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b9c:	d3f9      	bcc.n	8000b92 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b9e:	4a0a      	ldr	r2, [pc, #40]	@ (8000bc8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ba0:	4c0a      	ldr	r4, [pc, #40]	@ (8000bcc <LoopForever+0x16>)
  movs r3, #0
 8000ba2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ba4:	e001      	b.n	8000baa <LoopFillZerobss>

08000ba6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ba6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ba8:	3204      	adds	r2, #4

08000baa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000baa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bac:	d3fb      	bcc.n	8000ba6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000bae:	f005 fdab 	bl	8006708 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000bb2:	f7ff fcdd 	bl	8000570 <main>

08000bb6 <LoopForever>:

LoopForever:
    b LoopForever
 8000bb6:	e7fe      	b.n	8000bb6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000bb8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000bbc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000bc0:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8000bc4:	08007160 	.word	0x08007160
  ldr r2, =_sbss
 8000bc8:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000bcc:	20002148 	.word	0x20002148

08000bd0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000bd0:	e7fe      	b.n	8000bd0 <ADC1_2_IRQHandler>
	...

08000bd4 <serialPrint>:
#include <general.h>
#include <main.h>
extern UART_HandleTypeDef huart2;


void serialPrint(char *msg){
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b082      	sub	sp, #8
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
	 static char buffer[1024];
	snprintf(buffer, sizeof(buffer), "%s\r\n", msg);
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	4a0a      	ldr	r2, [pc, #40]	@ (8000c08 <serialPrint+0x34>)
 8000be0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000be4:	4809      	ldr	r0, [pc, #36]	@ (8000c0c <serialPrint+0x38>)
 8000be6:	f005 fcd7 	bl	8006598 <sniprintf>
	HAL_UART_Transmit(&huart2, (uint8_t *)buffer, strlen(buffer), 1000);
 8000bea:	4808      	ldr	r0, [pc, #32]	@ (8000c0c <serialPrint+0x38>)
 8000bec:	f7ff faf0 	bl	80001d0 <strlen>
 8000bf0:	4603      	mov	r3, r0
 8000bf2:	b29a      	uxth	r2, r3
 8000bf4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000bf8:	4904      	ldr	r1, [pc, #16]	@ (8000c0c <serialPrint+0x38>)
 8000bfa:	4805      	ldr	r0, [pc, #20]	@ (8000c10 <serialPrint+0x3c>)
 8000bfc:	f002 f978 	bl	8002ef0 <HAL_UART_Transmit>
}
 8000c00:	bf00      	nop
 8000c02:	3708      	adds	r7, #8
 8000c04:	46bd      	mov	sp, r7
 8000c06:	bd80      	pop	{r7, pc}
 8000c08:	0800706c 	.word	0x0800706c
 8000c0c:	2000025c 	.word	0x2000025c
 8000c10:	2000007c 	.word	0x2000007c

08000c14 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b082      	sub	sp, #8
 8000c18:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c1e:	4b0c      	ldr	r3, [pc, #48]	@ (8000c50 <HAL_Init+0x3c>)
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	4a0b      	ldr	r2, [pc, #44]	@ (8000c50 <HAL_Init+0x3c>)
 8000c24:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000c28:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c2a:	2003      	movs	r0, #3
 8000c2c:	f000 f903 	bl	8000e36 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c30:	200f      	movs	r0, #15
 8000c32:	f7ff fe9d 	bl	8000970 <HAL_InitTick>
 8000c36:	4603      	mov	r3, r0
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d002      	beq.n	8000c42 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000c3c:	2301      	movs	r3, #1
 8000c3e:	71fb      	strb	r3, [r7, #7]
 8000c40:	e001      	b.n	8000c46 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000c42:	f7ff fe11 	bl	8000868 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000c46:	79fb      	ldrb	r3, [r7, #7]
}
 8000c48:	4618      	mov	r0, r3
 8000c4a:	3708      	adds	r7, #8
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	bd80      	pop	{r7, pc}
 8000c50:	40022000 	.word	0x40022000

08000c54 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c54:	b480      	push	{r7}
 8000c56:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000c58:	4b06      	ldr	r3, [pc, #24]	@ (8000c74 <HAL_IncTick+0x20>)
 8000c5a:	781b      	ldrb	r3, [r3, #0]
 8000c5c:	461a      	mov	r2, r3
 8000c5e:	4b06      	ldr	r3, [pc, #24]	@ (8000c78 <HAL_IncTick+0x24>)
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	4413      	add	r3, r2
 8000c64:	4a04      	ldr	r2, [pc, #16]	@ (8000c78 <HAL_IncTick+0x24>)
 8000c66:	6013      	str	r3, [r2, #0]
}
 8000c68:	bf00      	nop
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c70:	4770      	bx	lr
 8000c72:	bf00      	nop
 8000c74:	20000008 	.word	0x20000008
 8000c78:	2000065c 	.word	0x2000065c

08000c7c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c7c:	b480      	push	{r7}
 8000c7e:	af00      	add	r7, sp, #0
  return uwTick;
 8000c80:	4b03      	ldr	r3, [pc, #12]	@ (8000c90 <HAL_GetTick+0x14>)
 8000c82:	681b      	ldr	r3, [r3, #0]
}
 8000c84:	4618      	mov	r0, r3
 8000c86:	46bd      	mov	sp, r7
 8000c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8c:	4770      	bx	lr
 8000c8e:	bf00      	nop
 8000c90:	2000065c 	.word	0x2000065c

08000c94 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b084      	sub	sp, #16
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c9c:	f7ff ffee 	bl	8000c7c <HAL_GetTick>
 8000ca0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ca6:	68fb      	ldr	r3, [r7, #12]
 8000ca8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000cac:	d005      	beq.n	8000cba <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000cae:	4b0a      	ldr	r3, [pc, #40]	@ (8000cd8 <HAL_Delay+0x44>)
 8000cb0:	781b      	ldrb	r3, [r3, #0]
 8000cb2:	461a      	mov	r2, r3
 8000cb4:	68fb      	ldr	r3, [r7, #12]
 8000cb6:	4413      	add	r3, r2
 8000cb8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000cba:	bf00      	nop
 8000cbc:	f7ff ffde 	bl	8000c7c <HAL_GetTick>
 8000cc0:	4602      	mov	r2, r0
 8000cc2:	68bb      	ldr	r3, [r7, #8]
 8000cc4:	1ad3      	subs	r3, r2, r3
 8000cc6:	68fa      	ldr	r2, [r7, #12]
 8000cc8:	429a      	cmp	r2, r3
 8000cca:	d8f7      	bhi.n	8000cbc <HAL_Delay+0x28>
  {
  }
}
 8000ccc:	bf00      	nop
 8000cce:	bf00      	nop
 8000cd0:	3710      	adds	r7, #16
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	bd80      	pop	{r7, pc}
 8000cd6:	bf00      	nop
 8000cd8:	20000008 	.word	0x20000008

08000cdc <__NVIC_SetPriorityGrouping>:
{
 8000cdc:	b480      	push	{r7}
 8000cde:	b085      	sub	sp, #20
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	f003 0307 	and.w	r3, r3, #7
 8000cea:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000cec:	4b0c      	ldr	r3, [pc, #48]	@ (8000d20 <__NVIC_SetPriorityGrouping+0x44>)
 8000cee:	68db      	ldr	r3, [r3, #12]
 8000cf0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000cf2:	68ba      	ldr	r2, [r7, #8]
 8000cf4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000cf8:	4013      	ands	r3, r2
 8000cfa:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000cfc:	68fb      	ldr	r3, [r7, #12]
 8000cfe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d00:	68bb      	ldr	r3, [r7, #8]
 8000d02:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d04:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000d08:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d0c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d0e:	4a04      	ldr	r2, [pc, #16]	@ (8000d20 <__NVIC_SetPriorityGrouping+0x44>)
 8000d10:	68bb      	ldr	r3, [r7, #8]
 8000d12:	60d3      	str	r3, [r2, #12]
}
 8000d14:	bf00      	nop
 8000d16:	3714      	adds	r7, #20
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1e:	4770      	bx	lr
 8000d20:	e000ed00 	.word	0xe000ed00

08000d24 <__NVIC_GetPriorityGrouping>:
{
 8000d24:	b480      	push	{r7}
 8000d26:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d28:	4b04      	ldr	r3, [pc, #16]	@ (8000d3c <__NVIC_GetPriorityGrouping+0x18>)
 8000d2a:	68db      	ldr	r3, [r3, #12]
 8000d2c:	0a1b      	lsrs	r3, r3, #8
 8000d2e:	f003 0307 	and.w	r3, r3, #7
}
 8000d32:	4618      	mov	r0, r3
 8000d34:	46bd      	mov	sp, r7
 8000d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3a:	4770      	bx	lr
 8000d3c:	e000ed00 	.word	0xe000ed00

08000d40 <__NVIC_EnableIRQ>:
{
 8000d40:	b480      	push	{r7}
 8000d42:	b083      	sub	sp, #12
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	4603      	mov	r3, r0
 8000d48:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	db0b      	blt.n	8000d6a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d52:	79fb      	ldrb	r3, [r7, #7]
 8000d54:	f003 021f 	and.w	r2, r3, #31
 8000d58:	4907      	ldr	r1, [pc, #28]	@ (8000d78 <__NVIC_EnableIRQ+0x38>)
 8000d5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d5e:	095b      	lsrs	r3, r3, #5
 8000d60:	2001      	movs	r0, #1
 8000d62:	fa00 f202 	lsl.w	r2, r0, r2
 8000d66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000d6a:	bf00      	nop
 8000d6c:	370c      	adds	r7, #12
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d74:	4770      	bx	lr
 8000d76:	bf00      	nop
 8000d78:	e000e100 	.word	0xe000e100

08000d7c <__NVIC_SetPriority>:
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	b083      	sub	sp, #12
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	4603      	mov	r3, r0
 8000d84:	6039      	str	r1, [r7, #0]
 8000d86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	db0a      	blt.n	8000da6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d90:	683b      	ldr	r3, [r7, #0]
 8000d92:	b2da      	uxtb	r2, r3
 8000d94:	490c      	ldr	r1, [pc, #48]	@ (8000dc8 <__NVIC_SetPriority+0x4c>)
 8000d96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d9a:	0112      	lsls	r2, r2, #4
 8000d9c:	b2d2      	uxtb	r2, r2
 8000d9e:	440b      	add	r3, r1
 8000da0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8000da4:	e00a      	b.n	8000dbc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000da6:	683b      	ldr	r3, [r7, #0]
 8000da8:	b2da      	uxtb	r2, r3
 8000daa:	4908      	ldr	r1, [pc, #32]	@ (8000dcc <__NVIC_SetPriority+0x50>)
 8000dac:	79fb      	ldrb	r3, [r7, #7]
 8000dae:	f003 030f 	and.w	r3, r3, #15
 8000db2:	3b04      	subs	r3, #4
 8000db4:	0112      	lsls	r2, r2, #4
 8000db6:	b2d2      	uxtb	r2, r2
 8000db8:	440b      	add	r3, r1
 8000dba:	761a      	strb	r2, [r3, #24]
}
 8000dbc:	bf00      	nop
 8000dbe:	370c      	adds	r7, #12
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc6:	4770      	bx	lr
 8000dc8:	e000e100 	.word	0xe000e100
 8000dcc:	e000ed00 	.word	0xe000ed00

08000dd0 <NVIC_EncodePriority>:
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	b089      	sub	sp, #36	@ 0x24
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	60f8      	str	r0, [r7, #12]
 8000dd8:	60b9      	str	r1, [r7, #8]
 8000dda:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ddc:	68fb      	ldr	r3, [r7, #12]
 8000dde:	f003 0307 	and.w	r3, r3, #7
 8000de2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000de4:	69fb      	ldr	r3, [r7, #28]
 8000de6:	f1c3 0307 	rsb	r3, r3, #7
 8000dea:	2b04      	cmp	r3, #4
 8000dec:	bf28      	it	cs
 8000dee:	2304      	movcs	r3, #4
 8000df0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000df2:	69fb      	ldr	r3, [r7, #28]
 8000df4:	3304      	adds	r3, #4
 8000df6:	2b06      	cmp	r3, #6
 8000df8:	d902      	bls.n	8000e00 <NVIC_EncodePriority+0x30>
 8000dfa:	69fb      	ldr	r3, [r7, #28]
 8000dfc:	3b03      	subs	r3, #3
 8000dfe:	e000      	b.n	8000e02 <NVIC_EncodePriority+0x32>
 8000e00:	2300      	movs	r3, #0
 8000e02:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e04:	f04f 32ff 	mov.w	r2, #4294967295
 8000e08:	69bb      	ldr	r3, [r7, #24]
 8000e0a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e0e:	43da      	mvns	r2, r3
 8000e10:	68bb      	ldr	r3, [r7, #8]
 8000e12:	401a      	ands	r2, r3
 8000e14:	697b      	ldr	r3, [r7, #20]
 8000e16:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e18:	f04f 31ff 	mov.w	r1, #4294967295
 8000e1c:	697b      	ldr	r3, [r7, #20]
 8000e1e:	fa01 f303 	lsl.w	r3, r1, r3
 8000e22:	43d9      	mvns	r1, r3
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e28:	4313      	orrs	r3, r2
}
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	3724      	adds	r7, #36	@ 0x24
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e34:	4770      	bx	lr

08000e36 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e36:	b580      	push	{r7, lr}
 8000e38:	b082      	sub	sp, #8
 8000e3a:	af00      	add	r7, sp, #0
 8000e3c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e3e:	6878      	ldr	r0, [r7, #4]
 8000e40:	f7ff ff4c 	bl	8000cdc <__NVIC_SetPriorityGrouping>
}
 8000e44:	bf00      	nop
 8000e46:	3708      	adds	r7, #8
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	bd80      	pop	{r7, pc}

08000e4c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b086      	sub	sp, #24
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	4603      	mov	r3, r0
 8000e54:	60b9      	str	r1, [r7, #8]
 8000e56:	607a      	str	r2, [r7, #4]
 8000e58:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000e5e:	f7ff ff61 	bl	8000d24 <__NVIC_GetPriorityGrouping>
 8000e62:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e64:	687a      	ldr	r2, [r7, #4]
 8000e66:	68b9      	ldr	r1, [r7, #8]
 8000e68:	6978      	ldr	r0, [r7, #20]
 8000e6a:	f7ff ffb1 	bl	8000dd0 <NVIC_EncodePriority>
 8000e6e:	4602      	mov	r2, r0
 8000e70:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e74:	4611      	mov	r1, r2
 8000e76:	4618      	mov	r0, r3
 8000e78:	f7ff ff80 	bl	8000d7c <__NVIC_SetPriority>
}
 8000e7c:	bf00      	nop
 8000e7e:	3718      	adds	r7, #24
 8000e80:	46bd      	mov	sp, r7
 8000e82:	bd80      	pop	{r7, pc}

08000e84 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b082      	sub	sp, #8
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e92:	4618      	mov	r0, r3
 8000e94:	f7ff ff54 	bl	8000d40 <__NVIC_EnableIRQ>
}
 8000e98:	bf00      	nop
 8000e9a:	3708      	adds	r7, #8
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bd80      	pop	{r7, pc}

08000ea0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	b087      	sub	sp, #28
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
 8000ea8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000eaa:	2300      	movs	r3, #0
 8000eac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000eae:	e17f      	b.n	80011b0 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000eb0:	683b      	ldr	r3, [r7, #0]
 8000eb2:	681a      	ldr	r2, [r3, #0]
 8000eb4:	2101      	movs	r1, #1
 8000eb6:	697b      	ldr	r3, [r7, #20]
 8000eb8:	fa01 f303 	lsl.w	r3, r1, r3
 8000ebc:	4013      	ands	r3, r2
 8000ebe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000ec0:	68fb      	ldr	r3, [r7, #12]
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	f000 8171 	beq.w	80011aa <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000ec8:	683b      	ldr	r3, [r7, #0]
 8000eca:	685b      	ldr	r3, [r3, #4]
 8000ecc:	f003 0303 	and.w	r3, r3, #3
 8000ed0:	2b01      	cmp	r3, #1
 8000ed2:	d005      	beq.n	8000ee0 <HAL_GPIO_Init+0x40>
 8000ed4:	683b      	ldr	r3, [r7, #0]
 8000ed6:	685b      	ldr	r3, [r3, #4]
 8000ed8:	f003 0303 	and.w	r3, r3, #3
 8000edc:	2b02      	cmp	r3, #2
 8000ede:	d130      	bne.n	8000f42 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	689b      	ldr	r3, [r3, #8]
 8000ee4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000ee6:	697b      	ldr	r3, [r7, #20]
 8000ee8:	005b      	lsls	r3, r3, #1
 8000eea:	2203      	movs	r2, #3
 8000eec:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef0:	43db      	mvns	r3, r3
 8000ef2:	693a      	ldr	r2, [r7, #16]
 8000ef4:	4013      	ands	r3, r2
 8000ef6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000ef8:	683b      	ldr	r3, [r7, #0]
 8000efa:	68da      	ldr	r2, [r3, #12]
 8000efc:	697b      	ldr	r3, [r7, #20]
 8000efe:	005b      	lsls	r3, r3, #1
 8000f00:	fa02 f303 	lsl.w	r3, r2, r3
 8000f04:	693a      	ldr	r2, [r7, #16]
 8000f06:	4313      	orrs	r3, r2
 8000f08:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	693a      	ldr	r2, [r7, #16]
 8000f0e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	685b      	ldr	r3, [r3, #4]
 8000f14:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000f16:	2201      	movs	r2, #1
 8000f18:	697b      	ldr	r3, [r7, #20]
 8000f1a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f1e:	43db      	mvns	r3, r3
 8000f20:	693a      	ldr	r2, [r7, #16]
 8000f22:	4013      	ands	r3, r2
 8000f24:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f26:	683b      	ldr	r3, [r7, #0]
 8000f28:	685b      	ldr	r3, [r3, #4]
 8000f2a:	091b      	lsrs	r3, r3, #4
 8000f2c:	f003 0201 	and.w	r2, r3, #1
 8000f30:	697b      	ldr	r3, [r7, #20]
 8000f32:	fa02 f303 	lsl.w	r3, r2, r3
 8000f36:	693a      	ldr	r2, [r7, #16]
 8000f38:	4313      	orrs	r3, r2
 8000f3a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	693a      	ldr	r2, [r7, #16]
 8000f40:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000f42:	683b      	ldr	r3, [r7, #0]
 8000f44:	685b      	ldr	r3, [r3, #4]
 8000f46:	f003 0303 	and.w	r3, r3, #3
 8000f4a:	2b03      	cmp	r3, #3
 8000f4c:	d118      	bne.n	8000f80 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000f52:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000f54:	2201      	movs	r2, #1
 8000f56:	697b      	ldr	r3, [r7, #20]
 8000f58:	fa02 f303 	lsl.w	r3, r2, r3
 8000f5c:	43db      	mvns	r3, r3
 8000f5e:	693a      	ldr	r2, [r7, #16]
 8000f60:	4013      	ands	r3, r2
 8000f62:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8000f64:	683b      	ldr	r3, [r7, #0]
 8000f66:	685b      	ldr	r3, [r3, #4]
 8000f68:	08db      	lsrs	r3, r3, #3
 8000f6a:	f003 0201 	and.w	r2, r3, #1
 8000f6e:	697b      	ldr	r3, [r7, #20]
 8000f70:	fa02 f303 	lsl.w	r3, r2, r3
 8000f74:	693a      	ldr	r2, [r7, #16]
 8000f76:	4313      	orrs	r3, r2
 8000f78:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	693a      	ldr	r2, [r7, #16]
 8000f7e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f80:	683b      	ldr	r3, [r7, #0]
 8000f82:	685b      	ldr	r3, [r3, #4]
 8000f84:	f003 0303 	and.w	r3, r3, #3
 8000f88:	2b03      	cmp	r3, #3
 8000f8a:	d017      	beq.n	8000fbc <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	68db      	ldr	r3, [r3, #12]
 8000f90:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000f92:	697b      	ldr	r3, [r7, #20]
 8000f94:	005b      	lsls	r3, r3, #1
 8000f96:	2203      	movs	r2, #3
 8000f98:	fa02 f303 	lsl.w	r3, r2, r3
 8000f9c:	43db      	mvns	r3, r3
 8000f9e:	693a      	ldr	r2, [r7, #16]
 8000fa0:	4013      	ands	r3, r2
 8000fa2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000fa4:	683b      	ldr	r3, [r7, #0]
 8000fa6:	689a      	ldr	r2, [r3, #8]
 8000fa8:	697b      	ldr	r3, [r7, #20]
 8000faa:	005b      	lsls	r3, r3, #1
 8000fac:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb0:	693a      	ldr	r2, [r7, #16]
 8000fb2:	4313      	orrs	r3, r2
 8000fb4:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	693a      	ldr	r2, [r7, #16]
 8000fba:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000fbc:	683b      	ldr	r3, [r7, #0]
 8000fbe:	685b      	ldr	r3, [r3, #4]
 8000fc0:	f003 0303 	and.w	r3, r3, #3
 8000fc4:	2b02      	cmp	r3, #2
 8000fc6:	d123      	bne.n	8001010 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000fc8:	697b      	ldr	r3, [r7, #20]
 8000fca:	08da      	lsrs	r2, r3, #3
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	3208      	adds	r2, #8
 8000fd0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000fd4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000fd6:	697b      	ldr	r3, [r7, #20]
 8000fd8:	f003 0307 	and.w	r3, r3, #7
 8000fdc:	009b      	lsls	r3, r3, #2
 8000fde:	220f      	movs	r2, #15
 8000fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe4:	43db      	mvns	r3, r3
 8000fe6:	693a      	ldr	r2, [r7, #16]
 8000fe8:	4013      	ands	r3, r2
 8000fea:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000fec:	683b      	ldr	r3, [r7, #0]
 8000fee:	691a      	ldr	r2, [r3, #16]
 8000ff0:	697b      	ldr	r3, [r7, #20]
 8000ff2:	f003 0307 	and.w	r3, r3, #7
 8000ff6:	009b      	lsls	r3, r3, #2
 8000ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8000ffc:	693a      	ldr	r2, [r7, #16]
 8000ffe:	4313      	orrs	r3, r2
 8001000:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001002:	697b      	ldr	r3, [r7, #20]
 8001004:	08da      	lsrs	r2, r3, #3
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	3208      	adds	r2, #8
 800100a:	6939      	ldr	r1, [r7, #16]
 800100c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001016:	697b      	ldr	r3, [r7, #20]
 8001018:	005b      	lsls	r3, r3, #1
 800101a:	2203      	movs	r2, #3
 800101c:	fa02 f303 	lsl.w	r3, r2, r3
 8001020:	43db      	mvns	r3, r3
 8001022:	693a      	ldr	r2, [r7, #16]
 8001024:	4013      	ands	r3, r2
 8001026:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001028:	683b      	ldr	r3, [r7, #0]
 800102a:	685b      	ldr	r3, [r3, #4]
 800102c:	f003 0203 	and.w	r2, r3, #3
 8001030:	697b      	ldr	r3, [r7, #20]
 8001032:	005b      	lsls	r3, r3, #1
 8001034:	fa02 f303 	lsl.w	r3, r2, r3
 8001038:	693a      	ldr	r2, [r7, #16]
 800103a:	4313      	orrs	r3, r2
 800103c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	693a      	ldr	r2, [r7, #16]
 8001042:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	685b      	ldr	r3, [r3, #4]
 8001048:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800104c:	2b00      	cmp	r3, #0
 800104e:	f000 80ac 	beq.w	80011aa <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001052:	4b5f      	ldr	r3, [pc, #380]	@ (80011d0 <HAL_GPIO_Init+0x330>)
 8001054:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001056:	4a5e      	ldr	r2, [pc, #376]	@ (80011d0 <HAL_GPIO_Init+0x330>)
 8001058:	f043 0301 	orr.w	r3, r3, #1
 800105c:	6613      	str	r3, [r2, #96]	@ 0x60
 800105e:	4b5c      	ldr	r3, [pc, #368]	@ (80011d0 <HAL_GPIO_Init+0x330>)
 8001060:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001062:	f003 0301 	and.w	r3, r3, #1
 8001066:	60bb      	str	r3, [r7, #8]
 8001068:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800106a:	4a5a      	ldr	r2, [pc, #360]	@ (80011d4 <HAL_GPIO_Init+0x334>)
 800106c:	697b      	ldr	r3, [r7, #20]
 800106e:	089b      	lsrs	r3, r3, #2
 8001070:	3302      	adds	r3, #2
 8001072:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001076:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001078:	697b      	ldr	r3, [r7, #20]
 800107a:	f003 0303 	and.w	r3, r3, #3
 800107e:	009b      	lsls	r3, r3, #2
 8001080:	220f      	movs	r2, #15
 8001082:	fa02 f303 	lsl.w	r3, r2, r3
 8001086:	43db      	mvns	r3, r3
 8001088:	693a      	ldr	r2, [r7, #16]
 800108a:	4013      	ands	r3, r2
 800108c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001094:	d025      	beq.n	80010e2 <HAL_GPIO_Init+0x242>
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	4a4f      	ldr	r2, [pc, #316]	@ (80011d8 <HAL_GPIO_Init+0x338>)
 800109a:	4293      	cmp	r3, r2
 800109c:	d01f      	beq.n	80010de <HAL_GPIO_Init+0x23e>
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	4a4e      	ldr	r2, [pc, #312]	@ (80011dc <HAL_GPIO_Init+0x33c>)
 80010a2:	4293      	cmp	r3, r2
 80010a4:	d019      	beq.n	80010da <HAL_GPIO_Init+0x23a>
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	4a4d      	ldr	r2, [pc, #308]	@ (80011e0 <HAL_GPIO_Init+0x340>)
 80010aa:	4293      	cmp	r3, r2
 80010ac:	d013      	beq.n	80010d6 <HAL_GPIO_Init+0x236>
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	4a4c      	ldr	r2, [pc, #304]	@ (80011e4 <HAL_GPIO_Init+0x344>)
 80010b2:	4293      	cmp	r3, r2
 80010b4:	d00d      	beq.n	80010d2 <HAL_GPIO_Init+0x232>
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	4a4b      	ldr	r2, [pc, #300]	@ (80011e8 <HAL_GPIO_Init+0x348>)
 80010ba:	4293      	cmp	r3, r2
 80010bc:	d007      	beq.n	80010ce <HAL_GPIO_Init+0x22e>
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	4a4a      	ldr	r2, [pc, #296]	@ (80011ec <HAL_GPIO_Init+0x34c>)
 80010c2:	4293      	cmp	r3, r2
 80010c4:	d101      	bne.n	80010ca <HAL_GPIO_Init+0x22a>
 80010c6:	2306      	movs	r3, #6
 80010c8:	e00c      	b.n	80010e4 <HAL_GPIO_Init+0x244>
 80010ca:	2307      	movs	r3, #7
 80010cc:	e00a      	b.n	80010e4 <HAL_GPIO_Init+0x244>
 80010ce:	2305      	movs	r3, #5
 80010d0:	e008      	b.n	80010e4 <HAL_GPIO_Init+0x244>
 80010d2:	2304      	movs	r3, #4
 80010d4:	e006      	b.n	80010e4 <HAL_GPIO_Init+0x244>
 80010d6:	2303      	movs	r3, #3
 80010d8:	e004      	b.n	80010e4 <HAL_GPIO_Init+0x244>
 80010da:	2302      	movs	r3, #2
 80010dc:	e002      	b.n	80010e4 <HAL_GPIO_Init+0x244>
 80010de:	2301      	movs	r3, #1
 80010e0:	e000      	b.n	80010e4 <HAL_GPIO_Init+0x244>
 80010e2:	2300      	movs	r3, #0
 80010e4:	697a      	ldr	r2, [r7, #20]
 80010e6:	f002 0203 	and.w	r2, r2, #3
 80010ea:	0092      	lsls	r2, r2, #2
 80010ec:	4093      	lsls	r3, r2
 80010ee:	693a      	ldr	r2, [r7, #16]
 80010f0:	4313      	orrs	r3, r2
 80010f2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80010f4:	4937      	ldr	r1, [pc, #220]	@ (80011d4 <HAL_GPIO_Init+0x334>)
 80010f6:	697b      	ldr	r3, [r7, #20]
 80010f8:	089b      	lsrs	r3, r3, #2
 80010fa:	3302      	adds	r3, #2
 80010fc:	693a      	ldr	r2, [r7, #16]
 80010fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001102:	4b3b      	ldr	r3, [pc, #236]	@ (80011f0 <HAL_GPIO_Init+0x350>)
 8001104:	689b      	ldr	r3, [r3, #8]
 8001106:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	43db      	mvns	r3, r3
 800110c:	693a      	ldr	r2, [r7, #16]
 800110e:	4013      	ands	r3, r2
 8001110:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001112:	683b      	ldr	r3, [r7, #0]
 8001114:	685b      	ldr	r3, [r3, #4]
 8001116:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800111a:	2b00      	cmp	r3, #0
 800111c:	d003      	beq.n	8001126 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800111e:	693a      	ldr	r2, [r7, #16]
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	4313      	orrs	r3, r2
 8001124:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001126:	4a32      	ldr	r2, [pc, #200]	@ (80011f0 <HAL_GPIO_Init+0x350>)
 8001128:	693b      	ldr	r3, [r7, #16]
 800112a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800112c:	4b30      	ldr	r3, [pc, #192]	@ (80011f0 <HAL_GPIO_Init+0x350>)
 800112e:	68db      	ldr	r3, [r3, #12]
 8001130:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001132:	68fb      	ldr	r3, [r7, #12]
 8001134:	43db      	mvns	r3, r3
 8001136:	693a      	ldr	r2, [r7, #16]
 8001138:	4013      	ands	r3, r2
 800113a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800113c:	683b      	ldr	r3, [r7, #0]
 800113e:	685b      	ldr	r3, [r3, #4]
 8001140:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001144:	2b00      	cmp	r3, #0
 8001146:	d003      	beq.n	8001150 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001148:	693a      	ldr	r2, [r7, #16]
 800114a:	68fb      	ldr	r3, [r7, #12]
 800114c:	4313      	orrs	r3, r2
 800114e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001150:	4a27      	ldr	r2, [pc, #156]	@ (80011f0 <HAL_GPIO_Init+0x350>)
 8001152:	693b      	ldr	r3, [r7, #16]
 8001154:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001156:	4b26      	ldr	r3, [pc, #152]	@ (80011f0 <HAL_GPIO_Init+0x350>)
 8001158:	685b      	ldr	r3, [r3, #4]
 800115a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	43db      	mvns	r3, r3
 8001160:	693a      	ldr	r2, [r7, #16]
 8001162:	4013      	ands	r3, r2
 8001164:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001166:	683b      	ldr	r3, [r7, #0]
 8001168:	685b      	ldr	r3, [r3, #4]
 800116a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800116e:	2b00      	cmp	r3, #0
 8001170:	d003      	beq.n	800117a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001172:	693a      	ldr	r2, [r7, #16]
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	4313      	orrs	r3, r2
 8001178:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800117a:	4a1d      	ldr	r2, [pc, #116]	@ (80011f0 <HAL_GPIO_Init+0x350>)
 800117c:	693b      	ldr	r3, [r7, #16]
 800117e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001180:	4b1b      	ldr	r3, [pc, #108]	@ (80011f0 <HAL_GPIO_Init+0x350>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001186:	68fb      	ldr	r3, [r7, #12]
 8001188:	43db      	mvns	r3, r3
 800118a:	693a      	ldr	r2, [r7, #16]
 800118c:	4013      	ands	r3, r2
 800118e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001190:	683b      	ldr	r3, [r7, #0]
 8001192:	685b      	ldr	r3, [r3, #4]
 8001194:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001198:	2b00      	cmp	r3, #0
 800119a:	d003      	beq.n	80011a4 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 800119c:	693a      	ldr	r2, [r7, #16]
 800119e:	68fb      	ldr	r3, [r7, #12]
 80011a0:	4313      	orrs	r3, r2
 80011a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80011a4:	4a12      	ldr	r2, [pc, #72]	@ (80011f0 <HAL_GPIO_Init+0x350>)
 80011a6:	693b      	ldr	r3, [r7, #16]
 80011a8:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80011aa:	697b      	ldr	r3, [r7, #20]
 80011ac:	3301      	adds	r3, #1
 80011ae:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	681a      	ldr	r2, [r3, #0]
 80011b4:	697b      	ldr	r3, [r7, #20]
 80011b6:	fa22 f303 	lsr.w	r3, r2, r3
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	f47f ae78 	bne.w	8000eb0 <HAL_GPIO_Init+0x10>
  }
}
 80011c0:	bf00      	nop
 80011c2:	bf00      	nop
 80011c4:	371c      	adds	r7, #28
 80011c6:	46bd      	mov	sp, r7
 80011c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011cc:	4770      	bx	lr
 80011ce:	bf00      	nop
 80011d0:	40021000 	.word	0x40021000
 80011d4:	40010000 	.word	0x40010000
 80011d8:	48000400 	.word	0x48000400
 80011dc:	48000800 	.word	0x48000800
 80011e0:	48000c00 	.word	0x48000c00
 80011e4:	48001000 	.word	0x48001000
 80011e8:	48001400 	.word	0x48001400
 80011ec:	48001800 	.word	0x48001800
 80011f0:	40010400 	.word	0x40010400

080011f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80011f4:	b480      	push	{r7}
 80011f6:	b083      	sub	sp, #12
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
 80011fc:	460b      	mov	r3, r1
 80011fe:	807b      	strh	r3, [r7, #2]
 8001200:	4613      	mov	r3, r2
 8001202:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001204:	787b      	ldrb	r3, [r7, #1]
 8001206:	2b00      	cmp	r3, #0
 8001208:	d003      	beq.n	8001212 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800120a:	887a      	ldrh	r2, [r7, #2]
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001210:	e002      	b.n	8001218 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001212:	887a      	ldrh	r2, [r7, #2]
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001218:	bf00      	nop
 800121a:	370c      	adds	r7, #12
 800121c:	46bd      	mov	sp, r7
 800121e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001222:	4770      	bx	lr

08001224 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001224:	b480      	push	{r7}
 8001226:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001228:	4b04      	ldr	r3, [pc, #16]	@ (800123c <HAL_PWREx_GetVoltageRange+0x18>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8001230:	4618      	mov	r0, r3
 8001232:	46bd      	mov	sp, r7
 8001234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001238:	4770      	bx	lr
 800123a:	bf00      	nop
 800123c:	40007000 	.word	0x40007000

08001240 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001240:	b480      	push	{r7}
 8001242:	b085      	sub	sp, #20
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800124e:	d130      	bne.n	80012b2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001250:	4b23      	ldr	r3, [pc, #140]	@ (80012e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001258:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800125c:	d038      	beq.n	80012d0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800125e:	4b20      	ldr	r3, [pc, #128]	@ (80012e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001266:	4a1e      	ldr	r2, [pc, #120]	@ (80012e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001268:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800126c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800126e:	4b1d      	ldr	r3, [pc, #116]	@ (80012e4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	2232      	movs	r2, #50	@ 0x32
 8001274:	fb02 f303 	mul.w	r3, r2, r3
 8001278:	4a1b      	ldr	r2, [pc, #108]	@ (80012e8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800127a:	fba2 2303 	umull	r2, r3, r2, r3
 800127e:	0c9b      	lsrs	r3, r3, #18
 8001280:	3301      	adds	r3, #1
 8001282:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001284:	e002      	b.n	800128c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	3b01      	subs	r3, #1
 800128a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800128c:	4b14      	ldr	r3, [pc, #80]	@ (80012e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800128e:	695b      	ldr	r3, [r3, #20]
 8001290:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001294:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001298:	d102      	bne.n	80012a0 <HAL_PWREx_ControlVoltageScaling+0x60>
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	2b00      	cmp	r3, #0
 800129e:	d1f2      	bne.n	8001286 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80012a0:	4b0f      	ldr	r3, [pc, #60]	@ (80012e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80012a2:	695b      	ldr	r3, [r3, #20]
 80012a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80012a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80012ac:	d110      	bne.n	80012d0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80012ae:	2303      	movs	r3, #3
 80012b0:	e00f      	b.n	80012d2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80012b2:	4b0b      	ldr	r3, [pc, #44]	@ (80012e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80012ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80012be:	d007      	beq.n	80012d0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80012c0:	4b07      	ldr	r3, [pc, #28]	@ (80012e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80012c8:	4a05      	ldr	r2, [pc, #20]	@ (80012e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80012ca:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80012ce:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80012d0:	2300      	movs	r3, #0
}
 80012d2:	4618      	mov	r0, r3
 80012d4:	3714      	adds	r7, #20
 80012d6:	46bd      	mov	sp, r7
 80012d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012dc:	4770      	bx	lr
 80012de:	bf00      	nop
 80012e0:	40007000 	.word	0x40007000
 80012e4:	20000000 	.word	0x20000000
 80012e8:	431bde83 	.word	0x431bde83

080012ec <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b088      	sub	sp, #32
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d101      	bne.n	80012fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80012fa:	2301      	movs	r3, #1
 80012fc:	e3ca      	b.n	8001a94 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80012fe:	4b97      	ldr	r3, [pc, #604]	@ (800155c <HAL_RCC_OscConfig+0x270>)
 8001300:	689b      	ldr	r3, [r3, #8]
 8001302:	f003 030c 	and.w	r3, r3, #12
 8001306:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001308:	4b94      	ldr	r3, [pc, #592]	@ (800155c <HAL_RCC_OscConfig+0x270>)
 800130a:	68db      	ldr	r3, [r3, #12]
 800130c:	f003 0303 	and.w	r3, r3, #3
 8001310:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	f003 0310 	and.w	r3, r3, #16
 800131a:	2b00      	cmp	r3, #0
 800131c:	f000 80e4 	beq.w	80014e8 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001320:	69bb      	ldr	r3, [r7, #24]
 8001322:	2b00      	cmp	r3, #0
 8001324:	d007      	beq.n	8001336 <HAL_RCC_OscConfig+0x4a>
 8001326:	69bb      	ldr	r3, [r7, #24]
 8001328:	2b0c      	cmp	r3, #12
 800132a:	f040 808b 	bne.w	8001444 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800132e:	697b      	ldr	r3, [r7, #20]
 8001330:	2b01      	cmp	r3, #1
 8001332:	f040 8087 	bne.w	8001444 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001336:	4b89      	ldr	r3, [pc, #548]	@ (800155c <HAL_RCC_OscConfig+0x270>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	f003 0302 	and.w	r3, r3, #2
 800133e:	2b00      	cmp	r3, #0
 8001340:	d005      	beq.n	800134e <HAL_RCC_OscConfig+0x62>
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	699b      	ldr	r3, [r3, #24]
 8001346:	2b00      	cmp	r3, #0
 8001348:	d101      	bne.n	800134e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800134a:	2301      	movs	r3, #1
 800134c:	e3a2      	b.n	8001a94 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	6a1a      	ldr	r2, [r3, #32]
 8001352:	4b82      	ldr	r3, [pc, #520]	@ (800155c <HAL_RCC_OscConfig+0x270>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	f003 0308 	and.w	r3, r3, #8
 800135a:	2b00      	cmp	r3, #0
 800135c:	d004      	beq.n	8001368 <HAL_RCC_OscConfig+0x7c>
 800135e:	4b7f      	ldr	r3, [pc, #508]	@ (800155c <HAL_RCC_OscConfig+0x270>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001366:	e005      	b.n	8001374 <HAL_RCC_OscConfig+0x88>
 8001368:	4b7c      	ldr	r3, [pc, #496]	@ (800155c <HAL_RCC_OscConfig+0x270>)
 800136a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800136e:	091b      	lsrs	r3, r3, #4
 8001370:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001374:	4293      	cmp	r3, r2
 8001376:	d223      	bcs.n	80013c0 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	6a1b      	ldr	r3, [r3, #32]
 800137c:	4618      	mov	r0, r3
 800137e:	f000 fd87 	bl	8001e90 <RCC_SetFlashLatencyFromMSIRange>
 8001382:	4603      	mov	r3, r0
 8001384:	2b00      	cmp	r3, #0
 8001386:	d001      	beq.n	800138c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001388:	2301      	movs	r3, #1
 800138a:	e383      	b.n	8001a94 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800138c:	4b73      	ldr	r3, [pc, #460]	@ (800155c <HAL_RCC_OscConfig+0x270>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	4a72      	ldr	r2, [pc, #456]	@ (800155c <HAL_RCC_OscConfig+0x270>)
 8001392:	f043 0308 	orr.w	r3, r3, #8
 8001396:	6013      	str	r3, [r2, #0]
 8001398:	4b70      	ldr	r3, [pc, #448]	@ (800155c <HAL_RCC_OscConfig+0x270>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	6a1b      	ldr	r3, [r3, #32]
 80013a4:	496d      	ldr	r1, [pc, #436]	@ (800155c <HAL_RCC_OscConfig+0x270>)
 80013a6:	4313      	orrs	r3, r2
 80013a8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80013aa:	4b6c      	ldr	r3, [pc, #432]	@ (800155c <HAL_RCC_OscConfig+0x270>)
 80013ac:	685b      	ldr	r3, [r3, #4]
 80013ae:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	69db      	ldr	r3, [r3, #28]
 80013b6:	021b      	lsls	r3, r3, #8
 80013b8:	4968      	ldr	r1, [pc, #416]	@ (800155c <HAL_RCC_OscConfig+0x270>)
 80013ba:	4313      	orrs	r3, r2
 80013bc:	604b      	str	r3, [r1, #4]
 80013be:	e025      	b.n	800140c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80013c0:	4b66      	ldr	r3, [pc, #408]	@ (800155c <HAL_RCC_OscConfig+0x270>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	4a65      	ldr	r2, [pc, #404]	@ (800155c <HAL_RCC_OscConfig+0x270>)
 80013c6:	f043 0308 	orr.w	r3, r3, #8
 80013ca:	6013      	str	r3, [r2, #0]
 80013cc:	4b63      	ldr	r3, [pc, #396]	@ (800155c <HAL_RCC_OscConfig+0x270>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	6a1b      	ldr	r3, [r3, #32]
 80013d8:	4960      	ldr	r1, [pc, #384]	@ (800155c <HAL_RCC_OscConfig+0x270>)
 80013da:	4313      	orrs	r3, r2
 80013dc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80013de:	4b5f      	ldr	r3, [pc, #380]	@ (800155c <HAL_RCC_OscConfig+0x270>)
 80013e0:	685b      	ldr	r3, [r3, #4]
 80013e2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	69db      	ldr	r3, [r3, #28]
 80013ea:	021b      	lsls	r3, r3, #8
 80013ec:	495b      	ldr	r1, [pc, #364]	@ (800155c <HAL_RCC_OscConfig+0x270>)
 80013ee:	4313      	orrs	r3, r2
 80013f0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80013f2:	69bb      	ldr	r3, [r7, #24]
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d109      	bne.n	800140c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	6a1b      	ldr	r3, [r3, #32]
 80013fc:	4618      	mov	r0, r3
 80013fe:	f000 fd47 	bl	8001e90 <RCC_SetFlashLatencyFromMSIRange>
 8001402:	4603      	mov	r3, r0
 8001404:	2b00      	cmp	r3, #0
 8001406:	d001      	beq.n	800140c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001408:	2301      	movs	r3, #1
 800140a:	e343      	b.n	8001a94 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800140c:	f000 fc4a 	bl	8001ca4 <HAL_RCC_GetSysClockFreq>
 8001410:	4602      	mov	r2, r0
 8001412:	4b52      	ldr	r3, [pc, #328]	@ (800155c <HAL_RCC_OscConfig+0x270>)
 8001414:	689b      	ldr	r3, [r3, #8]
 8001416:	091b      	lsrs	r3, r3, #4
 8001418:	f003 030f 	and.w	r3, r3, #15
 800141c:	4950      	ldr	r1, [pc, #320]	@ (8001560 <HAL_RCC_OscConfig+0x274>)
 800141e:	5ccb      	ldrb	r3, [r1, r3]
 8001420:	f003 031f 	and.w	r3, r3, #31
 8001424:	fa22 f303 	lsr.w	r3, r2, r3
 8001428:	4a4e      	ldr	r2, [pc, #312]	@ (8001564 <HAL_RCC_OscConfig+0x278>)
 800142a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800142c:	4b4e      	ldr	r3, [pc, #312]	@ (8001568 <HAL_RCC_OscConfig+0x27c>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	4618      	mov	r0, r3
 8001432:	f7ff fa9d 	bl	8000970 <HAL_InitTick>
 8001436:	4603      	mov	r3, r0
 8001438:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800143a:	7bfb      	ldrb	r3, [r7, #15]
 800143c:	2b00      	cmp	r3, #0
 800143e:	d052      	beq.n	80014e6 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001440:	7bfb      	ldrb	r3, [r7, #15]
 8001442:	e327      	b.n	8001a94 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	699b      	ldr	r3, [r3, #24]
 8001448:	2b00      	cmp	r3, #0
 800144a:	d032      	beq.n	80014b2 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800144c:	4b43      	ldr	r3, [pc, #268]	@ (800155c <HAL_RCC_OscConfig+0x270>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	4a42      	ldr	r2, [pc, #264]	@ (800155c <HAL_RCC_OscConfig+0x270>)
 8001452:	f043 0301 	orr.w	r3, r3, #1
 8001456:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001458:	f7ff fc10 	bl	8000c7c <HAL_GetTick>
 800145c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800145e:	e008      	b.n	8001472 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001460:	f7ff fc0c 	bl	8000c7c <HAL_GetTick>
 8001464:	4602      	mov	r2, r0
 8001466:	693b      	ldr	r3, [r7, #16]
 8001468:	1ad3      	subs	r3, r2, r3
 800146a:	2b02      	cmp	r3, #2
 800146c:	d901      	bls.n	8001472 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800146e:	2303      	movs	r3, #3
 8001470:	e310      	b.n	8001a94 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001472:	4b3a      	ldr	r3, [pc, #232]	@ (800155c <HAL_RCC_OscConfig+0x270>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	f003 0302 	and.w	r3, r3, #2
 800147a:	2b00      	cmp	r3, #0
 800147c:	d0f0      	beq.n	8001460 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800147e:	4b37      	ldr	r3, [pc, #220]	@ (800155c <HAL_RCC_OscConfig+0x270>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	4a36      	ldr	r2, [pc, #216]	@ (800155c <HAL_RCC_OscConfig+0x270>)
 8001484:	f043 0308 	orr.w	r3, r3, #8
 8001488:	6013      	str	r3, [r2, #0]
 800148a:	4b34      	ldr	r3, [pc, #208]	@ (800155c <HAL_RCC_OscConfig+0x270>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	6a1b      	ldr	r3, [r3, #32]
 8001496:	4931      	ldr	r1, [pc, #196]	@ (800155c <HAL_RCC_OscConfig+0x270>)
 8001498:	4313      	orrs	r3, r2
 800149a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800149c:	4b2f      	ldr	r3, [pc, #188]	@ (800155c <HAL_RCC_OscConfig+0x270>)
 800149e:	685b      	ldr	r3, [r3, #4]
 80014a0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	69db      	ldr	r3, [r3, #28]
 80014a8:	021b      	lsls	r3, r3, #8
 80014aa:	492c      	ldr	r1, [pc, #176]	@ (800155c <HAL_RCC_OscConfig+0x270>)
 80014ac:	4313      	orrs	r3, r2
 80014ae:	604b      	str	r3, [r1, #4]
 80014b0:	e01a      	b.n	80014e8 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80014b2:	4b2a      	ldr	r3, [pc, #168]	@ (800155c <HAL_RCC_OscConfig+0x270>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	4a29      	ldr	r2, [pc, #164]	@ (800155c <HAL_RCC_OscConfig+0x270>)
 80014b8:	f023 0301 	bic.w	r3, r3, #1
 80014bc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80014be:	f7ff fbdd 	bl	8000c7c <HAL_GetTick>
 80014c2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80014c4:	e008      	b.n	80014d8 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80014c6:	f7ff fbd9 	bl	8000c7c <HAL_GetTick>
 80014ca:	4602      	mov	r2, r0
 80014cc:	693b      	ldr	r3, [r7, #16]
 80014ce:	1ad3      	subs	r3, r2, r3
 80014d0:	2b02      	cmp	r3, #2
 80014d2:	d901      	bls.n	80014d8 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80014d4:	2303      	movs	r3, #3
 80014d6:	e2dd      	b.n	8001a94 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80014d8:	4b20      	ldr	r3, [pc, #128]	@ (800155c <HAL_RCC_OscConfig+0x270>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f003 0302 	and.w	r3, r3, #2
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d1f0      	bne.n	80014c6 <HAL_RCC_OscConfig+0x1da>
 80014e4:	e000      	b.n	80014e8 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80014e6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	f003 0301 	and.w	r3, r3, #1
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d074      	beq.n	80015de <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80014f4:	69bb      	ldr	r3, [r7, #24]
 80014f6:	2b08      	cmp	r3, #8
 80014f8:	d005      	beq.n	8001506 <HAL_RCC_OscConfig+0x21a>
 80014fa:	69bb      	ldr	r3, [r7, #24]
 80014fc:	2b0c      	cmp	r3, #12
 80014fe:	d10e      	bne.n	800151e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001500:	697b      	ldr	r3, [r7, #20]
 8001502:	2b03      	cmp	r3, #3
 8001504:	d10b      	bne.n	800151e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001506:	4b15      	ldr	r3, [pc, #84]	@ (800155c <HAL_RCC_OscConfig+0x270>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800150e:	2b00      	cmp	r3, #0
 8001510:	d064      	beq.n	80015dc <HAL_RCC_OscConfig+0x2f0>
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	685b      	ldr	r3, [r3, #4]
 8001516:	2b00      	cmp	r3, #0
 8001518:	d160      	bne.n	80015dc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800151a:	2301      	movs	r3, #1
 800151c:	e2ba      	b.n	8001a94 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	685b      	ldr	r3, [r3, #4]
 8001522:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001526:	d106      	bne.n	8001536 <HAL_RCC_OscConfig+0x24a>
 8001528:	4b0c      	ldr	r3, [pc, #48]	@ (800155c <HAL_RCC_OscConfig+0x270>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	4a0b      	ldr	r2, [pc, #44]	@ (800155c <HAL_RCC_OscConfig+0x270>)
 800152e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001532:	6013      	str	r3, [r2, #0]
 8001534:	e026      	b.n	8001584 <HAL_RCC_OscConfig+0x298>
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	685b      	ldr	r3, [r3, #4]
 800153a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800153e:	d115      	bne.n	800156c <HAL_RCC_OscConfig+0x280>
 8001540:	4b06      	ldr	r3, [pc, #24]	@ (800155c <HAL_RCC_OscConfig+0x270>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	4a05      	ldr	r2, [pc, #20]	@ (800155c <HAL_RCC_OscConfig+0x270>)
 8001546:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800154a:	6013      	str	r3, [r2, #0]
 800154c:	4b03      	ldr	r3, [pc, #12]	@ (800155c <HAL_RCC_OscConfig+0x270>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	4a02      	ldr	r2, [pc, #8]	@ (800155c <HAL_RCC_OscConfig+0x270>)
 8001552:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001556:	6013      	str	r3, [r2, #0]
 8001558:	e014      	b.n	8001584 <HAL_RCC_OscConfig+0x298>
 800155a:	bf00      	nop
 800155c:	40021000 	.word	0x40021000
 8001560:	080070d4 	.word	0x080070d4
 8001564:	20000000 	.word	0x20000000
 8001568:	20000004 	.word	0x20000004
 800156c:	4ba0      	ldr	r3, [pc, #640]	@ (80017f0 <HAL_RCC_OscConfig+0x504>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	4a9f      	ldr	r2, [pc, #636]	@ (80017f0 <HAL_RCC_OscConfig+0x504>)
 8001572:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001576:	6013      	str	r3, [r2, #0]
 8001578:	4b9d      	ldr	r3, [pc, #628]	@ (80017f0 <HAL_RCC_OscConfig+0x504>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	4a9c      	ldr	r2, [pc, #624]	@ (80017f0 <HAL_RCC_OscConfig+0x504>)
 800157e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001582:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	685b      	ldr	r3, [r3, #4]
 8001588:	2b00      	cmp	r3, #0
 800158a:	d013      	beq.n	80015b4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800158c:	f7ff fb76 	bl	8000c7c <HAL_GetTick>
 8001590:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001592:	e008      	b.n	80015a6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001594:	f7ff fb72 	bl	8000c7c <HAL_GetTick>
 8001598:	4602      	mov	r2, r0
 800159a:	693b      	ldr	r3, [r7, #16]
 800159c:	1ad3      	subs	r3, r2, r3
 800159e:	2b64      	cmp	r3, #100	@ 0x64
 80015a0:	d901      	bls.n	80015a6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80015a2:	2303      	movs	r3, #3
 80015a4:	e276      	b.n	8001a94 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80015a6:	4b92      	ldr	r3, [pc, #584]	@ (80017f0 <HAL_RCC_OscConfig+0x504>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d0f0      	beq.n	8001594 <HAL_RCC_OscConfig+0x2a8>
 80015b2:	e014      	b.n	80015de <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015b4:	f7ff fb62 	bl	8000c7c <HAL_GetTick>
 80015b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80015ba:	e008      	b.n	80015ce <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80015bc:	f7ff fb5e 	bl	8000c7c <HAL_GetTick>
 80015c0:	4602      	mov	r2, r0
 80015c2:	693b      	ldr	r3, [r7, #16]
 80015c4:	1ad3      	subs	r3, r2, r3
 80015c6:	2b64      	cmp	r3, #100	@ 0x64
 80015c8:	d901      	bls.n	80015ce <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80015ca:	2303      	movs	r3, #3
 80015cc:	e262      	b.n	8001a94 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80015ce:	4b88      	ldr	r3, [pc, #544]	@ (80017f0 <HAL_RCC_OscConfig+0x504>)
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d1f0      	bne.n	80015bc <HAL_RCC_OscConfig+0x2d0>
 80015da:	e000      	b.n	80015de <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f003 0302 	and.w	r3, r3, #2
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d060      	beq.n	80016ac <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80015ea:	69bb      	ldr	r3, [r7, #24]
 80015ec:	2b04      	cmp	r3, #4
 80015ee:	d005      	beq.n	80015fc <HAL_RCC_OscConfig+0x310>
 80015f0:	69bb      	ldr	r3, [r7, #24]
 80015f2:	2b0c      	cmp	r3, #12
 80015f4:	d119      	bne.n	800162a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80015f6:	697b      	ldr	r3, [r7, #20]
 80015f8:	2b02      	cmp	r3, #2
 80015fa:	d116      	bne.n	800162a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80015fc:	4b7c      	ldr	r3, [pc, #496]	@ (80017f0 <HAL_RCC_OscConfig+0x504>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001604:	2b00      	cmp	r3, #0
 8001606:	d005      	beq.n	8001614 <HAL_RCC_OscConfig+0x328>
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	68db      	ldr	r3, [r3, #12]
 800160c:	2b00      	cmp	r3, #0
 800160e:	d101      	bne.n	8001614 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001610:	2301      	movs	r3, #1
 8001612:	e23f      	b.n	8001a94 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001614:	4b76      	ldr	r3, [pc, #472]	@ (80017f0 <HAL_RCC_OscConfig+0x504>)
 8001616:	685b      	ldr	r3, [r3, #4]
 8001618:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	691b      	ldr	r3, [r3, #16]
 8001620:	061b      	lsls	r3, r3, #24
 8001622:	4973      	ldr	r1, [pc, #460]	@ (80017f0 <HAL_RCC_OscConfig+0x504>)
 8001624:	4313      	orrs	r3, r2
 8001626:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001628:	e040      	b.n	80016ac <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	68db      	ldr	r3, [r3, #12]
 800162e:	2b00      	cmp	r3, #0
 8001630:	d023      	beq.n	800167a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001632:	4b6f      	ldr	r3, [pc, #444]	@ (80017f0 <HAL_RCC_OscConfig+0x504>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	4a6e      	ldr	r2, [pc, #440]	@ (80017f0 <HAL_RCC_OscConfig+0x504>)
 8001638:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800163c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800163e:	f7ff fb1d 	bl	8000c7c <HAL_GetTick>
 8001642:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001644:	e008      	b.n	8001658 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001646:	f7ff fb19 	bl	8000c7c <HAL_GetTick>
 800164a:	4602      	mov	r2, r0
 800164c:	693b      	ldr	r3, [r7, #16]
 800164e:	1ad3      	subs	r3, r2, r3
 8001650:	2b02      	cmp	r3, #2
 8001652:	d901      	bls.n	8001658 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001654:	2303      	movs	r3, #3
 8001656:	e21d      	b.n	8001a94 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001658:	4b65      	ldr	r3, [pc, #404]	@ (80017f0 <HAL_RCC_OscConfig+0x504>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001660:	2b00      	cmp	r3, #0
 8001662:	d0f0      	beq.n	8001646 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001664:	4b62      	ldr	r3, [pc, #392]	@ (80017f0 <HAL_RCC_OscConfig+0x504>)
 8001666:	685b      	ldr	r3, [r3, #4]
 8001668:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	691b      	ldr	r3, [r3, #16]
 8001670:	061b      	lsls	r3, r3, #24
 8001672:	495f      	ldr	r1, [pc, #380]	@ (80017f0 <HAL_RCC_OscConfig+0x504>)
 8001674:	4313      	orrs	r3, r2
 8001676:	604b      	str	r3, [r1, #4]
 8001678:	e018      	b.n	80016ac <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800167a:	4b5d      	ldr	r3, [pc, #372]	@ (80017f0 <HAL_RCC_OscConfig+0x504>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	4a5c      	ldr	r2, [pc, #368]	@ (80017f0 <HAL_RCC_OscConfig+0x504>)
 8001680:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001684:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001686:	f7ff faf9 	bl	8000c7c <HAL_GetTick>
 800168a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800168c:	e008      	b.n	80016a0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800168e:	f7ff faf5 	bl	8000c7c <HAL_GetTick>
 8001692:	4602      	mov	r2, r0
 8001694:	693b      	ldr	r3, [r7, #16]
 8001696:	1ad3      	subs	r3, r2, r3
 8001698:	2b02      	cmp	r3, #2
 800169a:	d901      	bls.n	80016a0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800169c:	2303      	movs	r3, #3
 800169e:	e1f9      	b.n	8001a94 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80016a0:	4b53      	ldr	r3, [pc, #332]	@ (80017f0 <HAL_RCC_OscConfig+0x504>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d1f0      	bne.n	800168e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	f003 0308 	and.w	r3, r3, #8
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d03c      	beq.n	8001732 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	695b      	ldr	r3, [r3, #20]
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d01c      	beq.n	80016fa <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80016c0:	4b4b      	ldr	r3, [pc, #300]	@ (80017f0 <HAL_RCC_OscConfig+0x504>)
 80016c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80016c6:	4a4a      	ldr	r2, [pc, #296]	@ (80017f0 <HAL_RCC_OscConfig+0x504>)
 80016c8:	f043 0301 	orr.w	r3, r3, #1
 80016cc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016d0:	f7ff fad4 	bl	8000c7c <HAL_GetTick>
 80016d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80016d6:	e008      	b.n	80016ea <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016d8:	f7ff fad0 	bl	8000c7c <HAL_GetTick>
 80016dc:	4602      	mov	r2, r0
 80016de:	693b      	ldr	r3, [r7, #16]
 80016e0:	1ad3      	subs	r3, r2, r3
 80016e2:	2b02      	cmp	r3, #2
 80016e4:	d901      	bls.n	80016ea <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80016e6:	2303      	movs	r3, #3
 80016e8:	e1d4      	b.n	8001a94 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80016ea:	4b41      	ldr	r3, [pc, #260]	@ (80017f0 <HAL_RCC_OscConfig+0x504>)
 80016ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80016f0:	f003 0302 	and.w	r3, r3, #2
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d0ef      	beq.n	80016d8 <HAL_RCC_OscConfig+0x3ec>
 80016f8:	e01b      	b.n	8001732 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80016fa:	4b3d      	ldr	r3, [pc, #244]	@ (80017f0 <HAL_RCC_OscConfig+0x504>)
 80016fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001700:	4a3b      	ldr	r2, [pc, #236]	@ (80017f0 <HAL_RCC_OscConfig+0x504>)
 8001702:	f023 0301 	bic.w	r3, r3, #1
 8001706:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800170a:	f7ff fab7 	bl	8000c7c <HAL_GetTick>
 800170e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001710:	e008      	b.n	8001724 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001712:	f7ff fab3 	bl	8000c7c <HAL_GetTick>
 8001716:	4602      	mov	r2, r0
 8001718:	693b      	ldr	r3, [r7, #16]
 800171a:	1ad3      	subs	r3, r2, r3
 800171c:	2b02      	cmp	r3, #2
 800171e:	d901      	bls.n	8001724 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001720:	2303      	movs	r3, #3
 8001722:	e1b7      	b.n	8001a94 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001724:	4b32      	ldr	r3, [pc, #200]	@ (80017f0 <HAL_RCC_OscConfig+0x504>)
 8001726:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800172a:	f003 0302 	and.w	r3, r3, #2
 800172e:	2b00      	cmp	r3, #0
 8001730:	d1ef      	bne.n	8001712 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	f003 0304 	and.w	r3, r3, #4
 800173a:	2b00      	cmp	r3, #0
 800173c:	f000 80a6 	beq.w	800188c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001740:	2300      	movs	r3, #0
 8001742:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001744:	4b2a      	ldr	r3, [pc, #168]	@ (80017f0 <HAL_RCC_OscConfig+0x504>)
 8001746:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001748:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800174c:	2b00      	cmp	r3, #0
 800174e:	d10d      	bne.n	800176c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001750:	4b27      	ldr	r3, [pc, #156]	@ (80017f0 <HAL_RCC_OscConfig+0x504>)
 8001752:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001754:	4a26      	ldr	r2, [pc, #152]	@ (80017f0 <HAL_RCC_OscConfig+0x504>)
 8001756:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800175a:	6593      	str	r3, [r2, #88]	@ 0x58
 800175c:	4b24      	ldr	r3, [pc, #144]	@ (80017f0 <HAL_RCC_OscConfig+0x504>)
 800175e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001760:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001764:	60bb      	str	r3, [r7, #8]
 8001766:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001768:	2301      	movs	r3, #1
 800176a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800176c:	4b21      	ldr	r3, [pc, #132]	@ (80017f4 <HAL_RCC_OscConfig+0x508>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001774:	2b00      	cmp	r3, #0
 8001776:	d118      	bne.n	80017aa <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001778:	4b1e      	ldr	r3, [pc, #120]	@ (80017f4 <HAL_RCC_OscConfig+0x508>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	4a1d      	ldr	r2, [pc, #116]	@ (80017f4 <HAL_RCC_OscConfig+0x508>)
 800177e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001782:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001784:	f7ff fa7a 	bl	8000c7c <HAL_GetTick>
 8001788:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800178a:	e008      	b.n	800179e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800178c:	f7ff fa76 	bl	8000c7c <HAL_GetTick>
 8001790:	4602      	mov	r2, r0
 8001792:	693b      	ldr	r3, [r7, #16]
 8001794:	1ad3      	subs	r3, r2, r3
 8001796:	2b02      	cmp	r3, #2
 8001798:	d901      	bls.n	800179e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800179a:	2303      	movs	r3, #3
 800179c:	e17a      	b.n	8001a94 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800179e:	4b15      	ldr	r3, [pc, #84]	@ (80017f4 <HAL_RCC_OscConfig+0x508>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d0f0      	beq.n	800178c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	689b      	ldr	r3, [r3, #8]
 80017ae:	2b01      	cmp	r3, #1
 80017b0:	d108      	bne.n	80017c4 <HAL_RCC_OscConfig+0x4d8>
 80017b2:	4b0f      	ldr	r3, [pc, #60]	@ (80017f0 <HAL_RCC_OscConfig+0x504>)
 80017b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80017b8:	4a0d      	ldr	r2, [pc, #52]	@ (80017f0 <HAL_RCC_OscConfig+0x504>)
 80017ba:	f043 0301 	orr.w	r3, r3, #1
 80017be:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80017c2:	e029      	b.n	8001818 <HAL_RCC_OscConfig+0x52c>
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	689b      	ldr	r3, [r3, #8]
 80017c8:	2b05      	cmp	r3, #5
 80017ca:	d115      	bne.n	80017f8 <HAL_RCC_OscConfig+0x50c>
 80017cc:	4b08      	ldr	r3, [pc, #32]	@ (80017f0 <HAL_RCC_OscConfig+0x504>)
 80017ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80017d2:	4a07      	ldr	r2, [pc, #28]	@ (80017f0 <HAL_RCC_OscConfig+0x504>)
 80017d4:	f043 0304 	orr.w	r3, r3, #4
 80017d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80017dc:	4b04      	ldr	r3, [pc, #16]	@ (80017f0 <HAL_RCC_OscConfig+0x504>)
 80017de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80017e2:	4a03      	ldr	r2, [pc, #12]	@ (80017f0 <HAL_RCC_OscConfig+0x504>)
 80017e4:	f043 0301 	orr.w	r3, r3, #1
 80017e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80017ec:	e014      	b.n	8001818 <HAL_RCC_OscConfig+0x52c>
 80017ee:	bf00      	nop
 80017f0:	40021000 	.word	0x40021000
 80017f4:	40007000 	.word	0x40007000
 80017f8:	4b9c      	ldr	r3, [pc, #624]	@ (8001a6c <HAL_RCC_OscConfig+0x780>)
 80017fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80017fe:	4a9b      	ldr	r2, [pc, #620]	@ (8001a6c <HAL_RCC_OscConfig+0x780>)
 8001800:	f023 0301 	bic.w	r3, r3, #1
 8001804:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001808:	4b98      	ldr	r3, [pc, #608]	@ (8001a6c <HAL_RCC_OscConfig+0x780>)
 800180a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800180e:	4a97      	ldr	r2, [pc, #604]	@ (8001a6c <HAL_RCC_OscConfig+0x780>)
 8001810:	f023 0304 	bic.w	r3, r3, #4
 8001814:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	689b      	ldr	r3, [r3, #8]
 800181c:	2b00      	cmp	r3, #0
 800181e:	d016      	beq.n	800184e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001820:	f7ff fa2c 	bl	8000c7c <HAL_GetTick>
 8001824:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001826:	e00a      	b.n	800183e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001828:	f7ff fa28 	bl	8000c7c <HAL_GetTick>
 800182c:	4602      	mov	r2, r0
 800182e:	693b      	ldr	r3, [r7, #16]
 8001830:	1ad3      	subs	r3, r2, r3
 8001832:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001836:	4293      	cmp	r3, r2
 8001838:	d901      	bls.n	800183e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800183a:	2303      	movs	r3, #3
 800183c:	e12a      	b.n	8001a94 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800183e:	4b8b      	ldr	r3, [pc, #556]	@ (8001a6c <HAL_RCC_OscConfig+0x780>)
 8001840:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001844:	f003 0302 	and.w	r3, r3, #2
 8001848:	2b00      	cmp	r3, #0
 800184a:	d0ed      	beq.n	8001828 <HAL_RCC_OscConfig+0x53c>
 800184c:	e015      	b.n	800187a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800184e:	f7ff fa15 	bl	8000c7c <HAL_GetTick>
 8001852:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001854:	e00a      	b.n	800186c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001856:	f7ff fa11 	bl	8000c7c <HAL_GetTick>
 800185a:	4602      	mov	r2, r0
 800185c:	693b      	ldr	r3, [r7, #16]
 800185e:	1ad3      	subs	r3, r2, r3
 8001860:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001864:	4293      	cmp	r3, r2
 8001866:	d901      	bls.n	800186c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001868:	2303      	movs	r3, #3
 800186a:	e113      	b.n	8001a94 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800186c:	4b7f      	ldr	r3, [pc, #508]	@ (8001a6c <HAL_RCC_OscConfig+0x780>)
 800186e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001872:	f003 0302 	and.w	r3, r3, #2
 8001876:	2b00      	cmp	r3, #0
 8001878:	d1ed      	bne.n	8001856 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800187a:	7ffb      	ldrb	r3, [r7, #31]
 800187c:	2b01      	cmp	r3, #1
 800187e:	d105      	bne.n	800188c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001880:	4b7a      	ldr	r3, [pc, #488]	@ (8001a6c <HAL_RCC_OscConfig+0x780>)
 8001882:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001884:	4a79      	ldr	r2, [pc, #484]	@ (8001a6c <HAL_RCC_OscConfig+0x780>)
 8001886:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800188a:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001890:	2b00      	cmp	r3, #0
 8001892:	f000 80fe 	beq.w	8001a92 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800189a:	2b02      	cmp	r3, #2
 800189c:	f040 80d0 	bne.w	8001a40 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80018a0:	4b72      	ldr	r3, [pc, #456]	@ (8001a6c <HAL_RCC_OscConfig+0x780>)
 80018a2:	68db      	ldr	r3, [r3, #12]
 80018a4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80018a6:	697b      	ldr	r3, [r7, #20]
 80018a8:	f003 0203 	and.w	r2, r3, #3
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018b0:	429a      	cmp	r2, r3
 80018b2:	d130      	bne.n	8001916 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80018b4:	697b      	ldr	r3, [r7, #20]
 80018b6:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018be:	3b01      	subs	r3, #1
 80018c0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80018c2:	429a      	cmp	r2, r3
 80018c4:	d127      	bne.n	8001916 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80018c6:	697b      	ldr	r3, [r7, #20]
 80018c8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80018d0:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80018d2:	429a      	cmp	r2, r3
 80018d4:	d11f      	bne.n	8001916 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80018d6:	697b      	ldr	r3, [r7, #20]
 80018d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018dc:	687a      	ldr	r2, [r7, #4]
 80018de:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80018e0:	2a07      	cmp	r2, #7
 80018e2:	bf14      	ite	ne
 80018e4:	2201      	movne	r2, #1
 80018e6:	2200      	moveq	r2, #0
 80018e8:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80018ea:	4293      	cmp	r3, r2
 80018ec:	d113      	bne.n	8001916 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80018ee:	697b      	ldr	r3, [r7, #20]
 80018f0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80018f8:	085b      	lsrs	r3, r3, #1
 80018fa:	3b01      	subs	r3, #1
 80018fc:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80018fe:	429a      	cmp	r2, r3
 8001900:	d109      	bne.n	8001916 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001902:	697b      	ldr	r3, [r7, #20]
 8001904:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800190c:	085b      	lsrs	r3, r3, #1
 800190e:	3b01      	subs	r3, #1
 8001910:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001912:	429a      	cmp	r2, r3
 8001914:	d06e      	beq.n	80019f4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001916:	69bb      	ldr	r3, [r7, #24]
 8001918:	2b0c      	cmp	r3, #12
 800191a:	d069      	beq.n	80019f0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800191c:	4b53      	ldr	r3, [pc, #332]	@ (8001a6c <HAL_RCC_OscConfig+0x780>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001924:	2b00      	cmp	r3, #0
 8001926:	d105      	bne.n	8001934 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001928:	4b50      	ldr	r3, [pc, #320]	@ (8001a6c <HAL_RCC_OscConfig+0x780>)
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001930:	2b00      	cmp	r3, #0
 8001932:	d001      	beq.n	8001938 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001934:	2301      	movs	r3, #1
 8001936:	e0ad      	b.n	8001a94 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001938:	4b4c      	ldr	r3, [pc, #304]	@ (8001a6c <HAL_RCC_OscConfig+0x780>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	4a4b      	ldr	r2, [pc, #300]	@ (8001a6c <HAL_RCC_OscConfig+0x780>)
 800193e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001942:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001944:	f7ff f99a 	bl	8000c7c <HAL_GetTick>
 8001948:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800194a:	e008      	b.n	800195e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800194c:	f7ff f996 	bl	8000c7c <HAL_GetTick>
 8001950:	4602      	mov	r2, r0
 8001952:	693b      	ldr	r3, [r7, #16]
 8001954:	1ad3      	subs	r3, r2, r3
 8001956:	2b02      	cmp	r3, #2
 8001958:	d901      	bls.n	800195e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800195a:	2303      	movs	r3, #3
 800195c:	e09a      	b.n	8001a94 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800195e:	4b43      	ldr	r3, [pc, #268]	@ (8001a6c <HAL_RCC_OscConfig+0x780>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001966:	2b00      	cmp	r3, #0
 8001968:	d1f0      	bne.n	800194c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800196a:	4b40      	ldr	r3, [pc, #256]	@ (8001a6c <HAL_RCC_OscConfig+0x780>)
 800196c:	68da      	ldr	r2, [r3, #12]
 800196e:	4b40      	ldr	r3, [pc, #256]	@ (8001a70 <HAL_RCC_OscConfig+0x784>)
 8001970:	4013      	ands	r3, r2
 8001972:	687a      	ldr	r2, [r7, #4]
 8001974:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8001976:	687a      	ldr	r2, [r7, #4]
 8001978:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800197a:	3a01      	subs	r2, #1
 800197c:	0112      	lsls	r2, r2, #4
 800197e:	4311      	orrs	r1, r2
 8001980:	687a      	ldr	r2, [r7, #4]
 8001982:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001984:	0212      	lsls	r2, r2, #8
 8001986:	4311      	orrs	r1, r2
 8001988:	687a      	ldr	r2, [r7, #4]
 800198a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800198c:	0852      	lsrs	r2, r2, #1
 800198e:	3a01      	subs	r2, #1
 8001990:	0552      	lsls	r2, r2, #21
 8001992:	4311      	orrs	r1, r2
 8001994:	687a      	ldr	r2, [r7, #4]
 8001996:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001998:	0852      	lsrs	r2, r2, #1
 800199a:	3a01      	subs	r2, #1
 800199c:	0652      	lsls	r2, r2, #25
 800199e:	4311      	orrs	r1, r2
 80019a0:	687a      	ldr	r2, [r7, #4]
 80019a2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80019a4:	0912      	lsrs	r2, r2, #4
 80019a6:	0452      	lsls	r2, r2, #17
 80019a8:	430a      	orrs	r2, r1
 80019aa:	4930      	ldr	r1, [pc, #192]	@ (8001a6c <HAL_RCC_OscConfig+0x780>)
 80019ac:	4313      	orrs	r3, r2
 80019ae:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80019b0:	4b2e      	ldr	r3, [pc, #184]	@ (8001a6c <HAL_RCC_OscConfig+0x780>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	4a2d      	ldr	r2, [pc, #180]	@ (8001a6c <HAL_RCC_OscConfig+0x780>)
 80019b6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80019ba:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80019bc:	4b2b      	ldr	r3, [pc, #172]	@ (8001a6c <HAL_RCC_OscConfig+0x780>)
 80019be:	68db      	ldr	r3, [r3, #12]
 80019c0:	4a2a      	ldr	r2, [pc, #168]	@ (8001a6c <HAL_RCC_OscConfig+0x780>)
 80019c2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80019c6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80019c8:	f7ff f958 	bl	8000c7c <HAL_GetTick>
 80019cc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019ce:	e008      	b.n	80019e2 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019d0:	f7ff f954 	bl	8000c7c <HAL_GetTick>
 80019d4:	4602      	mov	r2, r0
 80019d6:	693b      	ldr	r3, [r7, #16]
 80019d8:	1ad3      	subs	r3, r2, r3
 80019da:	2b02      	cmp	r3, #2
 80019dc:	d901      	bls.n	80019e2 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80019de:	2303      	movs	r3, #3
 80019e0:	e058      	b.n	8001a94 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019e2:	4b22      	ldr	r3, [pc, #136]	@ (8001a6c <HAL_RCC_OscConfig+0x780>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d0f0      	beq.n	80019d0 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80019ee:	e050      	b.n	8001a92 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80019f0:	2301      	movs	r3, #1
 80019f2:	e04f      	b.n	8001a94 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019f4:	4b1d      	ldr	r3, [pc, #116]	@ (8001a6c <HAL_RCC_OscConfig+0x780>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d148      	bne.n	8001a92 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001a00:	4b1a      	ldr	r3, [pc, #104]	@ (8001a6c <HAL_RCC_OscConfig+0x780>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	4a19      	ldr	r2, [pc, #100]	@ (8001a6c <HAL_RCC_OscConfig+0x780>)
 8001a06:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001a0a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001a0c:	4b17      	ldr	r3, [pc, #92]	@ (8001a6c <HAL_RCC_OscConfig+0x780>)
 8001a0e:	68db      	ldr	r3, [r3, #12]
 8001a10:	4a16      	ldr	r2, [pc, #88]	@ (8001a6c <HAL_RCC_OscConfig+0x780>)
 8001a12:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001a16:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001a18:	f7ff f930 	bl	8000c7c <HAL_GetTick>
 8001a1c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a1e:	e008      	b.n	8001a32 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a20:	f7ff f92c 	bl	8000c7c <HAL_GetTick>
 8001a24:	4602      	mov	r2, r0
 8001a26:	693b      	ldr	r3, [r7, #16]
 8001a28:	1ad3      	subs	r3, r2, r3
 8001a2a:	2b02      	cmp	r3, #2
 8001a2c:	d901      	bls.n	8001a32 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8001a2e:	2303      	movs	r3, #3
 8001a30:	e030      	b.n	8001a94 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a32:	4b0e      	ldr	r3, [pc, #56]	@ (8001a6c <HAL_RCC_OscConfig+0x780>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d0f0      	beq.n	8001a20 <HAL_RCC_OscConfig+0x734>
 8001a3e:	e028      	b.n	8001a92 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001a40:	69bb      	ldr	r3, [r7, #24]
 8001a42:	2b0c      	cmp	r3, #12
 8001a44:	d023      	beq.n	8001a8e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a46:	4b09      	ldr	r3, [pc, #36]	@ (8001a6c <HAL_RCC_OscConfig+0x780>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	4a08      	ldr	r2, [pc, #32]	@ (8001a6c <HAL_RCC_OscConfig+0x780>)
 8001a4c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001a50:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a52:	f7ff f913 	bl	8000c7c <HAL_GetTick>
 8001a56:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a58:	e00c      	b.n	8001a74 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a5a:	f7ff f90f 	bl	8000c7c <HAL_GetTick>
 8001a5e:	4602      	mov	r2, r0
 8001a60:	693b      	ldr	r3, [r7, #16]
 8001a62:	1ad3      	subs	r3, r2, r3
 8001a64:	2b02      	cmp	r3, #2
 8001a66:	d905      	bls.n	8001a74 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8001a68:	2303      	movs	r3, #3
 8001a6a:	e013      	b.n	8001a94 <HAL_RCC_OscConfig+0x7a8>
 8001a6c:	40021000 	.word	0x40021000
 8001a70:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a74:	4b09      	ldr	r3, [pc, #36]	@ (8001a9c <HAL_RCC_OscConfig+0x7b0>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d1ec      	bne.n	8001a5a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001a80:	4b06      	ldr	r3, [pc, #24]	@ (8001a9c <HAL_RCC_OscConfig+0x7b0>)
 8001a82:	68da      	ldr	r2, [r3, #12]
 8001a84:	4905      	ldr	r1, [pc, #20]	@ (8001a9c <HAL_RCC_OscConfig+0x7b0>)
 8001a86:	4b06      	ldr	r3, [pc, #24]	@ (8001aa0 <HAL_RCC_OscConfig+0x7b4>)
 8001a88:	4013      	ands	r3, r2
 8001a8a:	60cb      	str	r3, [r1, #12]
 8001a8c:	e001      	b.n	8001a92 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001a8e:	2301      	movs	r3, #1
 8001a90:	e000      	b.n	8001a94 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8001a92:	2300      	movs	r3, #0
}
 8001a94:	4618      	mov	r0, r3
 8001a96:	3720      	adds	r7, #32
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	40021000 	.word	0x40021000
 8001aa0:	feeefffc 	.word	0xfeeefffc

08001aa4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b084      	sub	sp, #16
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
 8001aac:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d101      	bne.n	8001ab8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	e0e7      	b.n	8001c88 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001ab8:	4b75      	ldr	r3, [pc, #468]	@ (8001c90 <HAL_RCC_ClockConfig+0x1ec>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	f003 0307 	and.w	r3, r3, #7
 8001ac0:	683a      	ldr	r2, [r7, #0]
 8001ac2:	429a      	cmp	r2, r3
 8001ac4:	d910      	bls.n	8001ae8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ac6:	4b72      	ldr	r3, [pc, #456]	@ (8001c90 <HAL_RCC_ClockConfig+0x1ec>)
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f023 0207 	bic.w	r2, r3, #7
 8001ace:	4970      	ldr	r1, [pc, #448]	@ (8001c90 <HAL_RCC_ClockConfig+0x1ec>)
 8001ad0:	683b      	ldr	r3, [r7, #0]
 8001ad2:	4313      	orrs	r3, r2
 8001ad4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ad6:	4b6e      	ldr	r3, [pc, #440]	@ (8001c90 <HAL_RCC_ClockConfig+0x1ec>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f003 0307 	and.w	r3, r3, #7
 8001ade:	683a      	ldr	r2, [r7, #0]
 8001ae0:	429a      	cmp	r2, r3
 8001ae2:	d001      	beq.n	8001ae8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	e0cf      	b.n	8001c88 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f003 0302 	and.w	r3, r3, #2
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d010      	beq.n	8001b16 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	689a      	ldr	r2, [r3, #8]
 8001af8:	4b66      	ldr	r3, [pc, #408]	@ (8001c94 <HAL_RCC_ClockConfig+0x1f0>)
 8001afa:	689b      	ldr	r3, [r3, #8]
 8001afc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001b00:	429a      	cmp	r2, r3
 8001b02:	d908      	bls.n	8001b16 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b04:	4b63      	ldr	r3, [pc, #396]	@ (8001c94 <HAL_RCC_ClockConfig+0x1f0>)
 8001b06:	689b      	ldr	r3, [r3, #8]
 8001b08:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	689b      	ldr	r3, [r3, #8]
 8001b10:	4960      	ldr	r1, [pc, #384]	@ (8001c94 <HAL_RCC_ClockConfig+0x1f0>)
 8001b12:	4313      	orrs	r3, r2
 8001b14:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	f003 0301 	and.w	r3, r3, #1
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d04c      	beq.n	8001bbc <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	685b      	ldr	r3, [r3, #4]
 8001b26:	2b03      	cmp	r3, #3
 8001b28:	d107      	bne.n	8001b3a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001b2a:	4b5a      	ldr	r3, [pc, #360]	@ (8001c94 <HAL_RCC_ClockConfig+0x1f0>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d121      	bne.n	8001b7a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001b36:	2301      	movs	r3, #1
 8001b38:	e0a6      	b.n	8001c88 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	685b      	ldr	r3, [r3, #4]
 8001b3e:	2b02      	cmp	r3, #2
 8001b40:	d107      	bne.n	8001b52 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b42:	4b54      	ldr	r3, [pc, #336]	@ (8001c94 <HAL_RCC_ClockConfig+0x1f0>)
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d115      	bne.n	8001b7a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001b4e:	2301      	movs	r3, #1
 8001b50:	e09a      	b.n	8001c88 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	685b      	ldr	r3, [r3, #4]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d107      	bne.n	8001b6a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001b5a:	4b4e      	ldr	r3, [pc, #312]	@ (8001c94 <HAL_RCC_ClockConfig+0x1f0>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f003 0302 	and.w	r3, r3, #2
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d109      	bne.n	8001b7a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001b66:	2301      	movs	r3, #1
 8001b68:	e08e      	b.n	8001c88 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b6a:	4b4a      	ldr	r3, [pc, #296]	@ (8001c94 <HAL_RCC_ClockConfig+0x1f0>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d101      	bne.n	8001b7a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001b76:	2301      	movs	r3, #1
 8001b78:	e086      	b.n	8001c88 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001b7a:	4b46      	ldr	r3, [pc, #280]	@ (8001c94 <HAL_RCC_ClockConfig+0x1f0>)
 8001b7c:	689b      	ldr	r3, [r3, #8]
 8001b7e:	f023 0203 	bic.w	r2, r3, #3
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	685b      	ldr	r3, [r3, #4]
 8001b86:	4943      	ldr	r1, [pc, #268]	@ (8001c94 <HAL_RCC_ClockConfig+0x1f0>)
 8001b88:	4313      	orrs	r3, r2
 8001b8a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001b8c:	f7ff f876 	bl	8000c7c <HAL_GetTick>
 8001b90:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b92:	e00a      	b.n	8001baa <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b94:	f7ff f872 	bl	8000c7c <HAL_GetTick>
 8001b98:	4602      	mov	r2, r0
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	1ad3      	subs	r3, r2, r3
 8001b9e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ba2:	4293      	cmp	r3, r2
 8001ba4:	d901      	bls.n	8001baa <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001ba6:	2303      	movs	r3, #3
 8001ba8:	e06e      	b.n	8001c88 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001baa:	4b3a      	ldr	r3, [pc, #232]	@ (8001c94 <HAL_RCC_ClockConfig+0x1f0>)
 8001bac:	689b      	ldr	r3, [r3, #8]
 8001bae:	f003 020c 	and.w	r2, r3, #12
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	685b      	ldr	r3, [r3, #4]
 8001bb6:	009b      	lsls	r3, r3, #2
 8001bb8:	429a      	cmp	r2, r3
 8001bba:	d1eb      	bne.n	8001b94 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f003 0302 	and.w	r3, r3, #2
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d010      	beq.n	8001bea <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	689a      	ldr	r2, [r3, #8]
 8001bcc:	4b31      	ldr	r3, [pc, #196]	@ (8001c94 <HAL_RCC_ClockConfig+0x1f0>)
 8001bce:	689b      	ldr	r3, [r3, #8]
 8001bd0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001bd4:	429a      	cmp	r2, r3
 8001bd6:	d208      	bcs.n	8001bea <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001bd8:	4b2e      	ldr	r3, [pc, #184]	@ (8001c94 <HAL_RCC_ClockConfig+0x1f0>)
 8001bda:	689b      	ldr	r3, [r3, #8]
 8001bdc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	689b      	ldr	r3, [r3, #8]
 8001be4:	492b      	ldr	r1, [pc, #172]	@ (8001c94 <HAL_RCC_ClockConfig+0x1f0>)
 8001be6:	4313      	orrs	r3, r2
 8001be8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001bea:	4b29      	ldr	r3, [pc, #164]	@ (8001c90 <HAL_RCC_ClockConfig+0x1ec>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f003 0307 	and.w	r3, r3, #7
 8001bf2:	683a      	ldr	r2, [r7, #0]
 8001bf4:	429a      	cmp	r2, r3
 8001bf6:	d210      	bcs.n	8001c1a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bf8:	4b25      	ldr	r3, [pc, #148]	@ (8001c90 <HAL_RCC_ClockConfig+0x1ec>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f023 0207 	bic.w	r2, r3, #7
 8001c00:	4923      	ldr	r1, [pc, #140]	@ (8001c90 <HAL_RCC_ClockConfig+0x1ec>)
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	4313      	orrs	r3, r2
 8001c06:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c08:	4b21      	ldr	r3, [pc, #132]	@ (8001c90 <HAL_RCC_ClockConfig+0x1ec>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f003 0307 	and.w	r3, r3, #7
 8001c10:	683a      	ldr	r2, [r7, #0]
 8001c12:	429a      	cmp	r2, r3
 8001c14:	d001      	beq.n	8001c1a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001c16:	2301      	movs	r3, #1
 8001c18:	e036      	b.n	8001c88 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	f003 0304 	and.w	r3, r3, #4
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d008      	beq.n	8001c38 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c26:	4b1b      	ldr	r3, [pc, #108]	@ (8001c94 <HAL_RCC_ClockConfig+0x1f0>)
 8001c28:	689b      	ldr	r3, [r3, #8]
 8001c2a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	68db      	ldr	r3, [r3, #12]
 8001c32:	4918      	ldr	r1, [pc, #96]	@ (8001c94 <HAL_RCC_ClockConfig+0x1f0>)
 8001c34:	4313      	orrs	r3, r2
 8001c36:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f003 0308 	and.w	r3, r3, #8
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d009      	beq.n	8001c58 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001c44:	4b13      	ldr	r3, [pc, #76]	@ (8001c94 <HAL_RCC_ClockConfig+0x1f0>)
 8001c46:	689b      	ldr	r3, [r3, #8]
 8001c48:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	691b      	ldr	r3, [r3, #16]
 8001c50:	00db      	lsls	r3, r3, #3
 8001c52:	4910      	ldr	r1, [pc, #64]	@ (8001c94 <HAL_RCC_ClockConfig+0x1f0>)
 8001c54:	4313      	orrs	r3, r2
 8001c56:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001c58:	f000 f824 	bl	8001ca4 <HAL_RCC_GetSysClockFreq>
 8001c5c:	4602      	mov	r2, r0
 8001c5e:	4b0d      	ldr	r3, [pc, #52]	@ (8001c94 <HAL_RCC_ClockConfig+0x1f0>)
 8001c60:	689b      	ldr	r3, [r3, #8]
 8001c62:	091b      	lsrs	r3, r3, #4
 8001c64:	f003 030f 	and.w	r3, r3, #15
 8001c68:	490b      	ldr	r1, [pc, #44]	@ (8001c98 <HAL_RCC_ClockConfig+0x1f4>)
 8001c6a:	5ccb      	ldrb	r3, [r1, r3]
 8001c6c:	f003 031f 	and.w	r3, r3, #31
 8001c70:	fa22 f303 	lsr.w	r3, r2, r3
 8001c74:	4a09      	ldr	r2, [pc, #36]	@ (8001c9c <HAL_RCC_ClockConfig+0x1f8>)
 8001c76:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001c78:	4b09      	ldr	r3, [pc, #36]	@ (8001ca0 <HAL_RCC_ClockConfig+0x1fc>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	f7fe fe77 	bl	8000970 <HAL_InitTick>
 8001c82:	4603      	mov	r3, r0
 8001c84:	72fb      	strb	r3, [r7, #11]

  return status;
 8001c86:	7afb      	ldrb	r3, [r7, #11]
}
 8001c88:	4618      	mov	r0, r3
 8001c8a:	3710      	adds	r7, #16
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	bd80      	pop	{r7, pc}
 8001c90:	40022000 	.word	0x40022000
 8001c94:	40021000 	.word	0x40021000
 8001c98:	080070d4 	.word	0x080070d4
 8001c9c:	20000000 	.word	0x20000000
 8001ca0:	20000004 	.word	0x20000004

08001ca4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	b089      	sub	sp, #36	@ 0x24
 8001ca8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001caa:	2300      	movs	r3, #0
 8001cac:	61fb      	str	r3, [r7, #28]
 8001cae:	2300      	movs	r3, #0
 8001cb0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001cb2:	4b3e      	ldr	r3, [pc, #248]	@ (8001dac <HAL_RCC_GetSysClockFreq+0x108>)
 8001cb4:	689b      	ldr	r3, [r3, #8]
 8001cb6:	f003 030c 	and.w	r3, r3, #12
 8001cba:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001cbc:	4b3b      	ldr	r3, [pc, #236]	@ (8001dac <HAL_RCC_GetSysClockFreq+0x108>)
 8001cbe:	68db      	ldr	r3, [r3, #12]
 8001cc0:	f003 0303 	and.w	r3, r3, #3
 8001cc4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001cc6:	693b      	ldr	r3, [r7, #16]
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d005      	beq.n	8001cd8 <HAL_RCC_GetSysClockFreq+0x34>
 8001ccc:	693b      	ldr	r3, [r7, #16]
 8001cce:	2b0c      	cmp	r3, #12
 8001cd0:	d121      	bne.n	8001d16 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	2b01      	cmp	r3, #1
 8001cd6:	d11e      	bne.n	8001d16 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001cd8:	4b34      	ldr	r3, [pc, #208]	@ (8001dac <HAL_RCC_GetSysClockFreq+0x108>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	f003 0308 	and.w	r3, r3, #8
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d107      	bne.n	8001cf4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001ce4:	4b31      	ldr	r3, [pc, #196]	@ (8001dac <HAL_RCC_GetSysClockFreq+0x108>)
 8001ce6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001cea:	0a1b      	lsrs	r3, r3, #8
 8001cec:	f003 030f 	and.w	r3, r3, #15
 8001cf0:	61fb      	str	r3, [r7, #28]
 8001cf2:	e005      	b.n	8001d00 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001cf4:	4b2d      	ldr	r3, [pc, #180]	@ (8001dac <HAL_RCC_GetSysClockFreq+0x108>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	091b      	lsrs	r3, r3, #4
 8001cfa:	f003 030f 	and.w	r3, r3, #15
 8001cfe:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001d00:	4a2b      	ldr	r2, [pc, #172]	@ (8001db0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001d02:	69fb      	ldr	r3, [r7, #28]
 8001d04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d08:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001d0a:	693b      	ldr	r3, [r7, #16]
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d10d      	bne.n	8001d2c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001d10:	69fb      	ldr	r3, [r7, #28]
 8001d12:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001d14:	e00a      	b.n	8001d2c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001d16:	693b      	ldr	r3, [r7, #16]
 8001d18:	2b04      	cmp	r3, #4
 8001d1a:	d102      	bne.n	8001d22 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001d1c:	4b25      	ldr	r3, [pc, #148]	@ (8001db4 <HAL_RCC_GetSysClockFreq+0x110>)
 8001d1e:	61bb      	str	r3, [r7, #24]
 8001d20:	e004      	b.n	8001d2c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001d22:	693b      	ldr	r3, [r7, #16]
 8001d24:	2b08      	cmp	r3, #8
 8001d26:	d101      	bne.n	8001d2c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001d28:	4b23      	ldr	r3, [pc, #140]	@ (8001db8 <HAL_RCC_GetSysClockFreq+0x114>)
 8001d2a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001d2c:	693b      	ldr	r3, [r7, #16]
 8001d2e:	2b0c      	cmp	r3, #12
 8001d30:	d134      	bne.n	8001d9c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001d32:	4b1e      	ldr	r3, [pc, #120]	@ (8001dac <HAL_RCC_GetSysClockFreq+0x108>)
 8001d34:	68db      	ldr	r3, [r3, #12]
 8001d36:	f003 0303 	and.w	r3, r3, #3
 8001d3a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001d3c:	68bb      	ldr	r3, [r7, #8]
 8001d3e:	2b02      	cmp	r3, #2
 8001d40:	d003      	beq.n	8001d4a <HAL_RCC_GetSysClockFreq+0xa6>
 8001d42:	68bb      	ldr	r3, [r7, #8]
 8001d44:	2b03      	cmp	r3, #3
 8001d46:	d003      	beq.n	8001d50 <HAL_RCC_GetSysClockFreq+0xac>
 8001d48:	e005      	b.n	8001d56 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001d4a:	4b1a      	ldr	r3, [pc, #104]	@ (8001db4 <HAL_RCC_GetSysClockFreq+0x110>)
 8001d4c:	617b      	str	r3, [r7, #20]
      break;
 8001d4e:	e005      	b.n	8001d5c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001d50:	4b19      	ldr	r3, [pc, #100]	@ (8001db8 <HAL_RCC_GetSysClockFreq+0x114>)
 8001d52:	617b      	str	r3, [r7, #20]
      break;
 8001d54:	e002      	b.n	8001d5c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001d56:	69fb      	ldr	r3, [r7, #28]
 8001d58:	617b      	str	r3, [r7, #20]
      break;
 8001d5a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001d5c:	4b13      	ldr	r3, [pc, #76]	@ (8001dac <HAL_RCC_GetSysClockFreq+0x108>)
 8001d5e:	68db      	ldr	r3, [r3, #12]
 8001d60:	091b      	lsrs	r3, r3, #4
 8001d62:	f003 0307 	and.w	r3, r3, #7
 8001d66:	3301      	adds	r3, #1
 8001d68:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001d6a:	4b10      	ldr	r3, [pc, #64]	@ (8001dac <HAL_RCC_GetSysClockFreq+0x108>)
 8001d6c:	68db      	ldr	r3, [r3, #12]
 8001d6e:	0a1b      	lsrs	r3, r3, #8
 8001d70:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001d74:	697a      	ldr	r2, [r7, #20]
 8001d76:	fb03 f202 	mul.w	r2, r3, r2
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d80:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001d82:	4b0a      	ldr	r3, [pc, #40]	@ (8001dac <HAL_RCC_GetSysClockFreq+0x108>)
 8001d84:	68db      	ldr	r3, [r3, #12]
 8001d86:	0e5b      	lsrs	r3, r3, #25
 8001d88:	f003 0303 	and.w	r3, r3, #3
 8001d8c:	3301      	adds	r3, #1
 8001d8e:	005b      	lsls	r3, r3, #1
 8001d90:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001d92:	697a      	ldr	r2, [r7, #20]
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d9a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001d9c:	69bb      	ldr	r3, [r7, #24]
}
 8001d9e:	4618      	mov	r0, r3
 8001da0:	3724      	adds	r7, #36	@ 0x24
 8001da2:	46bd      	mov	sp, r7
 8001da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da8:	4770      	bx	lr
 8001daa:	bf00      	nop
 8001dac:	40021000 	.word	0x40021000
 8001db0:	080070ec 	.word	0x080070ec
 8001db4:	00f42400 	.word	0x00f42400
 8001db8:	007a1200 	.word	0x007a1200

08001dbc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001dc0:	4b03      	ldr	r3, [pc, #12]	@ (8001dd0 <HAL_RCC_GetHCLKFreq+0x14>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
}
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dcc:	4770      	bx	lr
 8001dce:	bf00      	nop
 8001dd0:	20000000 	.word	0x20000000

08001dd4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001dd8:	f7ff fff0 	bl	8001dbc <HAL_RCC_GetHCLKFreq>
 8001ddc:	4602      	mov	r2, r0
 8001dde:	4b06      	ldr	r3, [pc, #24]	@ (8001df8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001de0:	689b      	ldr	r3, [r3, #8]
 8001de2:	0a1b      	lsrs	r3, r3, #8
 8001de4:	f003 0307 	and.w	r3, r3, #7
 8001de8:	4904      	ldr	r1, [pc, #16]	@ (8001dfc <HAL_RCC_GetPCLK1Freq+0x28>)
 8001dea:	5ccb      	ldrb	r3, [r1, r3]
 8001dec:	f003 031f 	and.w	r3, r3, #31
 8001df0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001df4:	4618      	mov	r0, r3
 8001df6:	bd80      	pop	{r7, pc}
 8001df8:	40021000 	.word	0x40021000
 8001dfc:	080070e4 	.word	0x080070e4

08001e00 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001e04:	f7ff ffda 	bl	8001dbc <HAL_RCC_GetHCLKFreq>
 8001e08:	4602      	mov	r2, r0
 8001e0a:	4b06      	ldr	r3, [pc, #24]	@ (8001e24 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001e0c:	689b      	ldr	r3, [r3, #8]
 8001e0e:	0adb      	lsrs	r3, r3, #11
 8001e10:	f003 0307 	and.w	r3, r3, #7
 8001e14:	4904      	ldr	r1, [pc, #16]	@ (8001e28 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001e16:	5ccb      	ldrb	r3, [r1, r3]
 8001e18:	f003 031f 	and.w	r3, r3, #31
 8001e1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e20:	4618      	mov	r0, r3
 8001e22:	bd80      	pop	{r7, pc}
 8001e24:	40021000 	.word	0x40021000
 8001e28:	080070e4 	.word	0x080070e4

08001e2c <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	b083      	sub	sp, #12
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
 8001e34:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	220f      	movs	r2, #15
 8001e3a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8001e3c:	4b12      	ldr	r3, [pc, #72]	@ (8001e88 <HAL_RCC_GetClockConfig+0x5c>)
 8001e3e:	689b      	ldr	r3, [r3, #8]
 8001e40:	f003 0203 	and.w	r2, r3, #3
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8001e48:	4b0f      	ldr	r3, [pc, #60]	@ (8001e88 <HAL_RCC_GetClockConfig+0x5c>)
 8001e4a:	689b      	ldr	r3, [r3, #8]
 8001e4c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8001e54:	4b0c      	ldr	r3, [pc, #48]	@ (8001e88 <HAL_RCC_GetClockConfig+0x5c>)
 8001e56:	689b      	ldr	r3, [r3, #8]
 8001e58:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8001e60:	4b09      	ldr	r3, [pc, #36]	@ (8001e88 <HAL_RCC_GetClockConfig+0x5c>)
 8001e62:	689b      	ldr	r3, [r3, #8]
 8001e64:	08db      	lsrs	r3, r3, #3
 8001e66:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8001e6e:	4b07      	ldr	r3, [pc, #28]	@ (8001e8c <HAL_RCC_GetClockConfig+0x60>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f003 0207 	and.w	r2, r3, #7
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	601a      	str	r2, [r3, #0]
}
 8001e7a:	bf00      	nop
 8001e7c:	370c      	adds	r7, #12
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e84:	4770      	bx	lr
 8001e86:	bf00      	nop
 8001e88:	40021000 	.word	0x40021000
 8001e8c:	40022000 	.word	0x40022000

08001e90 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b086      	sub	sp, #24
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001e98:	2300      	movs	r3, #0
 8001e9a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001e9c:	4b2a      	ldr	r3, [pc, #168]	@ (8001f48 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ea0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d003      	beq.n	8001eb0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001ea8:	f7ff f9bc 	bl	8001224 <HAL_PWREx_GetVoltageRange>
 8001eac:	6178      	str	r0, [r7, #20]
 8001eae:	e014      	b.n	8001eda <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001eb0:	4b25      	ldr	r3, [pc, #148]	@ (8001f48 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001eb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001eb4:	4a24      	ldr	r2, [pc, #144]	@ (8001f48 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001eb6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001eba:	6593      	str	r3, [r2, #88]	@ 0x58
 8001ebc:	4b22      	ldr	r3, [pc, #136]	@ (8001f48 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001ebe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ec0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ec4:	60fb      	str	r3, [r7, #12]
 8001ec6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001ec8:	f7ff f9ac 	bl	8001224 <HAL_PWREx_GetVoltageRange>
 8001ecc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001ece:	4b1e      	ldr	r3, [pc, #120]	@ (8001f48 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001ed0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ed2:	4a1d      	ldr	r2, [pc, #116]	@ (8001f48 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001ed4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001ed8:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001eda:	697b      	ldr	r3, [r7, #20]
 8001edc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001ee0:	d10b      	bne.n	8001efa <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	2b80      	cmp	r3, #128	@ 0x80
 8001ee6:	d919      	bls.n	8001f1c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	2ba0      	cmp	r3, #160	@ 0xa0
 8001eec:	d902      	bls.n	8001ef4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001eee:	2302      	movs	r3, #2
 8001ef0:	613b      	str	r3, [r7, #16]
 8001ef2:	e013      	b.n	8001f1c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001ef4:	2301      	movs	r3, #1
 8001ef6:	613b      	str	r3, [r7, #16]
 8001ef8:	e010      	b.n	8001f1c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	2b80      	cmp	r3, #128	@ 0x80
 8001efe:	d902      	bls.n	8001f06 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001f00:	2303      	movs	r3, #3
 8001f02:	613b      	str	r3, [r7, #16]
 8001f04:	e00a      	b.n	8001f1c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	2b80      	cmp	r3, #128	@ 0x80
 8001f0a:	d102      	bne.n	8001f12 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001f0c:	2302      	movs	r3, #2
 8001f0e:	613b      	str	r3, [r7, #16]
 8001f10:	e004      	b.n	8001f1c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	2b70      	cmp	r3, #112	@ 0x70
 8001f16:	d101      	bne.n	8001f1c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001f18:	2301      	movs	r3, #1
 8001f1a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001f1c:	4b0b      	ldr	r3, [pc, #44]	@ (8001f4c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f023 0207 	bic.w	r2, r3, #7
 8001f24:	4909      	ldr	r1, [pc, #36]	@ (8001f4c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001f26:	693b      	ldr	r3, [r7, #16]
 8001f28:	4313      	orrs	r3, r2
 8001f2a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001f2c:	4b07      	ldr	r3, [pc, #28]	@ (8001f4c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f003 0307 	and.w	r3, r3, #7
 8001f34:	693a      	ldr	r2, [r7, #16]
 8001f36:	429a      	cmp	r2, r3
 8001f38:	d001      	beq.n	8001f3e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	e000      	b.n	8001f40 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001f3e:	2300      	movs	r3, #0
}
 8001f40:	4618      	mov	r0, r3
 8001f42:	3718      	adds	r7, #24
 8001f44:	46bd      	mov	sp, r7
 8001f46:	bd80      	pop	{r7, pc}
 8001f48:	40021000 	.word	0x40021000
 8001f4c:	40022000 	.word	0x40022000

08001f50 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b086      	sub	sp, #24
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001f58:	2300      	movs	r3, #0
 8001f5a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d041      	beq.n	8001ff0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001f70:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8001f74:	d02a      	beq.n	8001fcc <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8001f76:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8001f7a:	d824      	bhi.n	8001fc6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8001f7c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001f80:	d008      	beq.n	8001f94 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8001f82:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001f86:	d81e      	bhi.n	8001fc6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d00a      	beq.n	8001fa2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8001f8c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001f90:	d010      	beq.n	8001fb4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8001f92:	e018      	b.n	8001fc6 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001f94:	4b86      	ldr	r3, [pc, #536]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f96:	68db      	ldr	r3, [r3, #12]
 8001f98:	4a85      	ldr	r2, [pc, #532]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f9a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f9e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001fa0:	e015      	b.n	8001fce <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	3304      	adds	r3, #4
 8001fa6:	2100      	movs	r1, #0
 8001fa8:	4618      	mov	r0, r3
 8001faa:	f000 fabb 	bl	8002524 <RCCEx_PLLSAI1_Config>
 8001fae:	4603      	mov	r3, r0
 8001fb0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001fb2:	e00c      	b.n	8001fce <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	3320      	adds	r3, #32
 8001fb8:	2100      	movs	r1, #0
 8001fba:	4618      	mov	r0, r3
 8001fbc:	f000 fba6 	bl	800270c <RCCEx_PLLSAI2_Config>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001fc4:	e003      	b.n	8001fce <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001fc6:	2301      	movs	r3, #1
 8001fc8:	74fb      	strb	r3, [r7, #19]
      break;
 8001fca:	e000      	b.n	8001fce <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8001fcc:	bf00      	nop
    }

    if(ret == HAL_OK)
 8001fce:	7cfb      	ldrb	r3, [r7, #19]
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d10b      	bne.n	8001fec <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001fd4:	4b76      	ldr	r3, [pc, #472]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001fda:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001fe2:	4973      	ldr	r1, [pc, #460]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fe4:	4313      	orrs	r3, r2
 8001fe6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8001fea:	e001      	b.n	8001ff0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001fec:	7cfb      	ldrb	r3, [r7, #19]
 8001fee:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d041      	beq.n	8002080 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002000:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002004:	d02a      	beq.n	800205c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002006:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800200a:	d824      	bhi.n	8002056 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800200c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002010:	d008      	beq.n	8002024 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002012:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002016:	d81e      	bhi.n	8002056 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002018:	2b00      	cmp	r3, #0
 800201a:	d00a      	beq.n	8002032 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800201c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002020:	d010      	beq.n	8002044 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002022:	e018      	b.n	8002056 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002024:	4b62      	ldr	r3, [pc, #392]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002026:	68db      	ldr	r3, [r3, #12]
 8002028:	4a61      	ldr	r2, [pc, #388]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800202a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800202e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002030:	e015      	b.n	800205e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	3304      	adds	r3, #4
 8002036:	2100      	movs	r1, #0
 8002038:	4618      	mov	r0, r3
 800203a:	f000 fa73 	bl	8002524 <RCCEx_PLLSAI1_Config>
 800203e:	4603      	mov	r3, r0
 8002040:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002042:	e00c      	b.n	800205e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	3320      	adds	r3, #32
 8002048:	2100      	movs	r1, #0
 800204a:	4618      	mov	r0, r3
 800204c:	f000 fb5e 	bl	800270c <RCCEx_PLLSAI2_Config>
 8002050:	4603      	mov	r3, r0
 8002052:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002054:	e003      	b.n	800205e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002056:	2301      	movs	r3, #1
 8002058:	74fb      	strb	r3, [r7, #19]
      break;
 800205a:	e000      	b.n	800205e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800205c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800205e:	7cfb      	ldrb	r3, [r7, #19]
 8002060:	2b00      	cmp	r3, #0
 8002062:	d10b      	bne.n	800207c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002064:	4b52      	ldr	r3, [pc, #328]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002066:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800206a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002072:	494f      	ldr	r1, [pc, #316]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002074:	4313      	orrs	r3, r2
 8002076:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800207a:	e001      	b.n	8002080 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800207c:	7cfb      	ldrb	r3, [r7, #19]
 800207e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002088:	2b00      	cmp	r3, #0
 800208a:	f000 80a0 	beq.w	80021ce <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800208e:	2300      	movs	r3, #0
 8002090:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002092:	4b47      	ldr	r3, [pc, #284]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002094:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002096:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800209a:	2b00      	cmp	r3, #0
 800209c:	d101      	bne.n	80020a2 <HAL_RCCEx_PeriphCLKConfig+0x152>
 800209e:	2301      	movs	r3, #1
 80020a0:	e000      	b.n	80020a4 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80020a2:	2300      	movs	r3, #0
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d00d      	beq.n	80020c4 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80020a8:	4b41      	ldr	r3, [pc, #260]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020ac:	4a40      	ldr	r2, [pc, #256]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020ae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020b2:	6593      	str	r3, [r2, #88]	@ 0x58
 80020b4:	4b3e      	ldr	r3, [pc, #248]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020bc:	60bb      	str	r3, [r7, #8]
 80020be:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80020c0:	2301      	movs	r3, #1
 80020c2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80020c4:	4b3b      	ldr	r3, [pc, #236]	@ (80021b4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	4a3a      	ldr	r2, [pc, #232]	@ (80021b4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80020ca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80020ce:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80020d0:	f7fe fdd4 	bl	8000c7c <HAL_GetTick>
 80020d4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80020d6:	e009      	b.n	80020ec <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020d8:	f7fe fdd0 	bl	8000c7c <HAL_GetTick>
 80020dc:	4602      	mov	r2, r0
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	1ad3      	subs	r3, r2, r3
 80020e2:	2b02      	cmp	r3, #2
 80020e4:	d902      	bls.n	80020ec <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80020e6:	2303      	movs	r3, #3
 80020e8:	74fb      	strb	r3, [r7, #19]
        break;
 80020ea:	e005      	b.n	80020f8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80020ec:	4b31      	ldr	r3, [pc, #196]	@ (80021b4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d0ef      	beq.n	80020d8 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80020f8:	7cfb      	ldrb	r3, [r7, #19]
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d15c      	bne.n	80021b8 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80020fe:	4b2c      	ldr	r3, [pc, #176]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002100:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002104:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002108:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800210a:	697b      	ldr	r3, [r7, #20]
 800210c:	2b00      	cmp	r3, #0
 800210e:	d01f      	beq.n	8002150 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002116:	697a      	ldr	r2, [r7, #20]
 8002118:	429a      	cmp	r2, r3
 800211a:	d019      	beq.n	8002150 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800211c:	4b24      	ldr	r3, [pc, #144]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800211e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002122:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002126:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002128:	4b21      	ldr	r3, [pc, #132]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800212a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800212e:	4a20      	ldr	r2, [pc, #128]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002130:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002134:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002138:	4b1d      	ldr	r3, [pc, #116]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800213a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800213e:	4a1c      	ldr	r2, [pc, #112]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002140:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002144:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002148:	4a19      	ldr	r2, [pc, #100]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800214a:	697b      	ldr	r3, [r7, #20]
 800214c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002150:	697b      	ldr	r3, [r7, #20]
 8002152:	f003 0301 	and.w	r3, r3, #1
 8002156:	2b00      	cmp	r3, #0
 8002158:	d016      	beq.n	8002188 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800215a:	f7fe fd8f 	bl	8000c7c <HAL_GetTick>
 800215e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002160:	e00b      	b.n	800217a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002162:	f7fe fd8b 	bl	8000c7c <HAL_GetTick>
 8002166:	4602      	mov	r2, r0
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	1ad3      	subs	r3, r2, r3
 800216c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002170:	4293      	cmp	r3, r2
 8002172:	d902      	bls.n	800217a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002174:	2303      	movs	r3, #3
 8002176:	74fb      	strb	r3, [r7, #19]
            break;
 8002178:	e006      	b.n	8002188 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800217a:	4b0d      	ldr	r3, [pc, #52]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800217c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002180:	f003 0302 	and.w	r3, r3, #2
 8002184:	2b00      	cmp	r3, #0
 8002186:	d0ec      	beq.n	8002162 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002188:	7cfb      	ldrb	r3, [r7, #19]
 800218a:	2b00      	cmp	r3, #0
 800218c:	d10c      	bne.n	80021a8 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800218e:	4b08      	ldr	r3, [pc, #32]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002190:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002194:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800219e:	4904      	ldr	r1, [pc, #16]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021a0:	4313      	orrs	r3, r2
 80021a2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80021a6:	e009      	b.n	80021bc <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80021a8:	7cfb      	ldrb	r3, [r7, #19]
 80021aa:	74bb      	strb	r3, [r7, #18]
 80021ac:	e006      	b.n	80021bc <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80021ae:	bf00      	nop
 80021b0:	40021000 	.word	0x40021000
 80021b4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80021b8:	7cfb      	ldrb	r3, [r7, #19]
 80021ba:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80021bc:	7c7b      	ldrb	r3, [r7, #17]
 80021be:	2b01      	cmp	r3, #1
 80021c0:	d105      	bne.n	80021ce <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021c2:	4b9e      	ldr	r3, [pc, #632]	@ (800243c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021c6:	4a9d      	ldr	r2, [pc, #628]	@ (800243c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021c8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80021cc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f003 0301 	and.w	r3, r3, #1
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d00a      	beq.n	80021f0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80021da:	4b98      	ldr	r3, [pc, #608]	@ (800243c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021e0:	f023 0203 	bic.w	r2, r3, #3
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80021e8:	4994      	ldr	r1, [pc, #592]	@ (800243c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021ea:	4313      	orrs	r3, r2
 80021ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f003 0302 	and.w	r3, r3, #2
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d00a      	beq.n	8002212 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80021fc:	4b8f      	ldr	r3, [pc, #572]	@ (800243c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002202:	f023 020c 	bic.w	r2, r3, #12
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800220a:	498c      	ldr	r1, [pc, #560]	@ (800243c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800220c:	4313      	orrs	r3, r2
 800220e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f003 0304 	and.w	r3, r3, #4
 800221a:	2b00      	cmp	r3, #0
 800221c:	d00a      	beq.n	8002234 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800221e:	4b87      	ldr	r3, [pc, #540]	@ (800243c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002220:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002224:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800222c:	4983      	ldr	r1, [pc, #524]	@ (800243c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800222e:	4313      	orrs	r3, r2
 8002230:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f003 0308 	and.w	r3, r3, #8
 800223c:	2b00      	cmp	r3, #0
 800223e:	d00a      	beq.n	8002256 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002240:	4b7e      	ldr	r3, [pc, #504]	@ (800243c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002242:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002246:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800224e:	497b      	ldr	r1, [pc, #492]	@ (800243c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002250:	4313      	orrs	r3, r2
 8002252:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f003 0310 	and.w	r3, r3, #16
 800225e:	2b00      	cmp	r3, #0
 8002260:	d00a      	beq.n	8002278 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002262:	4b76      	ldr	r3, [pc, #472]	@ (800243c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002264:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002268:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002270:	4972      	ldr	r1, [pc, #456]	@ (800243c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002272:	4313      	orrs	r3, r2
 8002274:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f003 0320 	and.w	r3, r3, #32
 8002280:	2b00      	cmp	r3, #0
 8002282:	d00a      	beq.n	800229a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002284:	4b6d      	ldr	r3, [pc, #436]	@ (800243c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002286:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800228a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002292:	496a      	ldr	r1, [pc, #424]	@ (800243c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002294:	4313      	orrs	r3, r2
 8002296:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d00a      	beq.n	80022bc <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80022a6:	4b65      	ldr	r3, [pc, #404]	@ (800243c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022ac:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022b4:	4961      	ldr	r1, [pc, #388]	@ (800243c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022b6:	4313      	orrs	r3, r2
 80022b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d00a      	beq.n	80022de <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80022c8:	4b5c      	ldr	r3, [pc, #368]	@ (800243c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022ce:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022d6:	4959      	ldr	r1, [pc, #356]	@ (800243c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022d8:	4313      	orrs	r3, r2
 80022da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d00a      	beq.n	8002300 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80022ea:	4b54      	ldr	r3, [pc, #336]	@ (800243c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022f0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80022f8:	4950      	ldr	r1, [pc, #320]	@ (800243c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022fa:	4313      	orrs	r3, r2
 80022fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002308:	2b00      	cmp	r3, #0
 800230a:	d00a      	beq.n	8002322 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800230c:	4b4b      	ldr	r3, [pc, #300]	@ (800243c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800230e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002312:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800231a:	4948      	ldr	r1, [pc, #288]	@ (800243c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800231c:	4313      	orrs	r3, r2
 800231e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800232a:	2b00      	cmp	r3, #0
 800232c:	d00a      	beq.n	8002344 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800232e:	4b43      	ldr	r3, [pc, #268]	@ (800243c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002330:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002334:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800233c:	493f      	ldr	r1, [pc, #252]	@ (800243c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800233e:	4313      	orrs	r3, r2
 8002340:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800234c:	2b00      	cmp	r3, #0
 800234e:	d028      	beq.n	80023a2 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002350:	4b3a      	ldr	r3, [pc, #232]	@ (800243c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002352:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002356:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800235e:	4937      	ldr	r1, [pc, #220]	@ (800243c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002360:	4313      	orrs	r3, r2
 8002362:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800236a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800236e:	d106      	bne.n	800237e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002370:	4b32      	ldr	r3, [pc, #200]	@ (800243c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002372:	68db      	ldr	r3, [r3, #12]
 8002374:	4a31      	ldr	r2, [pc, #196]	@ (800243c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002376:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800237a:	60d3      	str	r3, [r2, #12]
 800237c:	e011      	b.n	80023a2 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002382:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002386:	d10c      	bne.n	80023a2 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	3304      	adds	r3, #4
 800238c:	2101      	movs	r1, #1
 800238e:	4618      	mov	r0, r3
 8002390:	f000 f8c8 	bl	8002524 <RCCEx_PLLSAI1_Config>
 8002394:	4603      	mov	r3, r0
 8002396:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002398:	7cfb      	ldrb	r3, [r7, #19]
 800239a:	2b00      	cmp	r3, #0
 800239c:	d001      	beq.n	80023a2 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800239e:	7cfb      	ldrb	r3, [r7, #19]
 80023a0:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d028      	beq.n	8002400 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80023ae:	4b23      	ldr	r3, [pc, #140]	@ (800243c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023b4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023bc:	491f      	ldr	r1, [pc, #124]	@ (800243c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023be:	4313      	orrs	r3, r2
 80023c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023c8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80023cc:	d106      	bne.n	80023dc <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80023ce:	4b1b      	ldr	r3, [pc, #108]	@ (800243c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023d0:	68db      	ldr	r3, [r3, #12]
 80023d2:	4a1a      	ldr	r2, [pc, #104]	@ (800243c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023d4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80023d8:	60d3      	str	r3, [r2, #12]
 80023da:	e011      	b.n	8002400 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023e0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80023e4:	d10c      	bne.n	8002400 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	3304      	adds	r3, #4
 80023ea:	2101      	movs	r1, #1
 80023ec:	4618      	mov	r0, r3
 80023ee:	f000 f899 	bl	8002524 <RCCEx_PLLSAI1_Config>
 80023f2:	4603      	mov	r3, r0
 80023f4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80023f6:	7cfb      	ldrb	r3, [r7, #19]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d001      	beq.n	8002400 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80023fc:	7cfb      	ldrb	r3, [r7, #19]
 80023fe:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002408:	2b00      	cmp	r3, #0
 800240a:	d02b      	beq.n	8002464 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800240c:	4b0b      	ldr	r3, [pc, #44]	@ (800243c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800240e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002412:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800241a:	4908      	ldr	r1, [pc, #32]	@ (800243c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800241c:	4313      	orrs	r3, r2
 800241e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002426:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800242a:	d109      	bne.n	8002440 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800242c:	4b03      	ldr	r3, [pc, #12]	@ (800243c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800242e:	68db      	ldr	r3, [r3, #12]
 8002430:	4a02      	ldr	r2, [pc, #8]	@ (800243c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002432:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002436:	60d3      	str	r3, [r2, #12]
 8002438:	e014      	b.n	8002464 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800243a:	bf00      	nop
 800243c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002444:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002448:	d10c      	bne.n	8002464 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	3304      	adds	r3, #4
 800244e:	2101      	movs	r1, #1
 8002450:	4618      	mov	r0, r3
 8002452:	f000 f867 	bl	8002524 <RCCEx_PLLSAI1_Config>
 8002456:	4603      	mov	r3, r0
 8002458:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800245a:	7cfb      	ldrb	r3, [r7, #19]
 800245c:	2b00      	cmp	r3, #0
 800245e:	d001      	beq.n	8002464 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002460:	7cfb      	ldrb	r3, [r7, #19]
 8002462:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800246c:	2b00      	cmp	r3, #0
 800246e:	d02f      	beq.n	80024d0 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002470:	4b2b      	ldr	r3, [pc, #172]	@ (8002520 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002472:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002476:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800247e:	4928      	ldr	r1, [pc, #160]	@ (8002520 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002480:	4313      	orrs	r3, r2
 8002482:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800248a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800248e:	d10d      	bne.n	80024ac <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	3304      	adds	r3, #4
 8002494:	2102      	movs	r1, #2
 8002496:	4618      	mov	r0, r3
 8002498:	f000 f844 	bl	8002524 <RCCEx_PLLSAI1_Config>
 800249c:	4603      	mov	r3, r0
 800249e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80024a0:	7cfb      	ldrb	r3, [r7, #19]
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d014      	beq.n	80024d0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80024a6:	7cfb      	ldrb	r3, [r7, #19]
 80024a8:	74bb      	strb	r3, [r7, #18]
 80024aa:	e011      	b.n	80024d0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80024b0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80024b4:	d10c      	bne.n	80024d0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	3320      	adds	r3, #32
 80024ba:	2102      	movs	r1, #2
 80024bc:	4618      	mov	r0, r3
 80024be:	f000 f925 	bl	800270c <RCCEx_PLLSAI2_Config>
 80024c2:	4603      	mov	r3, r0
 80024c4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80024c6:	7cfb      	ldrb	r3, [r7, #19]
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d001      	beq.n	80024d0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80024cc:	7cfb      	ldrb	r3, [r7, #19]
 80024ce:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d00a      	beq.n	80024f2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80024dc:	4b10      	ldr	r3, [pc, #64]	@ (8002520 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80024de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024e2:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80024ea:	490d      	ldr	r1, [pc, #52]	@ (8002520 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80024ec:	4313      	orrs	r3, r2
 80024ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d00b      	beq.n	8002516 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80024fe:	4b08      	ldr	r3, [pc, #32]	@ (8002520 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002500:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002504:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800250e:	4904      	ldr	r1, [pc, #16]	@ (8002520 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002510:	4313      	orrs	r3, r2
 8002512:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002516:	7cbb      	ldrb	r3, [r7, #18]
}
 8002518:	4618      	mov	r0, r3
 800251a:	3718      	adds	r7, #24
 800251c:	46bd      	mov	sp, r7
 800251e:	bd80      	pop	{r7, pc}
 8002520:	40021000 	.word	0x40021000

08002524 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b084      	sub	sp, #16
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
 800252c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800252e:	2300      	movs	r3, #0
 8002530:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002532:	4b75      	ldr	r3, [pc, #468]	@ (8002708 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002534:	68db      	ldr	r3, [r3, #12]
 8002536:	f003 0303 	and.w	r3, r3, #3
 800253a:	2b00      	cmp	r3, #0
 800253c:	d018      	beq.n	8002570 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800253e:	4b72      	ldr	r3, [pc, #456]	@ (8002708 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002540:	68db      	ldr	r3, [r3, #12]
 8002542:	f003 0203 	and.w	r2, r3, #3
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	429a      	cmp	r2, r3
 800254c:	d10d      	bne.n	800256a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
       ||
 8002552:	2b00      	cmp	r3, #0
 8002554:	d009      	beq.n	800256a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002556:	4b6c      	ldr	r3, [pc, #432]	@ (8002708 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002558:	68db      	ldr	r3, [r3, #12]
 800255a:	091b      	lsrs	r3, r3, #4
 800255c:	f003 0307 	and.w	r3, r3, #7
 8002560:	1c5a      	adds	r2, r3, #1
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	685b      	ldr	r3, [r3, #4]
       ||
 8002566:	429a      	cmp	r2, r3
 8002568:	d047      	beq.n	80025fa <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800256a:	2301      	movs	r3, #1
 800256c:	73fb      	strb	r3, [r7, #15]
 800256e:	e044      	b.n	80025fa <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	2b03      	cmp	r3, #3
 8002576:	d018      	beq.n	80025aa <RCCEx_PLLSAI1_Config+0x86>
 8002578:	2b03      	cmp	r3, #3
 800257a:	d825      	bhi.n	80025c8 <RCCEx_PLLSAI1_Config+0xa4>
 800257c:	2b01      	cmp	r3, #1
 800257e:	d002      	beq.n	8002586 <RCCEx_PLLSAI1_Config+0x62>
 8002580:	2b02      	cmp	r3, #2
 8002582:	d009      	beq.n	8002598 <RCCEx_PLLSAI1_Config+0x74>
 8002584:	e020      	b.n	80025c8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002586:	4b60      	ldr	r3, [pc, #384]	@ (8002708 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f003 0302 	and.w	r3, r3, #2
 800258e:	2b00      	cmp	r3, #0
 8002590:	d11d      	bne.n	80025ce <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002592:	2301      	movs	r3, #1
 8002594:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002596:	e01a      	b.n	80025ce <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002598:	4b5b      	ldr	r3, [pc, #364]	@ (8002708 <RCCEx_PLLSAI1_Config+0x1e4>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d116      	bne.n	80025d2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80025a4:	2301      	movs	r3, #1
 80025a6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80025a8:	e013      	b.n	80025d2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80025aa:	4b57      	ldr	r3, [pc, #348]	@ (8002708 <RCCEx_PLLSAI1_Config+0x1e4>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d10f      	bne.n	80025d6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80025b6:	4b54      	ldr	r3, [pc, #336]	@ (8002708 <RCCEx_PLLSAI1_Config+0x1e4>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d109      	bne.n	80025d6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80025c2:	2301      	movs	r3, #1
 80025c4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80025c6:	e006      	b.n	80025d6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80025c8:	2301      	movs	r3, #1
 80025ca:	73fb      	strb	r3, [r7, #15]
      break;
 80025cc:	e004      	b.n	80025d8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80025ce:	bf00      	nop
 80025d0:	e002      	b.n	80025d8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80025d2:	bf00      	nop
 80025d4:	e000      	b.n	80025d8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80025d6:	bf00      	nop
    }

    if(status == HAL_OK)
 80025d8:	7bfb      	ldrb	r3, [r7, #15]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d10d      	bne.n	80025fa <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80025de:	4b4a      	ldr	r3, [pc, #296]	@ (8002708 <RCCEx_PLLSAI1_Config+0x1e4>)
 80025e0:	68db      	ldr	r3, [r3, #12]
 80025e2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6819      	ldr	r1, [r3, #0]
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	685b      	ldr	r3, [r3, #4]
 80025ee:	3b01      	subs	r3, #1
 80025f0:	011b      	lsls	r3, r3, #4
 80025f2:	430b      	orrs	r3, r1
 80025f4:	4944      	ldr	r1, [pc, #272]	@ (8002708 <RCCEx_PLLSAI1_Config+0x1e4>)
 80025f6:	4313      	orrs	r3, r2
 80025f8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80025fa:	7bfb      	ldrb	r3, [r7, #15]
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d17d      	bne.n	80026fc <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002600:	4b41      	ldr	r3, [pc, #260]	@ (8002708 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	4a40      	ldr	r2, [pc, #256]	@ (8002708 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002606:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800260a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800260c:	f7fe fb36 	bl	8000c7c <HAL_GetTick>
 8002610:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002612:	e009      	b.n	8002628 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002614:	f7fe fb32 	bl	8000c7c <HAL_GetTick>
 8002618:	4602      	mov	r2, r0
 800261a:	68bb      	ldr	r3, [r7, #8]
 800261c:	1ad3      	subs	r3, r2, r3
 800261e:	2b02      	cmp	r3, #2
 8002620:	d902      	bls.n	8002628 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002622:	2303      	movs	r3, #3
 8002624:	73fb      	strb	r3, [r7, #15]
        break;
 8002626:	e005      	b.n	8002634 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002628:	4b37      	ldr	r3, [pc, #220]	@ (8002708 <RCCEx_PLLSAI1_Config+0x1e4>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002630:	2b00      	cmp	r3, #0
 8002632:	d1ef      	bne.n	8002614 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002634:	7bfb      	ldrb	r3, [r7, #15]
 8002636:	2b00      	cmp	r3, #0
 8002638:	d160      	bne.n	80026fc <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	2b00      	cmp	r3, #0
 800263e:	d111      	bne.n	8002664 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002640:	4b31      	ldr	r3, [pc, #196]	@ (8002708 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002642:	691b      	ldr	r3, [r3, #16]
 8002644:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8002648:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800264c:	687a      	ldr	r2, [r7, #4]
 800264e:	6892      	ldr	r2, [r2, #8]
 8002650:	0211      	lsls	r1, r2, #8
 8002652:	687a      	ldr	r2, [r7, #4]
 8002654:	68d2      	ldr	r2, [r2, #12]
 8002656:	0912      	lsrs	r2, r2, #4
 8002658:	0452      	lsls	r2, r2, #17
 800265a:	430a      	orrs	r2, r1
 800265c:	492a      	ldr	r1, [pc, #168]	@ (8002708 <RCCEx_PLLSAI1_Config+0x1e4>)
 800265e:	4313      	orrs	r3, r2
 8002660:	610b      	str	r3, [r1, #16]
 8002662:	e027      	b.n	80026b4 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002664:	683b      	ldr	r3, [r7, #0]
 8002666:	2b01      	cmp	r3, #1
 8002668:	d112      	bne.n	8002690 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800266a:	4b27      	ldr	r3, [pc, #156]	@ (8002708 <RCCEx_PLLSAI1_Config+0x1e4>)
 800266c:	691b      	ldr	r3, [r3, #16]
 800266e:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8002672:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002676:	687a      	ldr	r2, [r7, #4]
 8002678:	6892      	ldr	r2, [r2, #8]
 800267a:	0211      	lsls	r1, r2, #8
 800267c:	687a      	ldr	r2, [r7, #4]
 800267e:	6912      	ldr	r2, [r2, #16]
 8002680:	0852      	lsrs	r2, r2, #1
 8002682:	3a01      	subs	r2, #1
 8002684:	0552      	lsls	r2, r2, #21
 8002686:	430a      	orrs	r2, r1
 8002688:	491f      	ldr	r1, [pc, #124]	@ (8002708 <RCCEx_PLLSAI1_Config+0x1e4>)
 800268a:	4313      	orrs	r3, r2
 800268c:	610b      	str	r3, [r1, #16]
 800268e:	e011      	b.n	80026b4 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002690:	4b1d      	ldr	r3, [pc, #116]	@ (8002708 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002692:	691b      	ldr	r3, [r3, #16]
 8002694:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002698:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800269c:	687a      	ldr	r2, [r7, #4]
 800269e:	6892      	ldr	r2, [r2, #8]
 80026a0:	0211      	lsls	r1, r2, #8
 80026a2:	687a      	ldr	r2, [r7, #4]
 80026a4:	6952      	ldr	r2, [r2, #20]
 80026a6:	0852      	lsrs	r2, r2, #1
 80026a8:	3a01      	subs	r2, #1
 80026aa:	0652      	lsls	r2, r2, #25
 80026ac:	430a      	orrs	r2, r1
 80026ae:	4916      	ldr	r1, [pc, #88]	@ (8002708 <RCCEx_PLLSAI1_Config+0x1e4>)
 80026b0:	4313      	orrs	r3, r2
 80026b2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80026b4:	4b14      	ldr	r3, [pc, #80]	@ (8002708 <RCCEx_PLLSAI1_Config+0x1e4>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	4a13      	ldr	r2, [pc, #76]	@ (8002708 <RCCEx_PLLSAI1_Config+0x1e4>)
 80026ba:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80026be:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026c0:	f7fe fadc 	bl	8000c7c <HAL_GetTick>
 80026c4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80026c6:	e009      	b.n	80026dc <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80026c8:	f7fe fad8 	bl	8000c7c <HAL_GetTick>
 80026cc:	4602      	mov	r2, r0
 80026ce:	68bb      	ldr	r3, [r7, #8]
 80026d0:	1ad3      	subs	r3, r2, r3
 80026d2:	2b02      	cmp	r3, #2
 80026d4:	d902      	bls.n	80026dc <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80026d6:	2303      	movs	r3, #3
 80026d8:	73fb      	strb	r3, [r7, #15]
          break;
 80026da:	e005      	b.n	80026e8 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80026dc:	4b0a      	ldr	r3, [pc, #40]	@ (8002708 <RCCEx_PLLSAI1_Config+0x1e4>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d0ef      	beq.n	80026c8 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80026e8:	7bfb      	ldrb	r3, [r7, #15]
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d106      	bne.n	80026fc <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80026ee:	4b06      	ldr	r3, [pc, #24]	@ (8002708 <RCCEx_PLLSAI1_Config+0x1e4>)
 80026f0:	691a      	ldr	r2, [r3, #16]
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	699b      	ldr	r3, [r3, #24]
 80026f6:	4904      	ldr	r1, [pc, #16]	@ (8002708 <RCCEx_PLLSAI1_Config+0x1e4>)
 80026f8:	4313      	orrs	r3, r2
 80026fa:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80026fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80026fe:	4618      	mov	r0, r3
 8002700:	3710      	adds	r7, #16
 8002702:	46bd      	mov	sp, r7
 8002704:	bd80      	pop	{r7, pc}
 8002706:	bf00      	nop
 8002708:	40021000 	.word	0x40021000

0800270c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	b084      	sub	sp, #16
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
 8002714:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002716:	2300      	movs	r3, #0
 8002718:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800271a:	4b6a      	ldr	r3, [pc, #424]	@ (80028c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800271c:	68db      	ldr	r3, [r3, #12]
 800271e:	f003 0303 	and.w	r3, r3, #3
 8002722:	2b00      	cmp	r3, #0
 8002724:	d018      	beq.n	8002758 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002726:	4b67      	ldr	r3, [pc, #412]	@ (80028c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002728:	68db      	ldr	r3, [r3, #12]
 800272a:	f003 0203 	and.w	r2, r3, #3
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	429a      	cmp	r2, r3
 8002734:	d10d      	bne.n	8002752 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
       ||
 800273a:	2b00      	cmp	r3, #0
 800273c:	d009      	beq.n	8002752 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800273e:	4b61      	ldr	r3, [pc, #388]	@ (80028c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002740:	68db      	ldr	r3, [r3, #12]
 8002742:	091b      	lsrs	r3, r3, #4
 8002744:	f003 0307 	and.w	r3, r3, #7
 8002748:	1c5a      	adds	r2, r3, #1
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	685b      	ldr	r3, [r3, #4]
       ||
 800274e:	429a      	cmp	r2, r3
 8002750:	d047      	beq.n	80027e2 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002752:	2301      	movs	r3, #1
 8002754:	73fb      	strb	r3, [r7, #15]
 8002756:	e044      	b.n	80027e2 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	2b03      	cmp	r3, #3
 800275e:	d018      	beq.n	8002792 <RCCEx_PLLSAI2_Config+0x86>
 8002760:	2b03      	cmp	r3, #3
 8002762:	d825      	bhi.n	80027b0 <RCCEx_PLLSAI2_Config+0xa4>
 8002764:	2b01      	cmp	r3, #1
 8002766:	d002      	beq.n	800276e <RCCEx_PLLSAI2_Config+0x62>
 8002768:	2b02      	cmp	r3, #2
 800276a:	d009      	beq.n	8002780 <RCCEx_PLLSAI2_Config+0x74>
 800276c:	e020      	b.n	80027b0 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800276e:	4b55      	ldr	r3, [pc, #340]	@ (80028c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f003 0302 	and.w	r3, r3, #2
 8002776:	2b00      	cmp	r3, #0
 8002778:	d11d      	bne.n	80027b6 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800277a:	2301      	movs	r3, #1
 800277c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800277e:	e01a      	b.n	80027b6 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002780:	4b50      	ldr	r3, [pc, #320]	@ (80028c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002788:	2b00      	cmp	r3, #0
 800278a:	d116      	bne.n	80027ba <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800278c:	2301      	movs	r3, #1
 800278e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002790:	e013      	b.n	80027ba <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002792:	4b4c      	ldr	r3, [pc, #304]	@ (80028c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800279a:	2b00      	cmp	r3, #0
 800279c:	d10f      	bne.n	80027be <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800279e:	4b49      	ldr	r3, [pc, #292]	@ (80028c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d109      	bne.n	80027be <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80027aa:	2301      	movs	r3, #1
 80027ac:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80027ae:	e006      	b.n	80027be <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80027b0:	2301      	movs	r3, #1
 80027b2:	73fb      	strb	r3, [r7, #15]
      break;
 80027b4:	e004      	b.n	80027c0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80027b6:	bf00      	nop
 80027b8:	e002      	b.n	80027c0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80027ba:	bf00      	nop
 80027bc:	e000      	b.n	80027c0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80027be:	bf00      	nop
    }

    if(status == HAL_OK)
 80027c0:	7bfb      	ldrb	r3, [r7, #15]
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d10d      	bne.n	80027e2 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80027c6:	4b3f      	ldr	r3, [pc, #252]	@ (80028c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80027c8:	68db      	ldr	r3, [r3, #12]
 80027ca:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6819      	ldr	r1, [r3, #0]
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	685b      	ldr	r3, [r3, #4]
 80027d6:	3b01      	subs	r3, #1
 80027d8:	011b      	lsls	r3, r3, #4
 80027da:	430b      	orrs	r3, r1
 80027dc:	4939      	ldr	r1, [pc, #228]	@ (80028c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80027de:	4313      	orrs	r3, r2
 80027e0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80027e2:	7bfb      	ldrb	r3, [r7, #15]
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d167      	bne.n	80028b8 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80027e8:	4b36      	ldr	r3, [pc, #216]	@ (80028c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4a35      	ldr	r2, [pc, #212]	@ (80028c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80027ee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80027f2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80027f4:	f7fe fa42 	bl	8000c7c <HAL_GetTick>
 80027f8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80027fa:	e009      	b.n	8002810 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80027fc:	f7fe fa3e 	bl	8000c7c <HAL_GetTick>
 8002800:	4602      	mov	r2, r0
 8002802:	68bb      	ldr	r3, [r7, #8]
 8002804:	1ad3      	subs	r3, r2, r3
 8002806:	2b02      	cmp	r3, #2
 8002808:	d902      	bls.n	8002810 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800280a:	2303      	movs	r3, #3
 800280c:	73fb      	strb	r3, [r7, #15]
        break;
 800280e:	e005      	b.n	800281c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002810:	4b2c      	ldr	r3, [pc, #176]	@ (80028c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002818:	2b00      	cmp	r3, #0
 800281a:	d1ef      	bne.n	80027fc <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800281c:	7bfb      	ldrb	r3, [r7, #15]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d14a      	bne.n	80028b8 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	2b00      	cmp	r3, #0
 8002826:	d111      	bne.n	800284c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002828:	4b26      	ldr	r3, [pc, #152]	@ (80028c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800282a:	695b      	ldr	r3, [r3, #20]
 800282c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8002830:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002834:	687a      	ldr	r2, [r7, #4]
 8002836:	6892      	ldr	r2, [r2, #8]
 8002838:	0211      	lsls	r1, r2, #8
 800283a:	687a      	ldr	r2, [r7, #4]
 800283c:	68d2      	ldr	r2, [r2, #12]
 800283e:	0912      	lsrs	r2, r2, #4
 8002840:	0452      	lsls	r2, r2, #17
 8002842:	430a      	orrs	r2, r1
 8002844:	491f      	ldr	r1, [pc, #124]	@ (80028c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002846:	4313      	orrs	r3, r2
 8002848:	614b      	str	r3, [r1, #20]
 800284a:	e011      	b.n	8002870 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800284c:	4b1d      	ldr	r3, [pc, #116]	@ (80028c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800284e:	695b      	ldr	r3, [r3, #20]
 8002850:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002854:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002858:	687a      	ldr	r2, [r7, #4]
 800285a:	6892      	ldr	r2, [r2, #8]
 800285c:	0211      	lsls	r1, r2, #8
 800285e:	687a      	ldr	r2, [r7, #4]
 8002860:	6912      	ldr	r2, [r2, #16]
 8002862:	0852      	lsrs	r2, r2, #1
 8002864:	3a01      	subs	r2, #1
 8002866:	0652      	lsls	r2, r2, #25
 8002868:	430a      	orrs	r2, r1
 800286a:	4916      	ldr	r1, [pc, #88]	@ (80028c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800286c:	4313      	orrs	r3, r2
 800286e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002870:	4b14      	ldr	r3, [pc, #80]	@ (80028c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	4a13      	ldr	r2, [pc, #76]	@ (80028c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002876:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800287a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800287c:	f7fe f9fe 	bl	8000c7c <HAL_GetTick>
 8002880:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002882:	e009      	b.n	8002898 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002884:	f7fe f9fa 	bl	8000c7c <HAL_GetTick>
 8002888:	4602      	mov	r2, r0
 800288a:	68bb      	ldr	r3, [r7, #8]
 800288c:	1ad3      	subs	r3, r2, r3
 800288e:	2b02      	cmp	r3, #2
 8002890:	d902      	bls.n	8002898 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8002892:	2303      	movs	r3, #3
 8002894:	73fb      	strb	r3, [r7, #15]
          break;
 8002896:	e005      	b.n	80028a4 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002898:	4b0a      	ldr	r3, [pc, #40]	@ (80028c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d0ef      	beq.n	8002884 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80028a4:	7bfb      	ldrb	r3, [r7, #15]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d106      	bne.n	80028b8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80028aa:	4b06      	ldr	r3, [pc, #24]	@ (80028c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80028ac:	695a      	ldr	r2, [r3, #20]
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	695b      	ldr	r3, [r3, #20]
 80028b2:	4904      	ldr	r1, [pc, #16]	@ (80028c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80028b4:	4313      	orrs	r3, r2
 80028b6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80028b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80028ba:	4618      	mov	r0, r3
 80028bc:	3710      	adds	r7, #16
 80028be:	46bd      	mov	sp, r7
 80028c0:	bd80      	pop	{r7, pc}
 80028c2:	bf00      	nop
 80028c4:	40021000 	.word	0x40021000

080028c8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b082      	sub	sp, #8
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d101      	bne.n	80028da <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80028d6:	2301      	movs	r3, #1
 80028d8:	e049      	b.n	800296e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80028e0:	b2db      	uxtb	r3, r3
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d106      	bne.n	80028f4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	2200      	movs	r2, #0
 80028ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80028ee:	6878      	ldr	r0, [r7, #4]
 80028f0:	f000 f841 	bl	8002976 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	2202      	movs	r2, #2
 80028f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681a      	ldr	r2, [r3, #0]
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	3304      	adds	r3, #4
 8002904:	4619      	mov	r1, r3
 8002906:	4610      	mov	r0, r2
 8002908:	f000 f9e0 	bl	8002ccc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	2201      	movs	r2, #1
 8002910:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	2201      	movs	r2, #1
 8002918:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2201      	movs	r2, #1
 8002920:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2201      	movs	r2, #1
 8002928:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2201      	movs	r2, #1
 8002930:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2201      	movs	r2, #1
 8002938:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2201      	movs	r2, #1
 8002940:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2201      	movs	r2, #1
 8002948:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2201      	movs	r2, #1
 8002950:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	2201      	movs	r2, #1
 8002958:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	2201      	movs	r2, #1
 8002960:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2201      	movs	r2, #1
 8002968:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800296c:	2300      	movs	r3, #0
}
 800296e:	4618      	mov	r0, r3
 8002970:	3708      	adds	r7, #8
 8002972:	46bd      	mov	sp, r7
 8002974:	bd80      	pop	{r7, pc}

08002976 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002976:	b480      	push	{r7}
 8002978:	b083      	sub	sp, #12
 800297a:	af00      	add	r7, sp, #0
 800297c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800297e:	bf00      	nop
 8002980:	370c      	adds	r7, #12
 8002982:	46bd      	mov	sp, r7
 8002984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002988:	4770      	bx	lr
	...

0800298c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800298c:	b480      	push	{r7}
 800298e:	b085      	sub	sp, #20
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800299a:	b2db      	uxtb	r3, r3
 800299c:	2b01      	cmp	r3, #1
 800299e:	d001      	beq.n	80029a4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80029a0:	2301      	movs	r3, #1
 80029a2:	e04f      	b.n	8002a44 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2202      	movs	r2, #2
 80029a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	68da      	ldr	r2, [r3, #12]
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f042 0201 	orr.w	r2, r2, #1
 80029ba:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	4a23      	ldr	r2, [pc, #140]	@ (8002a50 <HAL_TIM_Base_Start_IT+0xc4>)
 80029c2:	4293      	cmp	r3, r2
 80029c4:	d01d      	beq.n	8002a02 <HAL_TIM_Base_Start_IT+0x76>
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80029ce:	d018      	beq.n	8002a02 <HAL_TIM_Base_Start_IT+0x76>
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	4a1f      	ldr	r2, [pc, #124]	@ (8002a54 <HAL_TIM_Base_Start_IT+0xc8>)
 80029d6:	4293      	cmp	r3, r2
 80029d8:	d013      	beq.n	8002a02 <HAL_TIM_Base_Start_IT+0x76>
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	4a1e      	ldr	r2, [pc, #120]	@ (8002a58 <HAL_TIM_Base_Start_IT+0xcc>)
 80029e0:	4293      	cmp	r3, r2
 80029e2:	d00e      	beq.n	8002a02 <HAL_TIM_Base_Start_IT+0x76>
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	4a1c      	ldr	r2, [pc, #112]	@ (8002a5c <HAL_TIM_Base_Start_IT+0xd0>)
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d009      	beq.n	8002a02 <HAL_TIM_Base_Start_IT+0x76>
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	4a1b      	ldr	r2, [pc, #108]	@ (8002a60 <HAL_TIM_Base_Start_IT+0xd4>)
 80029f4:	4293      	cmp	r3, r2
 80029f6:	d004      	beq.n	8002a02 <HAL_TIM_Base_Start_IT+0x76>
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	4a19      	ldr	r2, [pc, #100]	@ (8002a64 <HAL_TIM_Base_Start_IT+0xd8>)
 80029fe:	4293      	cmp	r3, r2
 8002a00:	d115      	bne.n	8002a2e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	689a      	ldr	r2, [r3, #8]
 8002a08:	4b17      	ldr	r3, [pc, #92]	@ (8002a68 <HAL_TIM_Base_Start_IT+0xdc>)
 8002a0a:	4013      	ands	r3, r2
 8002a0c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	2b06      	cmp	r3, #6
 8002a12:	d015      	beq.n	8002a40 <HAL_TIM_Base_Start_IT+0xb4>
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a1a:	d011      	beq.n	8002a40 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	681a      	ldr	r2, [r3, #0]
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f042 0201 	orr.w	r2, r2, #1
 8002a2a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a2c:	e008      	b.n	8002a40 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	681a      	ldr	r2, [r3, #0]
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f042 0201 	orr.w	r2, r2, #1
 8002a3c:	601a      	str	r2, [r3, #0]
 8002a3e:	e000      	b.n	8002a42 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a40:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002a42:	2300      	movs	r3, #0
}
 8002a44:	4618      	mov	r0, r3
 8002a46:	3714      	adds	r7, #20
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4e:	4770      	bx	lr
 8002a50:	40012c00 	.word	0x40012c00
 8002a54:	40000400 	.word	0x40000400
 8002a58:	40000800 	.word	0x40000800
 8002a5c:	40000c00 	.word	0x40000c00
 8002a60:	40013400 	.word	0x40013400
 8002a64:	40014000 	.word	0x40014000
 8002a68:	00010007 	.word	0x00010007

08002a6c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b084      	sub	sp, #16
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	68db      	ldr	r3, [r3, #12]
 8002a7a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	691b      	ldr	r3, [r3, #16]
 8002a82:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002a84:	68bb      	ldr	r3, [r7, #8]
 8002a86:	f003 0302 	and.w	r3, r3, #2
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d020      	beq.n	8002ad0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	f003 0302 	and.w	r3, r3, #2
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d01b      	beq.n	8002ad0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f06f 0202 	mvn.w	r2, #2
 8002aa0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	2201      	movs	r2, #1
 8002aa6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	699b      	ldr	r3, [r3, #24]
 8002aae:	f003 0303 	and.w	r3, r3, #3
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d003      	beq.n	8002abe <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002ab6:	6878      	ldr	r0, [r7, #4]
 8002ab8:	f000 f8e9 	bl	8002c8e <HAL_TIM_IC_CaptureCallback>
 8002abc:	e005      	b.n	8002aca <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002abe:	6878      	ldr	r0, [r7, #4]
 8002ac0:	f000 f8db 	bl	8002c7a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ac4:	6878      	ldr	r0, [r7, #4]
 8002ac6:	f000 f8ec 	bl	8002ca2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2200      	movs	r2, #0
 8002ace:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002ad0:	68bb      	ldr	r3, [r7, #8]
 8002ad2:	f003 0304 	and.w	r3, r3, #4
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d020      	beq.n	8002b1c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	f003 0304 	and.w	r3, r3, #4
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d01b      	beq.n	8002b1c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f06f 0204 	mvn.w	r2, #4
 8002aec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	2202      	movs	r2, #2
 8002af2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	699b      	ldr	r3, [r3, #24]
 8002afa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d003      	beq.n	8002b0a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b02:	6878      	ldr	r0, [r7, #4]
 8002b04:	f000 f8c3 	bl	8002c8e <HAL_TIM_IC_CaptureCallback>
 8002b08:	e005      	b.n	8002b16 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b0a:	6878      	ldr	r0, [r7, #4]
 8002b0c:	f000 f8b5 	bl	8002c7a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b10:	6878      	ldr	r0, [r7, #4]
 8002b12:	f000 f8c6 	bl	8002ca2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2200      	movs	r2, #0
 8002b1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002b1c:	68bb      	ldr	r3, [r7, #8]
 8002b1e:	f003 0308 	and.w	r3, r3, #8
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d020      	beq.n	8002b68 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	f003 0308 	and.w	r3, r3, #8
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d01b      	beq.n	8002b68 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f06f 0208 	mvn.w	r2, #8
 8002b38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	2204      	movs	r2, #4
 8002b3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	69db      	ldr	r3, [r3, #28]
 8002b46:	f003 0303 	and.w	r3, r3, #3
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d003      	beq.n	8002b56 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b4e:	6878      	ldr	r0, [r7, #4]
 8002b50:	f000 f89d 	bl	8002c8e <HAL_TIM_IC_CaptureCallback>
 8002b54:	e005      	b.n	8002b62 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b56:	6878      	ldr	r0, [r7, #4]
 8002b58:	f000 f88f 	bl	8002c7a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b5c:	6878      	ldr	r0, [r7, #4]
 8002b5e:	f000 f8a0 	bl	8002ca2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	2200      	movs	r2, #0
 8002b66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002b68:	68bb      	ldr	r3, [r7, #8]
 8002b6a:	f003 0310 	and.w	r3, r3, #16
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d020      	beq.n	8002bb4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	f003 0310 	and.w	r3, r3, #16
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d01b      	beq.n	8002bb4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f06f 0210 	mvn.w	r2, #16
 8002b84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	2208      	movs	r2, #8
 8002b8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	69db      	ldr	r3, [r3, #28]
 8002b92:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d003      	beq.n	8002ba2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b9a:	6878      	ldr	r0, [r7, #4]
 8002b9c:	f000 f877 	bl	8002c8e <HAL_TIM_IC_CaptureCallback>
 8002ba0:	e005      	b.n	8002bae <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ba2:	6878      	ldr	r0, [r7, #4]
 8002ba4:	f000 f869 	bl	8002c7a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ba8:	6878      	ldr	r0, [r7, #4]
 8002baa:	f000 f87a 	bl	8002ca2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002bb4:	68bb      	ldr	r3, [r7, #8]
 8002bb6:	f003 0301 	and.w	r3, r3, #1
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d00c      	beq.n	8002bd8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	f003 0301 	and.w	r3, r3, #1
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d007      	beq.n	8002bd8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f06f 0201 	mvn.w	r2, #1
 8002bd0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002bd2:	6878      	ldr	r0, [r7, #4]
 8002bd4:	f7fd fe30 	bl	8000838 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8002bd8:	68bb      	ldr	r3, [r7, #8]
 8002bda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d104      	bne.n	8002bec <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8002be2:	68bb      	ldr	r3, [r7, #8]
 8002be4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d00c      	beq.n	8002c06 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d007      	beq.n	8002c06 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8002bfe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002c00:	6878      	ldr	r0, [r7, #4]
 8002c02:	f000 f913 	bl	8002e2c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8002c06:	68bb      	ldr	r3, [r7, #8]
 8002c08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d00c      	beq.n	8002c2a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d007      	beq.n	8002c2a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8002c22:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002c24:	6878      	ldr	r0, [r7, #4]
 8002c26:	f000 f90b 	bl	8002e40 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002c2a:	68bb      	ldr	r3, [r7, #8]
 8002c2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d00c      	beq.n	8002c4e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d007      	beq.n	8002c4e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002c46:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002c48:	6878      	ldr	r0, [r7, #4]
 8002c4a:	f000 f834 	bl	8002cb6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002c4e:	68bb      	ldr	r3, [r7, #8]
 8002c50:	f003 0320 	and.w	r3, r3, #32
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d00c      	beq.n	8002c72 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	f003 0320 	and.w	r3, r3, #32
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d007      	beq.n	8002c72 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f06f 0220 	mvn.w	r2, #32
 8002c6a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002c6c:	6878      	ldr	r0, [r7, #4]
 8002c6e:	f000 f8d3 	bl	8002e18 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002c72:	bf00      	nop
 8002c74:	3710      	adds	r7, #16
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd80      	pop	{r7, pc}

08002c7a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002c7a:	b480      	push	{r7}
 8002c7c:	b083      	sub	sp, #12
 8002c7e:	af00      	add	r7, sp, #0
 8002c80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002c82:	bf00      	nop
 8002c84:	370c      	adds	r7, #12
 8002c86:	46bd      	mov	sp, r7
 8002c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8c:	4770      	bx	lr

08002c8e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002c8e:	b480      	push	{r7}
 8002c90:	b083      	sub	sp, #12
 8002c92:	af00      	add	r7, sp, #0
 8002c94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002c96:	bf00      	nop
 8002c98:	370c      	adds	r7, #12
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca0:	4770      	bx	lr

08002ca2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002ca2:	b480      	push	{r7}
 8002ca4:	b083      	sub	sp, #12
 8002ca6:	af00      	add	r7, sp, #0
 8002ca8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002caa:	bf00      	nop
 8002cac:	370c      	adds	r7, #12
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb4:	4770      	bx	lr

08002cb6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002cb6:	b480      	push	{r7}
 8002cb8:	b083      	sub	sp, #12
 8002cba:	af00      	add	r7, sp, #0
 8002cbc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002cbe:	bf00      	nop
 8002cc0:	370c      	adds	r7, #12
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc8:	4770      	bx	lr
	...

08002ccc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002ccc:	b480      	push	{r7}
 8002cce:	b085      	sub	sp, #20
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	6078      	str	r0, [r7, #4]
 8002cd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	4a46      	ldr	r2, [pc, #280]	@ (8002df8 <TIM_Base_SetConfig+0x12c>)
 8002ce0:	4293      	cmp	r3, r2
 8002ce2:	d013      	beq.n	8002d0c <TIM_Base_SetConfig+0x40>
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002cea:	d00f      	beq.n	8002d0c <TIM_Base_SetConfig+0x40>
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	4a43      	ldr	r2, [pc, #268]	@ (8002dfc <TIM_Base_SetConfig+0x130>)
 8002cf0:	4293      	cmp	r3, r2
 8002cf2:	d00b      	beq.n	8002d0c <TIM_Base_SetConfig+0x40>
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	4a42      	ldr	r2, [pc, #264]	@ (8002e00 <TIM_Base_SetConfig+0x134>)
 8002cf8:	4293      	cmp	r3, r2
 8002cfa:	d007      	beq.n	8002d0c <TIM_Base_SetConfig+0x40>
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	4a41      	ldr	r2, [pc, #260]	@ (8002e04 <TIM_Base_SetConfig+0x138>)
 8002d00:	4293      	cmp	r3, r2
 8002d02:	d003      	beq.n	8002d0c <TIM_Base_SetConfig+0x40>
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	4a40      	ldr	r2, [pc, #256]	@ (8002e08 <TIM_Base_SetConfig+0x13c>)
 8002d08:	4293      	cmp	r3, r2
 8002d0a:	d108      	bne.n	8002d1e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002d12:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	68fa      	ldr	r2, [r7, #12]
 8002d1a:	4313      	orrs	r3, r2
 8002d1c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	4a35      	ldr	r2, [pc, #212]	@ (8002df8 <TIM_Base_SetConfig+0x12c>)
 8002d22:	4293      	cmp	r3, r2
 8002d24:	d01f      	beq.n	8002d66 <TIM_Base_SetConfig+0x9a>
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d2c:	d01b      	beq.n	8002d66 <TIM_Base_SetConfig+0x9a>
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	4a32      	ldr	r2, [pc, #200]	@ (8002dfc <TIM_Base_SetConfig+0x130>)
 8002d32:	4293      	cmp	r3, r2
 8002d34:	d017      	beq.n	8002d66 <TIM_Base_SetConfig+0x9a>
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	4a31      	ldr	r2, [pc, #196]	@ (8002e00 <TIM_Base_SetConfig+0x134>)
 8002d3a:	4293      	cmp	r3, r2
 8002d3c:	d013      	beq.n	8002d66 <TIM_Base_SetConfig+0x9a>
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	4a30      	ldr	r2, [pc, #192]	@ (8002e04 <TIM_Base_SetConfig+0x138>)
 8002d42:	4293      	cmp	r3, r2
 8002d44:	d00f      	beq.n	8002d66 <TIM_Base_SetConfig+0x9a>
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	4a2f      	ldr	r2, [pc, #188]	@ (8002e08 <TIM_Base_SetConfig+0x13c>)
 8002d4a:	4293      	cmp	r3, r2
 8002d4c:	d00b      	beq.n	8002d66 <TIM_Base_SetConfig+0x9a>
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	4a2e      	ldr	r2, [pc, #184]	@ (8002e0c <TIM_Base_SetConfig+0x140>)
 8002d52:	4293      	cmp	r3, r2
 8002d54:	d007      	beq.n	8002d66 <TIM_Base_SetConfig+0x9a>
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	4a2d      	ldr	r2, [pc, #180]	@ (8002e10 <TIM_Base_SetConfig+0x144>)
 8002d5a:	4293      	cmp	r3, r2
 8002d5c:	d003      	beq.n	8002d66 <TIM_Base_SetConfig+0x9a>
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	4a2c      	ldr	r2, [pc, #176]	@ (8002e14 <TIM_Base_SetConfig+0x148>)
 8002d62:	4293      	cmp	r3, r2
 8002d64:	d108      	bne.n	8002d78 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002d6c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002d6e:	683b      	ldr	r3, [r7, #0]
 8002d70:	68db      	ldr	r3, [r3, #12]
 8002d72:	68fa      	ldr	r2, [r7, #12]
 8002d74:	4313      	orrs	r3, r2
 8002d76:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	695b      	ldr	r3, [r3, #20]
 8002d82:	4313      	orrs	r3, r2
 8002d84:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	68fa      	ldr	r2, [r7, #12]
 8002d8a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002d8c:	683b      	ldr	r3, [r7, #0]
 8002d8e:	689a      	ldr	r2, [r3, #8]
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	681a      	ldr	r2, [r3, #0]
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	4a16      	ldr	r2, [pc, #88]	@ (8002df8 <TIM_Base_SetConfig+0x12c>)
 8002da0:	4293      	cmp	r3, r2
 8002da2:	d00f      	beq.n	8002dc4 <TIM_Base_SetConfig+0xf8>
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	4a18      	ldr	r2, [pc, #96]	@ (8002e08 <TIM_Base_SetConfig+0x13c>)
 8002da8:	4293      	cmp	r3, r2
 8002daa:	d00b      	beq.n	8002dc4 <TIM_Base_SetConfig+0xf8>
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	4a17      	ldr	r2, [pc, #92]	@ (8002e0c <TIM_Base_SetConfig+0x140>)
 8002db0:	4293      	cmp	r3, r2
 8002db2:	d007      	beq.n	8002dc4 <TIM_Base_SetConfig+0xf8>
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	4a16      	ldr	r2, [pc, #88]	@ (8002e10 <TIM_Base_SetConfig+0x144>)
 8002db8:	4293      	cmp	r3, r2
 8002dba:	d003      	beq.n	8002dc4 <TIM_Base_SetConfig+0xf8>
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	4a15      	ldr	r2, [pc, #84]	@ (8002e14 <TIM_Base_SetConfig+0x148>)
 8002dc0:	4293      	cmp	r3, r2
 8002dc2:	d103      	bne.n	8002dcc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	691a      	ldr	r2, [r3, #16]
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2201      	movs	r2, #1
 8002dd0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	691b      	ldr	r3, [r3, #16]
 8002dd6:	f003 0301 	and.w	r3, r3, #1
 8002dda:	2b01      	cmp	r3, #1
 8002ddc:	d105      	bne.n	8002dea <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	691b      	ldr	r3, [r3, #16]
 8002de2:	f023 0201 	bic.w	r2, r3, #1
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	611a      	str	r2, [r3, #16]
  }
}
 8002dea:	bf00      	nop
 8002dec:	3714      	adds	r7, #20
 8002dee:	46bd      	mov	sp, r7
 8002df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df4:	4770      	bx	lr
 8002df6:	bf00      	nop
 8002df8:	40012c00 	.word	0x40012c00
 8002dfc:	40000400 	.word	0x40000400
 8002e00:	40000800 	.word	0x40000800
 8002e04:	40000c00 	.word	0x40000c00
 8002e08:	40013400 	.word	0x40013400
 8002e0c:	40014000 	.word	0x40014000
 8002e10:	40014400 	.word	0x40014400
 8002e14:	40014800 	.word	0x40014800

08002e18 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	b083      	sub	sp, #12
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002e20:	bf00      	nop
 8002e22:	370c      	adds	r7, #12
 8002e24:	46bd      	mov	sp, r7
 8002e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2a:	4770      	bx	lr

08002e2c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	b083      	sub	sp, #12
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002e34:	bf00      	nop
 8002e36:	370c      	adds	r7, #12
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3e:	4770      	bx	lr

08002e40 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002e40:	b480      	push	{r7}
 8002e42:	b083      	sub	sp, #12
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002e48:	bf00      	nop
 8002e4a:	370c      	adds	r7, #12
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e52:	4770      	bx	lr

08002e54 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b082      	sub	sp, #8
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d101      	bne.n	8002e66 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002e62:	2301      	movs	r3, #1
 8002e64:	e040      	b.n	8002ee8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d106      	bne.n	8002e7c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	2200      	movs	r2, #0
 8002e72:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002e76:	6878      	ldr	r0, [r7, #4]
 8002e78:	f7fd fd1e 	bl	80008b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2224      	movs	r2, #36	@ 0x24
 8002e80:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	681a      	ldr	r2, [r3, #0]
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f022 0201 	bic.w	r2, r2, #1
 8002e90:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d002      	beq.n	8002ea0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8002e9a:	6878      	ldr	r0, [r7, #4]
 8002e9c:	f000 fb6a 	bl	8003574 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002ea0:	6878      	ldr	r0, [r7, #4]
 8002ea2:	f000 f8af 	bl	8003004 <UART_SetConfig>
 8002ea6:	4603      	mov	r3, r0
 8002ea8:	2b01      	cmp	r3, #1
 8002eaa:	d101      	bne.n	8002eb0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8002eac:	2301      	movs	r3, #1
 8002eae:	e01b      	b.n	8002ee8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	685a      	ldr	r2, [r3, #4]
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002ebe:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	689a      	ldr	r2, [r3, #8]
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002ece:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	681a      	ldr	r2, [r3, #0]
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f042 0201 	orr.w	r2, r2, #1
 8002ede:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002ee0:	6878      	ldr	r0, [r7, #4]
 8002ee2:	f000 fbe9 	bl	80036b8 <UART_CheckIdleState>
 8002ee6:	4603      	mov	r3, r0
}
 8002ee8:	4618      	mov	r0, r3
 8002eea:	3708      	adds	r7, #8
 8002eec:	46bd      	mov	sp, r7
 8002eee:	bd80      	pop	{r7, pc}

08002ef0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b08a      	sub	sp, #40	@ 0x28
 8002ef4:	af02      	add	r7, sp, #8
 8002ef6:	60f8      	str	r0, [r7, #12]
 8002ef8:	60b9      	str	r1, [r7, #8]
 8002efa:	603b      	str	r3, [r7, #0]
 8002efc:	4613      	mov	r3, r2
 8002efe:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002f04:	2b20      	cmp	r3, #32
 8002f06:	d177      	bne.n	8002ff8 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8002f08:	68bb      	ldr	r3, [r7, #8]
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d002      	beq.n	8002f14 <HAL_UART_Transmit+0x24>
 8002f0e:	88fb      	ldrh	r3, [r7, #6]
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d101      	bne.n	8002f18 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8002f14:	2301      	movs	r3, #1
 8002f16:	e070      	b.n	8002ffa <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	2221      	movs	r2, #33	@ 0x21
 8002f24:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002f26:	f7fd fea9 	bl	8000c7c <HAL_GetTick>
 8002f2a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	88fa      	ldrh	r2, [r7, #6]
 8002f30:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	88fa      	ldrh	r2, [r7, #6]
 8002f38:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	689b      	ldr	r3, [r3, #8]
 8002f40:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002f44:	d108      	bne.n	8002f58 <HAL_UART_Transmit+0x68>
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	691b      	ldr	r3, [r3, #16]
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d104      	bne.n	8002f58 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8002f4e:	2300      	movs	r3, #0
 8002f50:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002f52:	68bb      	ldr	r3, [r7, #8]
 8002f54:	61bb      	str	r3, [r7, #24]
 8002f56:	e003      	b.n	8002f60 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8002f58:	68bb      	ldr	r3, [r7, #8]
 8002f5a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002f60:	e02f      	b.n	8002fc2 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002f62:	683b      	ldr	r3, [r7, #0]
 8002f64:	9300      	str	r3, [sp, #0]
 8002f66:	697b      	ldr	r3, [r7, #20]
 8002f68:	2200      	movs	r2, #0
 8002f6a:	2180      	movs	r1, #128	@ 0x80
 8002f6c:	68f8      	ldr	r0, [r7, #12]
 8002f6e:	f000 fc4b 	bl	8003808 <UART_WaitOnFlagUntilTimeout>
 8002f72:	4603      	mov	r3, r0
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d004      	beq.n	8002f82 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	2220      	movs	r2, #32
 8002f7c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8002f7e:	2303      	movs	r3, #3
 8002f80:	e03b      	b.n	8002ffa <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8002f82:	69fb      	ldr	r3, [r7, #28]
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d10b      	bne.n	8002fa0 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002f88:	69bb      	ldr	r3, [r7, #24]
 8002f8a:	881a      	ldrh	r2, [r3, #0]
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002f94:	b292      	uxth	r2, r2
 8002f96:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002f98:	69bb      	ldr	r3, [r7, #24]
 8002f9a:	3302      	adds	r3, #2
 8002f9c:	61bb      	str	r3, [r7, #24]
 8002f9e:	e007      	b.n	8002fb0 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002fa0:	69fb      	ldr	r3, [r7, #28]
 8002fa2:	781a      	ldrb	r2, [r3, #0]
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002faa:	69fb      	ldr	r3, [r7, #28]
 8002fac:	3301      	adds	r3, #1
 8002fae:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002fb6:	b29b      	uxth	r3, r3
 8002fb8:	3b01      	subs	r3, #1
 8002fba:	b29a      	uxth	r2, r3
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002fc8:	b29b      	uxth	r3, r3
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d1c9      	bne.n	8002f62 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	9300      	str	r3, [sp, #0]
 8002fd2:	697b      	ldr	r3, [r7, #20]
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	2140      	movs	r1, #64	@ 0x40
 8002fd8:	68f8      	ldr	r0, [r7, #12]
 8002fda:	f000 fc15 	bl	8003808 <UART_WaitOnFlagUntilTimeout>
 8002fde:	4603      	mov	r3, r0
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d004      	beq.n	8002fee <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	2220      	movs	r2, #32
 8002fe8:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8002fea:	2303      	movs	r3, #3
 8002fec:	e005      	b.n	8002ffa <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	2220      	movs	r2, #32
 8002ff2:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	e000      	b.n	8002ffa <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8002ff8:	2302      	movs	r3, #2
  }
}
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	3720      	adds	r7, #32
 8002ffe:	46bd      	mov	sp, r7
 8003000:	bd80      	pop	{r7, pc}
	...

08003004 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003004:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003008:	b08a      	sub	sp, #40	@ 0x28
 800300a:	af00      	add	r7, sp, #0
 800300c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800300e:	2300      	movs	r3, #0
 8003010:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	689a      	ldr	r2, [r3, #8]
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	691b      	ldr	r3, [r3, #16]
 800301c:	431a      	orrs	r2, r3
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	695b      	ldr	r3, [r3, #20]
 8003022:	431a      	orrs	r2, r3
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	69db      	ldr	r3, [r3, #28]
 8003028:	4313      	orrs	r3, r2
 800302a:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	681a      	ldr	r2, [r3, #0]
 8003032:	4ba4      	ldr	r3, [pc, #656]	@ (80032c4 <UART_SetConfig+0x2c0>)
 8003034:	4013      	ands	r3, r2
 8003036:	68fa      	ldr	r2, [r7, #12]
 8003038:	6812      	ldr	r2, [r2, #0]
 800303a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800303c:	430b      	orrs	r3, r1
 800303e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	68da      	ldr	r2, [r3, #12]
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	430a      	orrs	r2, r1
 8003054:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	699b      	ldr	r3, [r3, #24]
 800305a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	4a99      	ldr	r2, [pc, #612]	@ (80032c8 <UART_SetConfig+0x2c4>)
 8003062:	4293      	cmp	r3, r2
 8003064:	d004      	beq.n	8003070 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	6a1b      	ldr	r3, [r3, #32]
 800306a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800306c:	4313      	orrs	r3, r2
 800306e:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	689b      	ldr	r3, [r3, #8]
 8003076:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003080:	430a      	orrs	r2, r1
 8003082:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	4a90      	ldr	r2, [pc, #576]	@ (80032cc <UART_SetConfig+0x2c8>)
 800308a:	4293      	cmp	r3, r2
 800308c:	d126      	bne.n	80030dc <UART_SetConfig+0xd8>
 800308e:	4b90      	ldr	r3, [pc, #576]	@ (80032d0 <UART_SetConfig+0x2cc>)
 8003090:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003094:	f003 0303 	and.w	r3, r3, #3
 8003098:	2b03      	cmp	r3, #3
 800309a:	d81b      	bhi.n	80030d4 <UART_SetConfig+0xd0>
 800309c:	a201      	add	r2, pc, #4	@ (adr r2, 80030a4 <UART_SetConfig+0xa0>)
 800309e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030a2:	bf00      	nop
 80030a4:	080030b5 	.word	0x080030b5
 80030a8:	080030c5 	.word	0x080030c5
 80030ac:	080030bd 	.word	0x080030bd
 80030b0:	080030cd 	.word	0x080030cd
 80030b4:	2301      	movs	r3, #1
 80030b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80030ba:	e116      	b.n	80032ea <UART_SetConfig+0x2e6>
 80030bc:	2302      	movs	r3, #2
 80030be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80030c2:	e112      	b.n	80032ea <UART_SetConfig+0x2e6>
 80030c4:	2304      	movs	r3, #4
 80030c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80030ca:	e10e      	b.n	80032ea <UART_SetConfig+0x2e6>
 80030cc:	2308      	movs	r3, #8
 80030ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80030d2:	e10a      	b.n	80032ea <UART_SetConfig+0x2e6>
 80030d4:	2310      	movs	r3, #16
 80030d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80030da:	e106      	b.n	80032ea <UART_SetConfig+0x2e6>
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	4a7c      	ldr	r2, [pc, #496]	@ (80032d4 <UART_SetConfig+0x2d0>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d138      	bne.n	8003158 <UART_SetConfig+0x154>
 80030e6:	4b7a      	ldr	r3, [pc, #488]	@ (80032d0 <UART_SetConfig+0x2cc>)
 80030e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030ec:	f003 030c 	and.w	r3, r3, #12
 80030f0:	2b0c      	cmp	r3, #12
 80030f2:	d82d      	bhi.n	8003150 <UART_SetConfig+0x14c>
 80030f4:	a201      	add	r2, pc, #4	@ (adr r2, 80030fc <UART_SetConfig+0xf8>)
 80030f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030fa:	bf00      	nop
 80030fc:	08003131 	.word	0x08003131
 8003100:	08003151 	.word	0x08003151
 8003104:	08003151 	.word	0x08003151
 8003108:	08003151 	.word	0x08003151
 800310c:	08003141 	.word	0x08003141
 8003110:	08003151 	.word	0x08003151
 8003114:	08003151 	.word	0x08003151
 8003118:	08003151 	.word	0x08003151
 800311c:	08003139 	.word	0x08003139
 8003120:	08003151 	.word	0x08003151
 8003124:	08003151 	.word	0x08003151
 8003128:	08003151 	.word	0x08003151
 800312c:	08003149 	.word	0x08003149
 8003130:	2300      	movs	r3, #0
 8003132:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003136:	e0d8      	b.n	80032ea <UART_SetConfig+0x2e6>
 8003138:	2302      	movs	r3, #2
 800313a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800313e:	e0d4      	b.n	80032ea <UART_SetConfig+0x2e6>
 8003140:	2304      	movs	r3, #4
 8003142:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003146:	e0d0      	b.n	80032ea <UART_SetConfig+0x2e6>
 8003148:	2308      	movs	r3, #8
 800314a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800314e:	e0cc      	b.n	80032ea <UART_SetConfig+0x2e6>
 8003150:	2310      	movs	r3, #16
 8003152:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003156:	e0c8      	b.n	80032ea <UART_SetConfig+0x2e6>
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	4a5e      	ldr	r2, [pc, #376]	@ (80032d8 <UART_SetConfig+0x2d4>)
 800315e:	4293      	cmp	r3, r2
 8003160:	d125      	bne.n	80031ae <UART_SetConfig+0x1aa>
 8003162:	4b5b      	ldr	r3, [pc, #364]	@ (80032d0 <UART_SetConfig+0x2cc>)
 8003164:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003168:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800316c:	2b30      	cmp	r3, #48	@ 0x30
 800316e:	d016      	beq.n	800319e <UART_SetConfig+0x19a>
 8003170:	2b30      	cmp	r3, #48	@ 0x30
 8003172:	d818      	bhi.n	80031a6 <UART_SetConfig+0x1a2>
 8003174:	2b20      	cmp	r3, #32
 8003176:	d00a      	beq.n	800318e <UART_SetConfig+0x18a>
 8003178:	2b20      	cmp	r3, #32
 800317a:	d814      	bhi.n	80031a6 <UART_SetConfig+0x1a2>
 800317c:	2b00      	cmp	r3, #0
 800317e:	d002      	beq.n	8003186 <UART_SetConfig+0x182>
 8003180:	2b10      	cmp	r3, #16
 8003182:	d008      	beq.n	8003196 <UART_SetConfig+0x192>
 8003184:	e00f      	b.n	80031a6 <UART_SetConfig+0x1a2>
 8003186:	2300      	movs	r3, #0
 8003188:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800318c:	e0ad      	b.n	80032ea <UART_SetConfig+0x2e6>
 800318e:	2302      	movs	r3, #2
 8003190:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003194:	e0a9      	b.n	80032ea <UART_SetConfig+0x2e6>
 8003196:	2304      	movs	r3, #4
 8003198:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800319c:	e0a5      	b.n	80032ea <UART_SetConfig+0x2e6>
 800319e:	2308      	movs	r3, #8
 80031a0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80031a4:	e0a1      	b.n	80032ea <UART_SetConfig+0x2e6>
 80031a6:	2310      	movs	r3, #16
 80031a8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80031ac:	e09d      	b.n	80032ea <UART_SetConfig+0x2e6>
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	4a4a      	ldr	r2, [pc, #296]	@ (80032dc <UART_SetConfig+0x2d8>)
 80031b4:	4293      	cmp	r3, r2
 80031b6:	d125      	bne.n	8003204 <UART_SetConfig+0x200>
 80031b8:	4b45      	ldr	r3, [pc, #276]	@ (80032d0 <UART_SetConfig+0x2cc>)
 80031ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031be:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80031c2:	2bc0      	cmp	r3, #192	@ 0xc0
 80031c4:	d016      	beq.n	80031f4 <UART_SetConfig+0x1f0>
 80031c6:	2bc0      	cmp	r3, #192	@ 0xc0
 80031c8:	d818      	bhi.n	80031fc <UART_SetConfig+0x1f8>
 80031ca:	2b80      	cmp	r3, #128	@ 0x80
 80031cc:	d00a      	beq.n	80031e4 <UART_SetConfig+0x1e0>
 80031ce:	2b80      	cmp	r3, #128	@ 0x80
 80031d0:	d814      	bhi.n	80031fc <UART_SetConfig+0x1f8>
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d002      	beq.n	80031dc <UART_SetConfig+0x1d8>
 80031d6:	2b40      	cmp	r3, #64	@ 0x40
 80031d8:	d008      	beq.n	80031ec <UART_SetConfig+0x1e8>
 80031da:	e00f      	b.n	80031fc <UART_SetConfig+0x1f8>
 80031dc:	2300      	movs	r3, #0
 80031de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80031e2:	e082      	b.n	80032ea <UART_SetConfig+0x2e6>
 80031e4:	2302      	movs	r3, #2
 80031e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80031ea:	e07e      	b.n	80032ea <UART_SetConfig+0x2e6>
 80031ec:	2304      	movs	r3, #4
 80031ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80031f2:	e07a      	b.n	80032ea <UART_SetConfig+0x2e6>
 80031f4:	2308      	movs	r3, #8
 80031f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80031fa:	e076      	b.n	80032ea <UART_SetConfig+0x2e6>
 80031fc:	2310      	movs	r3, #16
 80031fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003202:	e072      	b.n	80032ea <UART_SetConfig+0x2e6>
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	4a35      	ldr	r2, [pc, #212]	@ (80032e0 <UART_SetConfig+0x2dc>)
 800320a:	4293      	cmp	r3, r2
 800320c:	d12a      	bne.n	8003264 <UART_SetConfig+0x260>
 800320e:	4b30      	ldr	r3, [pc, #192]	@ (80032d0 <UART_SetConfig+0x2cc>)
 8003210:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003214:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003218:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800321c:	d01a      	beq.n	8003254 <UART_SetConfig+0x250>
 800321e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003222:	d81b      	bhi.n	800325c <UART_SetConfig+0x258>
 8003224:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003228:	d00c      	beq.n	8003244 <UART_SetConfig+0x240>
 800322a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800322e:	d815      	bhi.n	800325c <UART_SetConfig+0x258>
 8003230:	2b00      	cmp	r3, #0
 8003232:	d003      	beq.n	800323c <UART_SetConfig+0x238>
 8003234:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003238:	d008      	beq.n	800324c <UART_SetConfig+0x248>
 800323a:	e00f      	b.n	800325c <UART_SetConfig+0x258>
 800323c:	2300      	movs	r3, #0
 800323e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003242:	e052      	b.n	80032ea <UART_SetConfig+0x2e6>
 8003244:	2302      	movs	r3, #2
 8003246:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800324a:	e04e      	b.n	80032ea <UART_SetConfig+0x2e6>
 800324c:	2304      	movs	r3, #4
 800324e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003252:	e04a      	b.n	80032ea <UART_SetConfig+0x2e6>
 8003254:	2308      	movs	r3, #8
 8003256:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800325a:	e046      	b.n	80032ea <UART_SetConfig+0x2e6>
 800325c:	2310      	movs	r3, #16
 800325e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003262:	e042      	b.n	80032ea <UART_SetConfig+0x2e6>
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	4a17      	ldr	r2, [pc, #92]	@ (80032c8 <UART_SetConfig+0x2c4>)
 800326a:	4293      	cmp	r3, r2
 800326c:	d13a      	bne.n	80032e4 <UART_SetConfig+0x2e0>
 800326e:	4b18      	ldr	r3, [pc, #96]	@ (80032d0 <UART_SetConfig+0x2cc>)
 8003270:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003274:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003278:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800327c:	d01a      	beq.n	80032b4 <UART_SetConfig+0x2b0>
 800327e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003282:	d81b      	bhi.n	80032bc <UART_SetConfig+0x2b8>
 8003284:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003288:	d00c      	beq.n	80032a4 <UART_SetConfig+0x2a0>
 800328a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800328e:	d815      	bhi.n	80032bc <UART_SetConfig+0x2b8>
 8003290:	2b00      	cmp	r3, #0
 8003292:	d003      	beq.n	800329c <UART_SetConfig+0x298>
 8003294:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003298:	d008      	beq.n	80032ac <UART_SetConfig+0x2a8>
 800329a:	e00f      	b.n	80032bc <UART_SetConfig+0x2b8>
 800329c:	2300      	movs	r3, #0
 800329e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80032a2:	e022      	b.n	80032ea <UART_SetConfig+0x2e6>
 80032a4:	2302      	movs	r3, #2
 80032a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80032aa:	e01e      	b.n	80032ea <UART_SetConfig+0x2e6>
 80032ac:	2304      	movs	r3, #4
 80032ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80032b2:	e01a      	b.n	80032ea <UART_SetConfig+0x2e6>
 80032b4:	2308      	movs	r3, #8
 80032b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80032ba:	e016      	b.n	80032ea <UART_SetConfig+0x2e6>
 80032bc:	2310      	movs	r3, #16
 80032be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80032c2:	e012      	b.n	80032ea <UART_SetConfig+0x2e6>
 80032c4:	efff69f3 	.word	0xefff69f3
 80032c8:	40008000 	.word	0x40008000
 80032cc:	40013800 	.word	0x40013800
 80032d0:	40021000 	.word	0x40021000
 80032d4:	40004400 	.word	0x40004400
 80032d8:	40004800 	.word	0x40004800
 80032dc:	40004c00 	.word	0x40004c00
 80032e0:	40005000 	.word	0x40005000
 80032e4:	2310      	movs	r3, #16
 80032e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	4a9f      	ldr	r2, [pc, #636]	@ (800356c <UART_SetConfig+0x568>)
 80032f0:	4293      	cmp	r3, r2
 80032f2:	d17a      	bne.n	80033ea <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80032f4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80032f8:	2b08      	cmp	r3, #8
 80032fa:	d824      	bhi.n	8003346 <UART_SetConfig+0x342>
 80032fc:	a201      	add	r2, pc, #4	@ (adr r2, 8003304 <UART_SetConfig+0x300>)
 80032fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003302:	bf00      	nop
 8003304:	08003329 	.word	0x08003329
 8003308:	08003347 	.word	0x08003347
 800330c:	08003331 	.word	0x08003331
 8003310:	08003347 	.word	0x08003347
 8003314:	08003337 	.word	0x08003337
 8003318:	08003347 	.word	0x08003347
 800331c:	08003347 	.word	0x08003347
 8003320:	08003347 	.word	0x08003347
 8003324:	0800333f 	.word	0x0800333f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003328:	f7fe fd54 	bl	8001dd4 <HAL_RCC_GetPCLK1Freq>
 800332c:	61f8      	str	r0, [r7, #28]
        break;
 800332e:	e010      	b.n	8003352 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003330:	4b8f      	ldr	r3, [pc, #572]	@ (8003570 <UART_SetConfig+0x56c>)
 8003332:	61fb      	str	r3, [r7, #28]
        break;
 8003334:	e00d      	b.n	8003352 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003336:	f7fe fcb5 	bl	8001ca4 <HAL_RCC_GetSysClockFreq>
 800333a:	61f8      	str	r0, [r7, #28]
        break;
 800333c:	e009      	b.n	8003352 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800333e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003342:	61fb      	str	r3, [r7, #28]
        break;
 8003344:	e005      	b.n	8003352 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8003346:	2300      	movs	r3, #0
 8003348:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800334a:	2301      	movs	r3, #1
 800334c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003350:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003352:	69fb      	ldr	r3, [r7, #28]
 8003354:	2b00      	cmp	r3, #0
 8003356:	f000 80fb 	beq.w	8003550 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	685a      	ldr	r2, [r3, #4]
 800335e:	4613      	mov	r3, r2
 8003360:	005b      	lsls	r3, r3, #1
 8003362:	4413      	add	r3, r2
 8003364:	69fa      	ldr	r2, [r7, #28]
 8003366:	429a      	cmp	r2, r3
 8003368:	d305      	bcc.n	8003376 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	685b      	ldr	r3, [r3, #4]
 800336e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003370:	69fa      	ldr	r2, [r7, #28]
 8003372:	429a      	cmp	r2, r3
 8003374:	d903      	bls.n	800337e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8003376:	2301      	movs	r3, #1
 8003378:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800337c:	e0e8      	b.n	8003550 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800337e:	69fb      	ldr	r3, [r7, #28]
 8003380:	2200      	movs	r2, #0
 8003382:	461c      	mov	r4, r3
 8003384:	4615      	mov	r5, r2
 8003386:	f04f 0200 	mov.w	r2, #0
 800338a:	f04f 0300 	mov.w	r3, #0
 800338e:	022b      	lsls	r3, r5, #8
 8003390:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8003394:	0222      	lsls	r2, r4, #8
 8003396:	68f9      	ldr	r1, [r7, #12]
 8003398:	6849      	ldr	r1, [r1, #4]
 800339a:	0849      	lsrs	r1, r1, #1
 800339c:	2000      	movs	r0, #0
 800339e:	4688      	mov	r8, r1
 80033a0:	4681      	mov	r9, r0
 80033a2:	eb12 0a08 	adds.w	sl, r2, r8
 80033a6:	eb43 0b09 	adc.w	fp, r3, r9
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	685b      	ldr	r3, [r3, #4]
 80033ae:	2200      	movs	r2, #0
 80033b0:	603b      	str	r3, [r7, #0]
 80033b2:	607a      	str	r2, [r7, #4]
 80033b4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80033b8:	4650      	mov	r0, sl
 80033ba:	4659      	mov	r1, fp
 80033bc:	f7fc ff60 	bl	8000280 <__aeabi_uldivmod>
 80033c0:	4602      	mov	r2, r0
 80033c2:	460b      	mov	r3, r1
 80033c4:	4613      	mov	r3, r2
 80033c6:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80033c8:	69bb      	ldr	r3, [r7, #24]
 80033ca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80033ce:	d308      	bcc.n	80033e2 <UART_SetConfig+0x3de>
 80033d0:	69bb      	ldr	r3, [r7, #24]
 80033d2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80033d6:	d204      	bcs.n	80033e2 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	69ba      	ldr	r2, [r7, #24]
 80033de:	60da      	str	r2, [r3, #12]
 80033e0:	e0b6      	b.n	8003550 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80033e2:	2301      	movs	r3, #1
 80033e4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80033e8:	e0b2      	b.n	8003550 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	69db      	ldr	r3, [r3, #28]
 80033ee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80033f2:	d15e      	bne.n	80034b2 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80033f4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80033f8:	2b08      	cmp	r3, #8
 80033fa:	d828      	bhi.n	800344e <UART_SetConfig+0x44a>
 80033fc:	a201      	add	r2, pc, #4	@ (adr r2, 8003404 <UART_SetConfig+0x400>)
 80033fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003402:	bf00      	nop
 8003404:	08003429 	.word	0x08003429
 8003408:	08003431 	.word	0x08003431
 800340c:	08003439 	.word	0x08003439
 8003410:	0800344f 	.word	0x0800344f
 8003414:	0800343f 	.word	0x0800343f
 8003418:	0800344f 	.word	0x0800344f
 800341c:	0800344f 	.word	0x0800344f
 8003420:	0800344f 	.word	0x0800344f
 8003424:	08003447 	.word	0x08003447
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003428:	f7fe fcd4 	bl	8001dd4 <HAL_RCC_GetPCLK1Freq>
 800342c:	61f8      	str	r0, [r7, #28]
        break;
 800342e:	e014      	b.n	800345a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003430:	f7fe fce6 	bl	8001e00 <HAL_RCC_GetPCLK2Freq>
 8003434:	61f8      	str	r0, [r7, #28]
        break;
 8003436:	e010      	b.n	800345a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003438:	4b4d      	ldr	r3, [pc, #308]	@ (8003570 <UART_SetConfig+0x56c>)
 800343a:	61fb      	str	r3, [r7, #28]
        break;
 800343c:	e00d      	b.n	800345a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800343e:	f7fe fc31 	bl	8001ca4 <HAL_RCC_GetSysClockFreq>
 8003442:	61f8      	str	r0, [r7, #28]
        break;
 8003444:	e009      	b.n	800345a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003446:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800344a:	61fb      	str	r3, [r7, #28]
        break;
 800344c:	e005      	b.n	800345a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800344e:	2300      	movs	r3, #0
 8003450:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003452:	2301      	movs	r3, #1
 8003454:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003458:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800345a:	69fb      	ldr	r3, [r7, #28]
 800345c:	2b00      	cmp	r3, #0
 800345e:	d077      	beq.n	8003550 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003460:	69fb      	ldr	r3, [r7, #28]
 8003462:	005a      	lsls	r2, r3, #1
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	685b      	ldr	r3, [r3, #4]
 8003468:	085b      	lsrs	r3, r3, #1
 800346a:	441a      	add	r2, r3
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	685b      	ldr	r3, [r3, #4]
 8003470:	fbb2 f3f3 	udiv	r3, r2, r3
 8003474:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003476:	69bb      	ldr	r3, [r7, #24]
 8003478:	2b0f      	cmp	r3, #15
 800347a:	d916      	bls.n	80034aa <UART_SetConfig+0x4a6>
 800347c:	69bb      	ldr	r3, [r7, #24]
 800347e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003482:	d212      	bcs.n	80034aa <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003484:	69bb      	ldr	r3, [r7, #24]
 8003486:	b29b      	uxth	r3, r3
 8003488:	f023 030f 	bic.w	r3, r3, #15
 800348c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800348e:	69bb      	ldr	r3, [r7, #24]
 8003490:	085b      	lsrs	r3, r3, #1
 8003492:	b29b      	uxth	r3, r3
 8003494:	f003 0307 	and.w	r3, r3, #7
 8003498:	b29a      	uxth	r2, r3
 800349a:	8afb      	ldrh	r3, [r7, #22]
 800349c:	4313      	orrs	r3, r2
 800349e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	8afa      	ldrh	r2, [r7, #22]
 80034a6:	60da      	str	r2, [r3, #12]
 80034a8:	e052      	b.n	8003550 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80034aa:	2301      	movs	r3, #1
 80034ac:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80034b0:	e04e      	b.n	8003550 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80034b2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80034b6:	2b08      	cmp	r3, #8
 80034b8:	d827      	bhi.n	800350a <UART_SetConfig+0x506>
 80034ba:	a201      	add	r2, pc, #4	@ (adr r2, 80034c0 <UART_SetConfig+0x4bc>)
 80034bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034c0:	080034e5 	.word	0x080034e5
 80034c4:	080034ed 	.word	0x080034ed
 80034c8:	080034f5 	.word	0x080034f5
 80034cc:	0800350b 	.word	0x0800350b
 80034d0:	080034fb 	.word	0x080034fb
 80034d4:	0800350b 	.word	0x0800350b
 80034d8:	0800350b 	.word	0x0800350b
 80034dc:	0800350b 	.word	0x0800350b
 80034e0:	08003503 	.word	0x08003503
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80034e4:	f7fe fc76 	bl	8001dd4 <HAL_RCC_GetPCLK1Freq>
 80034e8:	61f8      	str	r0, [r7, #28]
        break;
 80034ea:	e014      	b.n	8003516 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80034ec:	f7fe fc88 	bl	8001e00 <HAL_RCC_GetPCLK2Freq>
 80034f0:	61f8      	str	r0, [r7, #28]
        break;
 80034f2:	e010      	b.n	8003516 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80034f4:	4b1e      	ldr	r3, [pc, #120]	@ (8003570 <UART_SetConfig+0x56c>)
 80034f6:	61fb      	str	r3, [r7, #28]
        break;
 80034f8:	e00d      	b.n	8003516 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80034fa:	f7fe fbd3 	bl	8001ca4 <HAL_RCC_GetSysClockFreq>
 80034fe:	61f8      	str	r0, [r7, #28]
        break;
 8003500:	e009      	b.n	8003516 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003502:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003506:	61fb      	str	r3, [r7, #28]
        break;
 8003508:	e005      	b.n	8003516 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800350a:	2300      	movs	r3, #0
 800350c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800350e:	2301      	movs	r3, #1
 8003510:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003514:	bf00      	nop
    }

    if (pclk != 0U)
 8003516:	69fb      	ldr	r3, [r7, #28]
 8003518:	2b00      	cmp	r3, #0
 800351a:	d019      	beq.n	8003550 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	685b      	ldr	r3, [r3, #4]
 8003520:	085a      	lsrs	r2, r3, #1
 8003522:	69fb      	ldr	r3, [r7, #28]
 8003524:	441a      	add	r2, r3
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	685b      	ldr	r3, [r3, #4]
 800352a:	fbb2 f3f3 	udiv	r3, r2, r3
 800352e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003530:	69bb      	ldr	r3, [r7, #24]
 8003532:	2b0f      	cmp	r3, #15
 8003534:	d909      	bls.n	800354a <UART_SetConfig+0x546>
 8003536:	69bb      	ldr	r3, [r7, #24]
 8003538:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800353c:	d205      	bcs.n	800354a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800353e:	69bb      	ldr	r3, [r7, #24]
 8003540:	b29a      	uxth	r2, r3
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	60da      	str	r2, [r3, #12]
 8003548:	e002      	b.n	8003550 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800354a:	2301      	movs	r3, #1
 800354c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	2200      	movs	r2, #0
 8003554:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	2200      	movs	r2, #0
 800355a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800355c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8003560:	4618      	mov	r0, r3
 8003562:	3728      	adds	r7, #40	@ 0x28
 8003564:	46bd      	mov	sp, r7
 8003566:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800356a:	bf00      	nop
 800356c:	40008000 	.word	0x40008000
 8003570:	00f42400 	.word	0x00f42400

08003574 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003574:	b480      	push	{r7}
 8003576:	b083      	sub	sp, #12
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003580:	f003 0308 	and.w	r3, r3, #8
 8003584:	2b00      	cmp	r3, #0
 8003586:	d00a      	beq.n	800359e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	685b      	ldr	r3, [r3, #4]
 800358e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	430a      	orrs	r2, r1
 800359c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035a2:	f003 0301 	and.w	r3, r3, #1
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d00a      	beq.n	80035c0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	685b      	ldr	r3, [r3, #4]
 80035b0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	430a      	orrs	r2, r1
 80035be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035c4:	f003 0302 	and.w	r3, r3, #2
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d00a      	beq.n	80035e2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	685b      	ldr	r3, [r3, #4]
 80035d2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	430a      	orrs	r2, r1
 80035e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035e6:	f003 0304 	and.w	r3, r3, #4
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d00a      	beq.n	8003604 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	685b      	ldr	r3, [r3, #4]
 80035f4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	430a      	orrs	r2, r1
 8003602:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003608:	f003 0310 	and.w	r3, r3, #16
 800360c:	2b00      	cmp	r3, #0
 800360e:	d00a      	beq.n	8003626 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	689b      	ldr	r3, [r3, #8]
 8003616:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	430a      	orrs	r2, r1
 8003624:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800362a:	f003 0320 	and.w	r3, r3, #32
 800362e:	2b00      	cmp	r3, #0
 8003630:	d00a      	beq.n	8003648 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	689b      	ldr	r3, [r3, #8]
 8003638:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	430a      	orrs	r2, r1
 8003646:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800364c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003650:	2b00      	cmp	r3, #0
 8003652:	d01a      	beq.n	800368a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	685b      	ldr	r3, [r3, #4]
 800365a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	430a      	orrs	r2, r1
 8003668:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800366e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003672:	d10a      	bne.n	800368a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	685b      	ldr	r3, [r3, #4]
 800367a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	430a      	orrs	r2, r1
 8003688:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800368e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003692:	2b00      	cmp	r3, #0
 8003694:	d00a      	beq.n	80036ac <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	685b      	ldr	r3, [r3, #4]
 800369c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	430a      	orrs	r2, r1
 80036aa:	605a      	str	r2, [r3, #4]
  }
}
 80036ac:	bf00      	nop
 80036ae:	370c      	adds	r7, #12
 80036b0:	46bd      	mov	sp, r7
 80036b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b6:	4770      	bx	lr

080036b8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b098      	sub	sp, #96	@ 0x60
 80036bc:	af02      	add	r7, sp, #8
 80036be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2200      	movs	r2, #0
 80036c4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80036c8:	f7fd fad8 	bl	8000c7c <HAL_GetTick>
 80036cc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f003 0308 	and.w	r3, r3, #8
 80036d8:	2b08      	cmp	r3, #8
 80036da:	d12e      	bne.n	800373a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80036dc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80036e0:	9300      	str	r3, [sp, #0]
 80036e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80036e4:	2200      	movs	r2, #0
 80036e6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80036ea:	6878      	ldr	r0, [r7, #4]
 80036ec:	f000 f88c 	bl	8003808 <UART_WaitOnFlagUntilTimeout>
 80036f0:	4603      	mov	r3, r0
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d021      	beq.n	800373a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036fe:	e853 3f00 	ldrex	r3, [r3]
 8003702:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003704:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003706:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800370a:	653b      	str	r3, [r7, #80]	@ 0x50
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	461a      	mov	r2, r3
 8003712:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003714:	647b      	str	r3, [r7, #68]	@ 0x44
 8003716:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003718:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800371a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800371c:	e841 2300 	strex	r3, r2, [r1]
 8003720:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003722:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003724:	2b00      	cmp	r3, #0
 8003726:	d1e6      	bne.n	80036f6 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2220      	movs	r2, #32
 800372c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	2200      	movs	r2, #0
 8003732:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003736:	2303      	movs	r3, #3
 8003738:	e062      	b.n	8003800 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f003 0304 	and.w	r3, r3, #4
 8003744:	2b04      	cmp	r3, #4
 8003746:	d149      	bne.n	80037dc <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003748:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800374c:	9300      	str	r3, [sp, #0]
 800374e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003750:	2200      	movs	r2, #0
 8003752:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003756:	6878      	ldr	r0, [r7, #4]
 8003758:	f000 f856 	bl	8003808 <UART_WaitOnFlagUntilTimeout>
 800375c:	4603      	mov	r3, r0
 800375e:	2b00      	cmp	r3, #0
 8003760:	d03c      	beq.n	80037dc <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800376a:	e853 3f00 	ldrex	r3, [r3]
 800376e:	623b      	str	r3, [r7, #32]
   return(result);
 8003770:	6a3b      	ldr	r3, [r7, #32]
 8003772:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003776:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	461a      	mov	r2, r3
 800377e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003780:	633b      	str	r3, [r7, #48]	@ 0x30
 8003782:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003784:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003786:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003788:	e841 2300 	strex	r3, r2, [r1]
 800378c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800378e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003790:	2b00      	cmp	r3, #0
 8003792:	d1e6      	bne.n	8003762 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	3308      	adds	r3, #8
 800379a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800379c:	693b      	ldr	r3, [r7, #16]
 800379e:	e853 3f00 	ldrex	r3, [r3]
 80037a2:	60fb      	str	r3, [r7, #12]
   return(result);
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	f023 0301 	bic.w	r3, r3, #1
 80037aa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	3308      	adds	r3, #8
 80037b2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80037b4:	61fa      	str	r2, [r7, #28]
 80037b6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037b8:	69b9      	ldr	r1, [r7, #24]
 80037ba:	69fa      	ldr	r2, [r7, #28]
 80037bc:	e841 2300 	strex	r3, r2, [r1]
 80037c0:	617b      	str	r3, [r7, #20]
   return(result);
 80037c2:	697b      	ldr	r3, [r7, #20]
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d1e5      	bne.n	8003794 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2220      	movs	r2, #32
 80037cc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2200      	movs	r2, #0
 80037d4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80037d8:	2303      	movs	r3, #3
 80037da:	e011      	b.n	8003800 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2220      	movs	r2, #32
 80037e0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2220      	movs	r2, #32
 80037e6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	2200      	movs	r2, #0
 80037ee:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2200      	movs	r2, #0
 80037f4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	2200      	movs	r2, #0
 80037fa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80037fe:	2300      	movs	r3, #0
}
 8003800:	4618      	mov	r0, r3
 8003802:	3758      	adds	r7, #88	@ 0x58
 8003804:	46bd      	mov	sp, r7
 8003806:	bd80      	pop	{r7, pc}

08003808 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b084      	sub	sp, #16
 800380c:	af00      	add	r7, sp, #0
 800380e:	60f8      	str	r0, [r7, #12]
 8003810:	60b9      	str	r1, [r7, #8]
 8003812:	603b      	str	r3, [r7, #0]
 8003814:	4613      	mov	r3, r2
 8003816:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003818:	e04f      	b.n	80038ba <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800381a:	69bb      	ldr	r3, [r7, #24]
 800381c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003820:	d04b      	beq.n	80038ba <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003822:	f7fd fa2b 	bl	8000c7c <HAL_GetTick>
 8003826:	4602      	mov	r2, r0
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	1ad3      	subs	r3, r2, r3
 800382c:	69ba      	ldr	r2, [r7, #24]
 800382e:	429a      	cmp	r2, r3
 8003830:	d302      	bcc.n	8003838 <UART_WaitOnFlagUntilTimeout+0x30>
 8003832:	69bb      	ldr	r3, [r7, #24]
 8003834:	2b00      	cmp	r3, #0
 8003836:	d101      	bne.n	800383c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003838:	2303      	movs	r3, #3
 800383a:	e04e      	b.n	80038da <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f003 0304 	and.w	r3, r3, #4
 8003846:	2b00      	cmp	r3, #0
 8003848:	d037      	beq.n	80038ba <UART_WaitOnFlagUntilTimeout+0xb2>
 800384a:	68bb      	ldr	r3, [r7, #8]
 800384c:	2b80      	cmp	r3, #128	@ 0x80
 800384e:	d034      	beq.n	80038ba <UART_WaitOnFlagUntilTimeout+0xb2>
 8003850:	68bb      	ldr	r3, [r7, #8]
 8003852:	2b40      	cmp	r3, #64	@ 0x40
 8003854:	d031      	beq.n	80038ba <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	69db      	ldr	r3, [r3, #28]
 800385c:	f003 0308 	and.w	r3, r3, #8
 8003860:	2b08      	cmp	r3, #8
 8003862:	d110      	bne.n	8003886 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	2208      	movs	r2, #8
 800386a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800386c:	68f8      	ldr	r0, [r7, #12]
 800386e:	f000 f838 	bl	80038e2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	2208      	movs	r2, #8
 8003876:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	2200      	movs	r2, #0
 800387e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8003882:	2301      	movs	r3, #1
 8003884:	e029      	b.n	80038da <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	69db      	ldr	r3, [r3, #28]
 800388c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003890:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003894:	d111      	bne.n	80038ba <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800389e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80038a0:	68f8      	ldr	r0, [r7, #12]
 80038a2:	f000 f81e 	bl	80038e2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	2220      	movs	r2, #32
 80038aa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	2200      	movs	r2, #0
 80038b2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80038b6:	2303      	movs	r3, #3
 80038b8:	e00f      	b.n	80038da <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	69da      	ldr	r2, [r3, #28]
 80038c0:	68bb      	ldr	r3, [r7, #8]
 80038c2:	4013      	ands	r3, r2
 80038c4:	68ba      	ldr	r2, [r7, #8]
 80038c6:	429a      	cmp	r2, r3
 80038c8:	bf0c      	ite	eq
 80038ca:	2301      	moveq	r3, #1
 80038cc:	2300      	movne	r3, #0
 80038ce:	b2db      	uxtb	r3, r3
 80038d0:	461a      	mov	r2, r3
 80038d2:	79fb      	ldrb	r3, [r7, #7]
 80038d4:	429a      	cmp	r2, r3
 80038d6:	d0a0      	beq.n	800381a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80038d8:	2300      	movs	r3, #0
}
 80038da:	4618      	mov	r0, r3
 80038dc:	3710      	adds	r7, #16
 80038de:	46bd      	mov	sp, r7
 80038e0:	bd80      	pop	{r7, pc}

080038e2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80038e2:	b480      	push	{r7}
 80038e4:	b095      	sub	sp, #84	@ 0x54
 80038e6:	af00      	add	r7, sp, #0
 80038e8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80038f2:	e853 3f00 	ldrex	r3, [r3]
 80038f6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80038f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038fa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80038fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	461a      	mov	r2, r3
 8003906:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003908:	643b      	str	r3, [r7, #64]	@ 0x40
 800390a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800390c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800390e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003910:	e841 2300 	strex	r3, r2, [r1]
 8003914:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003916:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003918:	2b00      	cmp	r3, #0
 800391a:	d1e6      	bne.n	80038ea <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	3308      	adds	r3, #8
 8003922:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003924:	6a3b      	ldr	r3, [r7, #32]
 8003926:	e853 3f00 	ldrex	r3, [r3]
 800392a:	61fb      	str	r3, [r7, #28]
   return(result);
 800392c:	69fb      	ldr	r3, [r7, #28]
 800392e:	f023 0301 	bic.w	r3, r3, #1
 8003932:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	3308      	adds	r3, #8
 800393a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800393c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800393e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003940:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003942:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003944:	e841 2300 	strex	r3, r2, [r1]
 8003948:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800394a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800394c:	2b00      	cmp	r3, #0
 800394e:	d1e5      	bne.n	800391c <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003954:	2b01      	cmp	r3, #1
 8003956:	d118      	bne.n	800398a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	e853 3f00 	ldrex	r3, [r3]
 8003964:	60bb      	str	r3, [r7, #8]
   return(result);
 8003966:	68bb      	ldr	r3, [r7, #8]
 8003968:	f023 0310 	bic.w	r3, r3, #16
 800396c:	647b      	str	r3, [r7, #68]	@ 0x44
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	461a      	mov	r2, r3
 8003974:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003976:	61bb      	str	r3, [r7, #24]
 8003978:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800397a:	6979      	ldr	r1, [r7, #20]
 800397c:	69ba      	ldr	r2, [r7, #24]
 800397e:	e841 2300 	strex	r3, r2, [r1]
 8003982:	613b      	str	r3, [r7, #16]
   return(result);
 8003984:	693b      	ldr	r3, [r7, #16]
 8003986:	2b00      	cmp	r3, #0
 8003988:	d1e6      	bne.n	8003958 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2220      	movs	r2, #32
 800398e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	2200      	movs	r2, #0
 8003996:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2200      	movs	r2, #0
 800399c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800399e:	bf00      	nop
 80039a0:	3754      	adds	r7, #84	@ 0x54
 80039a2:	46bd      	mov	sp, r7
 80039a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a8:	4770      	bx	lr
	...

080039ac <__NVIC_SetPriority>:
{
 80039ac:	b480      	push	{r7}
 80039ae:	b083      	sub	sp, #12
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	4603      	mov	r3, r0
 80039b4:	6039      	str	r1, [r7, #0]
 80039b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80039b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039bc:	2b00      	cmp	r3, #0
 80039be:	db0a      	blt.n	80039d6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80039c0:	683b      	ldr	r3, [r7, #0]
 80039c2:	b2da      	uxtb	r2, r3
 80039c4:	490c      	ldr	r1, [pc, #48]	@ (80039f8 <__NVIC_SetPriority+0x4c>)
 80039c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039ca:	0112      	lsls	r2, r2, #4
 80039cc:	b2d2      	uxtb	r2, r2
 80039ce:	440b      	add	r3, r1
 80039d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80039d4:	e00a      	b.n	80039ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	b2da      	uxtb	r2, r3
 80039da:	4908      	ldr	r1, [pc, #32]	@ (80039fc <__NVIC_SetPriority+0x50>)
 80039dc:	79fb      	ldrb	r3, [r7, #7]
 80039de:	f003 030f 	and.w	r3, r3, #15
 80039e2:	3b04      	subs	r3, #4
 80039e4:	0112      	lsls	r2, r2, #4
 80039e6:	b2d2      	uxtb	r2, r2
 80039e8:	440b      	add	r3, r1
 80039ea:	761a      	strb	r2, [r3, #24]
}
 80039ec:	bf00      	nop
 80039ee:	370c      	adds	r7, #12
 80039f0:	46bd      	mov	sp, r7
 80039f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f6:	4770      	bx	lr
 80039f8:	e000e100 	.word	0xe000e100
 80039fc:	e000ed00 	.word	0xe000ed00

08003a00 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8003a00:	b580      	push	{r7, lr}
 8003a02:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8003a04:	4b05      	ldr	r3, [pc, #20]	@ (8003a1c <SysTick_Handler+0x1c>)
 8003a06:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8003a08:	f001 fd46 	bl	8005498 <xTaskGetSchedulerState>
 8003a0c:	4603      	mov	r3, r0
 8003a0e:	2b01      	cmp	r3, #1
 8003a10:	d001      	beq.n	8003a16 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8003a12:	f002 fb41 	bl	8006098 <xPortSysTickHandler>
  }
}
 8003a16:	bf00      	nop
 8003a18:	bd80      	pop	{r7, pc}
 8003a1a:	bf00      	nop
 8003a1c:	e000e010 	.word	0xe000e010

08003a20 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8003a20:	b580      	push	{r7, lr}
 8003a22:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8003a24:	2100      	movs	r1, #0
 8003a26:	f06f 0004 	mvn.w	r0, #4
 8003a2a:	f7ff ffbf 	bl	80039ac <__NVIC_SetPriority>
#endif
}
 8003a2e:	bf00      	nop
 8003a30:	bd80      	pop	{r7, pc}
	...

08003a34 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8003a34:	b480      	push	{r7}
 8003a36:	b083      	sub	sp, #12
 8003a38:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003a3a:	f3ef 8305 	mrs	r3, IPSR
 8003a3e:	603b      	str	r3, [r7, #0]
  return(result);
 8003a40:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d003      	beq.n	8003a4e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8003a46:	f06f 0305 	mvn.w	r3, #5
 8003a4a:	607b      	str	r3, [r7, #4]
 8003a4c:	e00c      	b.n	8003a68 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8003a4e:	4b0a      	ldr	r3, [pc, #40]	@ (8003a78 <osKernelInitialize+0x44>)
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d105      	bne.n	8003a62 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8003a56:	4b08      	ldr	r3, [pc, #32]	@ (8003a78 <osKernelInitialize+0x44>)
 8003a58:	2201      	movs	r2, #1
 8003a5a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	607b      	str	r3, [r7, #4]
 8003a60:	e002      	b.n	8003a68 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8003a62:	f04f 33ff 	mov.w	r3, #4294967295
 8003a66:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003a68:	687b      	ldr	r3, [r7, #4]
}
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	370c      	adds	r7, #12
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a74:	4770      	bx	lr
 8003a76:	bf00      	nop
 8003a78:	20000660 	.word	0x20000660

08003a7c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b082      	sub	sp, #8
 8003a80:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003a82:	f3ef 8305 	mrs	r3, IPSR
 8003a86:	603b      	str	r3, [r7, #0]
  return(result);
 8003a88:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d003      	beq.n	8003a96 <osKernelStart+0x1a>
    stat = osErrorISR;
 8003a8e:	f06f 0305 	mvn.w	r3, #5
 8003a92:	607b      	str	r3, [r7, #4]
 8003a94:	e010      	b.n	8003ab8 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8003a96:	4b0b      	ldr	r3, [pc, #44]	@ (8003ac4 <osKernelStart+0x48>)
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	2b01      	cmp	r3, #1
 8003a9c:	d109      	bne.n	8003ab2 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8003a9e:	f7ff ffbf 	bl	8003a20 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8003aa2:	4b08      	ldr	r3, [pc, #32]	@ (8003ac4 <osKernelStart+0x48>)
 8003aa4:	2202      	movs	r2, #2
 8003aa6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8003aa8:	f001 f892 	bl	8004bd0 <vTaskStartScheduler>
      stat = osOK;
 8003aac:	2300      	movs	r3, #0
 8003aae:	607b      	str	r3, [r7, #4]
 8003ab0:	e002      	b.n	8003ab8 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8003ab2:	f04f 33ff 	mov.w	r3, #4294967295
 8003ab6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003ab8:	687b      	ldr	r3, [r7, #4]
}
 8003aba:	4618      	mov	r0, r3
 8003abc:	3708      	adds	r7, #8
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	bd80      	pop	{r7, pc}
 8003ac2:	bf00      	nop
 8003ac4:	20000660 	.word	0x20000660

08003ac8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b08e      	sub	sp, #56	@ 0x38
 8003acc:	af04      	add	r7, sp, #16
 8003ace:	60f8      	str	r0, [r7, #12]
 8003ad0:	60b9      	str	r1, [r7, #8]
 8003ad2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8003ad4:	2300      	movs	r3, #0
 8003ad6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003ad8:	f3ef 8305 	mrs	r3, IPSR
 8003adc:	617b      	str	r3, [r7, #20]
  return(result);
 8003ade:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d17e      	bne.n	8003be2 <osThreadNew+0x11a>
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d07b      	beq.n	8003be2 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8003aea:	2380      	movs	r3, #128	@ 0x80
 8003aec:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8003aee:	2318      	movs	r3, #24
 8003af0:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8003af2:	2300      	movs	r3, #0
 8003af4:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8003af6:	f04f 33ff 	mov.w	r3, #4294967295
 8003afa:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d045      	beq.n	8003b8e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d002      	beq.n	8003b10 <osThreadNew+0x48>
        name = attr->name;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	699b      	ldr	r3, [r3, #24]
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d002      	beq.n	8003b1e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	699b      	ldr	r3, [r3, #24]
 8003b1c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8003b1e:	69fb      	ldr	r3, [r7, #28]
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d008      	beq.n	8003b36 <osThreadNew+0x6e>
 8003b24:	69fb      	ldr	r3, [r7, #28]
 8003b26:	2b38      	cmp	r3, #56	@ 0x38
 8003b28:	d805      	bhi.n	8003b36 <osThreadNew+0x6e>
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	685b      	ldr	r3, [r3, #4]
 8003b2e:	f003 0301 	and.w	r3, r3, #1
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d001      	beq.n	8003b3a <osThreadNew+0x72>
        return (NULL);
 8003b36:	2300      	movs	r3, #0
 8003b38:	e054      	b.n	8003be4 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	695b      	ldr	r3, [r3, #20]
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d003      	beq.n	8003b4a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	695b      	ldr	r3, [r3, #20]
 8003b46:	089b      	lsrs	r3, r3, #2
 8003b48:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	689b      	ldr	r3, [r3, #8]
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d00e      	beq.n	8003b70 <osThreadNew+0xa8>
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	68db      	ldr	r3, [r3, #12]
 8003b56:	2ba7      	cmp	r3, #167	@ 0xa7
 8003b58:	d90a      	bls.n	8003b70 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d006      	beq.n	8003b70 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	695b      	ldr	r3, [r3, #20]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d002      	beq.n	8003b70 <osThreadNew+0xa8>
        mem = 1;
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	61bb      	str	r3, [r7, #24]
 8003b6e:	e010      	b.n	8003b92 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	689b      	ldr	r3, [r3, #8]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d10c      	bne.n	8003b92 <osThreadNew+0xca>
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	68db      	ldr	r3, [r3, #12]
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d108      	bne.n	8003b92 <osThreadNew+0xca>
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	691b      	ldr	r3, [r3, #16]
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d104      	bne.n	8003b92 <osThreadNew+0xca>
          mem = 0;
 8003b88:	2300      	movs	r3, #0
 8003b8a:	61bb      	str	r3, [r7, #24]
 8003b8c:	e001      	b.n	8003b92 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8003b8e:	2300      	movs	r3, #0
 8003b90:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8003b92:	69bb      	ldr	r3, [r7, #24]
 8003b94:	2b01      	cmp	r3, #1
 8003b96:	d110      	bne.n	8003bba <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8003b9c:	687a      	ldr	r2, [r7, #4]
 8003b9e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003ba0:	9202      	str	r2, [sp, #8]
 8003ba2:	9301      	str	r3, [sp, #4]
 8003ba4:	69fb      	ldr	r3, [r7, #28]
 8003ba6:	9300      	str	r3, [sp, #0]
 8003ba8:	68bb      	ldr	r3, [r7, #8]
 8003baa:	6a3a      	ldr	r2, [r7, #32]
 8003bac:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003bae:	68f8      	ldr	r0, [r7, #12]
 8003bb0:	f000 fe1a 	bl	80047e8 <xTaskCreateStatic>
 8003bb4:	4603      	mov	r3, r0
 8003bb6:	613b      	str	r3, [r7, #16]
 8003bb8:	e013      	b.n	8003be2 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8003bba:	69bb      	ldr	r3, [r7, #24]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d110      	bne.n	8003be2 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8003bc0:	6a3b      	ldr	r3, [r7, #32]
 8003bc2:	b29a      	uxth	r2, r3
 8003bc4:	f107 0310 	add.w	r3, r7, #16
 8003bc8:	9301      	str	r3, [sp, #4]
 8003bca:	69fb      	ldr	r3, [r7, #28]
 8003bcc:	9300      	str	r3, [sp, #0]
 8003bce:	68bb      	ldr	r3, [r7, #8]
 8003bd0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003bd2:	68f8      	ldr	r0, [r7, #12]
 8003bd4:	f000 fe68 	bl	80048a8 <xTaskCreate>
 8003bd8:	4603      	mov	r3, r0
 8003bda:	2b01      	cmp	r3, #1
 8003bdc:	d001      	beq.n	8003be2 <osThreadNew+0x11a>
            hTask = NULL;
 8003bde:	2300      	movs	r3, #0
 8003be0:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8003be2:	693b      	ldr	r3, [r7, #16]
}
 8003be4:	4618      	mov	r0, r3
 8003be6:	3728      	adds	r7, #40	@ 0x28
 8003be8:	46bd      	mov	sp, r7
 8003bea:	bd80      	pop	{r7, pc}

08003bec <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b084      	sub	sp, #16
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003bf4:	f3ef 8305 	mrs	r3, IPSR
 8003bf8:	60bb      	str	r3, [r7, #8]
  return(result);
 8003bfa:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d003      	beq.n	8003c08 <osDelay+0x1c>
    stat = osErrorISR;
 8003c00:	f06f 0305 	mvn.w	r3, #5
 8003c04:	60fb      	str	r3, [r7, #12]
 8003c06:	e007      	b.n	8003c18 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8003c08:	2300      	movs	r3, #0
 8003c0a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d002      	beq.n	8003c18 <osDelay+0x2c>
      vTaskDelay(ticks);
 8003c12:	6878      	ldr	r0, [r7, #4]
 8003c14:	f000 ffa6 	bl	8004b64 <vTaskDelay>
    }
  }

  return (stat);
 8003c18:	68fb      	ldr	r3, [r7, #12]
}
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	3710      	adds	r7, #16
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	bd80      	pop	{r7, pc}
	...

08003c24 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003c24:	b480      	push	{r7}
 8003c26:	b085      	sub	sp, #20
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	60f8      	str	r0, [r7, #12]
 8003c2c:	60b9      	str	r1, [r7, #8]
 8003c2e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	4a07      	ldr	r2, [pc, #28]	@ (8003c50 <vApplicationGetIdleTaskMemory+0x2c>)
 8003c34:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8003c36:	68bb      	ldr	r3, [r7, #8]
 8003c38:	4a06      	ldr	r2, [pc, #24]	@ (8003c54 <vApplicationGetIdleTaskMemory+0x30>)
 8003c3a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2280      	movs	r2, #128	@ 0x80
 8003c40:	601a      	str	r2, [r3, #0]
}
 8003c42:	bf00      	nop
 8003c44:	3714      	adds	r7, #20
 8003c46:	46bd      	mov	sp, r7
 8003c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4c:	4770      	bx	lr
 8003c4e:	bf00      	nop
 8003c50:	20000664 	.word	0x20000664
 8003c54:	2000070c 	.word	0x2000070c

08003c58 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8003c58:	b480      	push	{r7}
 8003c5a:	b085      	sub	sp, #20
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	60f8      	str	r0, [r7, #12]
 8003c60:	60b9      	str	r1, [r7, #8]
 8003c62:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	4a07      	ldr	r2, [pc, #28]	@ (8003c84 <vApplicationGetTimerTaskMemory+0x2c>)
 8003c68:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8003c6a:	68bb      	ldr	r3, [r7, #8]
 8003c6c:	4a06      	ldr	r2, [pc, #24]	@ (8003c88 <vApplicationGetTimerTaskMemory+0x30>)
 8003c6e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003c76:	601a      	str	r2, [r3, #0]
}
 8003c78:	bf00      	nop
 8003c7a:	3714      	adds	r7, #20
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c82:	4770      	bx	lr
 8003c84:	2000090c 	.word	0x2000090c
 8003c88:	200009b4 	.word	0x200009b4

08003c8c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003c8c:	b480      	push	{r7}
 8003c8e:	b083      	sub	sp, #12
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	f103 0208 	add.w	r2, r3, #8
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	f04f 32ff 	mov.w	r2, #4294967295
 8003ca4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	f103 0208 	add.w	r2, r3, #8
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	f103 0208 	add.w	r2, r3, #8
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003cc0:	bf00      	nop
 8003cc2:	370c      	adds	r7, #12
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cca:	4770      	bx	lr

08003ccc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003ccc:	b480      	push	{r7}
 8003cce:	b083      	sub	sp, #12
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003cda:	bf00      	nop
 8003cdc:	370c      	adds	r7, #12
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce4:	4770      	bx	lr

08003ce6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003ce6:	b480      	push	{r7}
 8003ce8:	b085      	sub	sp, #20
 8003cea:	af00      	add	r7, sp, #0
 8003cec:	6078      	str	r0, [r7, #4]
 8003cee:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	685b      	ldr	r3, [r3, #4]
 8003cf4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003cf6:	683b      	ldr	r3, [r7, #0]
 8003cf8:	68fa      	ldr	r2, [r7, #12]
 8003cfa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	689a      	ldr	r2, [r3, #8]
 8003d00:	683b      	ldr	r3, [r7, #0]
 8003d02:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	689b      	ldr	r3, [r3, #8]
 8003d08:	683a      	ldr	r2, [r7, #0]
 8003d0a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	683a      	ldr	r2, [r7, #0]
 8003d10:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003d12:	683b      	ldr	r3, [r7, #0]
 8003d14:	687a      	ldr	r2, [r7, #4]
 8003d16:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	1c5a      	adds	r2, r3, #1
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	601a      	str	r2, [r3, #0]
}
 8003d22:	bf00      	nop
 8003d24:	3714      	adds	r7, #20
 8003d26:	46bd      	mov	sp, r7
 8003d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2c:	4770      	bx	lr

08003d2e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003d2e:	b480      	push	{r7}
 8003d30:	b085      	sub	sp, #20
 8003d32:	af00      	add	r7, sp, #0
 8003d34:	6078      	str	r0, [r7, #4]
 8003d36:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003d38:	683b      	ldr	r3, [r7, #0]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003d3e:	68bb      	ldr	r3, [r7, #8]
 8003d40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d44:	d103      	bne.n	8003d4e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	691b      	ldr	r3, [r3, #16]
 8003d4a:	60fb      	str	r3, [r7, #12]
 8003d4c:	e00c      	b.n	8003d68 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	3308      	adds	r3, #8
 8003d52:	60fb      	str	r3, [r7, #12]
 8003d54:	e002      	b.n	8003d5c <vListInsert+0x2e>
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	685b      	ldr	r3, [r3, #4]
 8003d5a:	60fb      	str	r3, [r7, #12]
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	685b      	ldr	r3, [r3, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	68ba      	ldr	r2, [r7, #8]
 8003d64:	429a      	cmp	r2, r3
 8003d66:	d2f6      	bcs.n	8003d56 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	685a      	ldr	r2, [r3, #4]
 8003d6c:	683b      	ldr	r3, [r7, #0]
 8003d6e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003d70:	683b      	ldr	r3, [r7, #0]
 8003d72:	685b      	ldr	r3, [r3, #4]
 8003d74:	683a      	ldr	r2, [r7, #0]
 8003d76:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	68fa      	ldr	r2, [r7, #12]
 8003d7c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	683a      	ldr	r2, [r7, #0]
 8003d82:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	687a      	ldr	r2, [r7, #4]
 8003d88:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	1c5a      	adds	r2, r3, #1
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	601a      	str	r2, [r3, #0]
}
 8003d94:	bf00      	nop
 8003d96:	3714      	adds	r7, #20
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9e:	4770      	bx	lr

08003da0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003da0:	b480      	push	{r7}
 8003da2:	b085      	sub	sp, #20
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	691b      	ldr	r3, [r3, #16]
 8003dac:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	685b      	ldr	r3, [r3, #4]
 8003db2:	687a      	ldr	r2, [r7, #4]
 8003db4:	6892      	ldr	r2, [r2, #8]
 8003db6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	689b      	ldr	r3, [r3, #8]
 8003dbc:	687a      	ldr	r2, [r7, #4]
 8003dbe:	6852      	ldr	r2, [r2, #4]
 8003dc0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	685b      	ldr	r3, [r3, #4]
 8003dc6:	687a      	ldr	r2, [r7, #4]
 8003dc8:	429a      	cmp	r2, r3
 8003dca:	d103      	bne.n	8003dd4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	689a      	ldr	r2, [r3, #8]
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	1e5a      	subs	r2, r3, #1
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
}
 8003de8:	4618      	mov	r0, r3
 8003dea:	3714      	adds	r7, #20
 8003dec:	46bd      	mov	sp, r7
 8003dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df2:	4770      	bx	lr

08003df4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003df4:	b580      	push	{r7, lr}
 8003df6:	b084      	sub	sp, #16
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	6078      	str	r0, [r7, #4]
 8003dfc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d10b      	bne.n	8003e20 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003e08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e0c:	f383 8811 	msr	BASEPRI, r3
 8003e10:	f3bf 8f6f 	isb	sy
 8003e14:	f3bf 8f4f 	dsb	sy
 8003e18:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003e1a:	bf00      	nop
 8003e1c:	bf00      	nop
 8003e1e:	e7fd      	b.n	8003e1c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003e20:	f002 f8aa 	bl	8005f78 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	681a      	ldr	r2, [r3, #0]
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e2c:	68f9      	ldr	r1, [r7, #12]
 8003e2e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003e30:	fb01 f303 	mul.w	r3, r1, r3
 8003e34:	441a      	add	r2, r3
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	681a      	ldr	r2, [r3, #0]
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	681a      	ldr	r2, [r3, #0]
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e50:	3b01      	subs	r3, #1
 8003e52:	68f9      	ldr	r1, [r7, #12]
 8003e54:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003e56:	fb01 f303 	mul.w	r3, r1, r3
 8003e5a:	441a      	add	r2, r3
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	22ff      	movs	r2, #255	@ 0xff
 8003e64:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	22ff      	movs	r2, #255	@ 0xff
 8003e6c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8003e70:	683b      	ldr	r3, [r7, #0]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d114      	bne.n	8003ea0 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	691b      	ldr	r3, [r3, #16]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d01a      	beq.n	8003eb4 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	3310      	adds	r3, #16
 8003e82:	4618      	mov	r0, r3
 8003e84:	f001 f942 	bl	800510c <xTaskRemoveFromEventList>
 8003e88:	4603      	mov	r3, r0
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d012      	beq.n	8003eb4 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003e8e:	4b0d      	ldr	r3, [pc, #52]	@ (8003ec4 <xQueueGenericReset+0xd0>)
 8003e90:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003e94:	601a      	str	r2, [r3, #0]
 8003e96:	f3bf 8f4f 	dsb	sy
 8003e9a:	f3bf 8f6f 	isb	sy
 8003e9e:	e009      	b.n	8003eb4 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	3310      	adds	r3, #16
 8003ea4:	4618      	mov	r0, r3
 8003ea6:	f7ff fef1 	bl	8003c8c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	3324      	adds	r3, #36	@ 0x24
 8003eae:	4618      	mov	r0, r3
 8003eb0:	f7ff feec 	bl	8003c8c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003eb4:	f002 f892 	bl	8005fdc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003eb8:	2301      	movs	r3, #1
}
 8003eba:	4618      	mov	r0, r3
 8003ebc:	3710      	adds	r7, #16
 8003ebe:	46bd      	mov	sp, r7
 8003ec0:	bd80      	pop	{r7, pc}
 8003ec2:	bf00      	nop
 8003ec4:	e000ed04 	.word	0xe000ed04

08003ec8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b08e      	sub	sp, #56	@ 0x38
 8003ecc:	af02      	add	r7, sp, #8
 8003ece:	60f8      	str	r0, [r7, #12]
 8003ed0:	60b9      	str	r1, [r7, #8]
 8003ed2:	607a      	str	r2, [r7, #4]
 8003ed4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d10b      	bne.n	8003ef4 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8003edc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ee0:	f383 8811 	msr	BASEPRI, r3
 8003ee4:	f3bf 8f6f 	isb	sy
 8003ee8:	f3bf 8f4f 	dsb	sy
 8003eec:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003eee:	bf00      	nop
 8003ef0:	bf00      	nop
 8003ef2:	e7fd      	b.n	8003ef0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003ef4:	683b      	ldr	r3, [r7, #0]
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d10b      	bne.n	8003f12 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8003efa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003efe:	f383 8811 	msr	BASEPRI, r3
 8003f02:	f3bf 8f6f 	isb	sy
 8003f06:	f3bf 8f4f 	dsb	sy
 8003f0a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003f0c:	bf00      	nop
 8003f0e:	bf00      	nop
 8003f10:	e7fd      	b.n	8003f0e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d002      	beq.n	8003f1e <xQueueGenericCreateStatic+0x56>
 8003f18:	68bb      	ldr	r3, [r7, #8]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d001      	beq.n	8003f22 <xQueueGenericCreateStatic+0x5a>
 8003f1e:	2301      	movs	r3, #1
 8003f20:	e000      	b.n	8003f24 <xQueueGenericCreateStatic+0x5c>
 8003f22:	2300      	movs	r3, #0
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d10b      	bne.n	8003f40 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8003f28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f2c:	f383 8811 	msr	BASEPRI, r3
 8003f30:	f3bf 8f6f 	isb	sy
 8003f34:	f3bf 8f4f 	dsb	sy
 8003f38:	623b      	str	r3, [r7, #32]
}
 8003f3a:	bf00      	nop
 8003f3c:	bf00      	nop
 8003f3e:	e7fd      	b.n	8003f3c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d102      	bne.n	8003f4c <xQueueGenericCreateStatic+0x84>
 8003f46:	68bb      	ldr	r3, [r7, #8]
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d101      	bne.n	8003f50 <xQueueGenericCreateStatic+0x88>
 8003f4c:	2301      	movs	r3, #1
 8003f4e:	e000      	b.n	8003f52 <xQueueGenericCreateStatic+0x8a>
 8003f50:	2300      	movs	r3, #0
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d10b      	bne.n	8003f6e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8003f56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f5a:	f383 8811 	msr	BASEPRI, r3
 8003f5e:	f3bf 8f6f 	isb	sy
 8003f62:	f3bf 8f4f 	dsb	sy
 8003f66:	61fb      	str	r3, [r7, #28]
}
 8003f68:	bf00      	nop
 8003f6a:	bf00      	nop
 8003f6c:	e7fd      	b.n	8003f6a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8003f6e:	2350      	movs	r3, #80	@ 0x50
 8003f70:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003f72:	697b      	ldr	r3, [r7, #20]
 8003f74:	2b50      	cmp	r3, #80	@ 0x50
 8003f76:	d00b      	beq.n	8003f90 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8003f78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f7c:	f383 8811 	msr	BASEPRI, r3
 8003f80:	f3bf 8f6f 	isb	sy
 8003f84:	f3bf 8f4f 	dsb	sy
 8003f88:	61bb      	str	r3, [r7, #24]
}
 8003f8a:	bf00      	nop
 8003f8c:	bf00      	nop
 8003f8e:	e7fd      	b.n	8003f8c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8003f90:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003f92:	683b      	ldr	r3, [r7, #0]
 8003f94:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8003f96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d00d      	beq.n	8003fb8 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003f9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f9e:	2201      	movs	r2, #1
 8003fa0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003fa4:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8003fa8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003faa:	9300      	str	r3, [sp, #0]
 8003fac:	4613      	mov	r3, r2
 8003fae:	687a      	ldr	r2, [r7, #4]
 8003fb0:	68b9      	ldr	r1, [r7, #8]
 8003fb2:	68f8      	ldr	r0, [r7, #12]
 8003fb4:	f000 f805 	bl	8003fc2 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003fb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8003fba:	4618      	mov	r0, r3
 8003fbc:	3730      	adds	r7, #48	@ 0x30
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	bd80      	pop	{r7, pc}

08003fc2 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003fc2:	b580      	push	{r7, lr}
 8003fc4:	b084      	sub	sp, #16
 8003fc6:	af00      	add	r7, sp, #0
 8003fc8:	60f8      	str	r0, [r7, #12]
 8003fca:	60b9      	str	r1, [r7, #8]
 8003fcc:	607a      	str	r2, [r7, #4]
 8003fce:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003fd0:	68bb      	ldr	r3, [r7, #8]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d103      	bne.n	8003fde <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003fd6:	69bb      	ldr	r3, [r7, #24]
 8003fd8:	69ba      	ldr	r2, [r7, #24]
 8003fda:	601a      	str	r2, [r3, #0]
 8003fdc:	e002      	b.n	8003fe4 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003fde:	69bb      	ldr	r3, [r7, #24]
 8003fe0:	687a      	ldr	r2, [r7, #4]
 8003fe2:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003fe4:	69bb      	ldr	r3, [r7, #24]
 8003fe6:	68fa      	ldr	r2, [r7, #12]
 8003fe8:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003fea:	69bb      	ldr	r3, [r7, #24]
 8003fec:	68ba      	ldr	r2, [r7, #8]
 8003fee:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003ff0:	2101      	movs	r1, #1
 8003ff2:	69b8      	ldr	r0, [r7, #24]
 8003ff4:	f7ff fefe 	bl	8003df4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8003ff8:	69bb      	ldr	r3, [r7, #24]
 8003ffa:	78fa      	ldrb	r2, [r7, #3]
 8003ffc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004000:	bf00      	nop
 8004002:	3710      	adds	r7, #16
 8004004:	46bd      	mov	sp, r7
 8004006:	bd80      	pop	{r7, pc}

08004008 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004008:	b580      	push	{r7, lr}
 800400a:	b08e      	sub	sp, #56	@ 0x38
 800400c:	af00      	add	r7, sp, #0
 800400e:	60f8      	str	r0, [r7, #12]
 8004010:	60b9      	str	r1, [r7, #8]
 8004012:	607a      	str	r2, [r7, #4]
 8004014:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004016:	2300      	movs	r3, #0
 8004018:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800401e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004020:	2b00      	cmp	r3, #0
 8004022:	d10b      	bne.n	800403c <xQueueGenericSend+0x34>
	__asm volatile
 8004024:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004028:	f383 8811 	msr	BASEPRI, r3
 800402c:	f3bf 8f6f 	isb	sy
 8004030:	f3bf 8f4f 	dsb	sy
 8004034:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004036:	bf00      	nop
 8004038:	bf00      	nop
 800403a:	e7fd      	b.n	8004038 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800403c:	68bb      	ldr	r3, [r7, #8]
 800403e:	2b00      	cmp	r3, #0
 8004040:	d103      	bne.n	800404a <xQueueGenericSend+0x42>
 8004042:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004044:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004046:	2b00      	cmp	r3, #0
 8004048:	d101      	bne.n	800404e <xQueueGenericSend+0x46>
 800404a:	2301      	movs	r3, #1
 800404c:	e000      	b.n	8004050 <xQueueGenericSend+0x48>
 800404e:	2300      	movs	r3, #0
 8004050:	2b00      	cmp	r3, #0
 8004052:	d10b      	bne.n	800406c <xQueueGenericSend+0x64>
	__asm volatile
 8004054:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004058:	f383 8811 	msr	BASEPRI, r3
 800405c:	f3bf 8f6f 	isb	sy
 8004060:	f3bf 8f4f 	dsb	sy
 8004064:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004066:	bf00      	nop
 8004068:	bf00      	nop
 800406a:	e7fd      	b.n	8004068 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800406c:	683b      	ldr	r3, [r7, #0]
 800406e:	2b02      	cmp	r3, #2
 8004070:	d103      	bne.n	800407a <xQueueGenericSend+0x72>
 8004072:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004074:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004076:	2b01      	cmp	r3, #1
 8004078:	d101      	bne.n	800407e <xQueueGenericSend+0x76>
 800407a:	2301      	movs	r3, #1
 800407c:	e000      	b.n	8004080 <xQueueGenericSend+0x78>
 800407e:	2300      	movs	r3, #0
 8004080:	2b00      	cmp	r3, #0
 8004082:	d10b      	bne.n	800409c <xQueueGenericSend+0x94>
	__asm volatile
 8004084:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004088:	f383 8811 	msr	BASEPRI, r3
 800408c:	f3bf 8f6f 	isb	sy
 8004090:	f3bf 8f4f 	dsb	sy
 8004094:	623b      	str	r3, [r7, #32]
}
 8004096:	bf00      	nop
 8004098:	bf00      	nop
 800409a:	e7fd      	b.n	8004098 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800409c:	f001 f9fc 	bl	8005498 <xTaskGetSchedulerState>
 80040a0:	4603      	mov	r3, r0
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d102      	bne.n	80040ac <xQueueGenericSend+0xa4>
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d101      	bne.n	80040b0 <xQueueGenericSend+0xa8>
 80040ac:	2301      	movs	r3, #1
 80040ae:	e000      	b.n	80040b2 <xQueueGenericSend+0xaa>
 80040b0:	2300      	movs	r3, #0
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d10b      	bne.n	80040ce <xQueueGenericSend+0xc6>
	__asm volatile
 80040b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040ba:	f383 8811 	msr	BASEPRI, r3
 80040be:	f3bf 8f6f 	isb	sy
 80040c2:	f3bf 8f4f 	dsb	sy
 80040c6:	61fb      	str	r3, [r7, #28]
}
 80040c8:	bf00      	nop
 80040ca:	bf00      	nop
 80040cc:	e7fd      	b.n	80040ca <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80040ce:	f001 ff53 	bl	8005f78 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80040d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040d4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80040d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040da:	429a      	cmp	r2, r3
 80040dc:	d302      	bcc.n	80040e4 <xQueueGenericSend+0xdc>
 80040de:	683b      	ldr	r3, [r7, #0]
 80040e0:	2b02      	cmp	r3, #2
 80040e2:	d129      	bne.n	8004138 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80040e4:	683a      	ldr	r2, [r7, #0]
 80040e6:	68b9      	ldr	r1, [r7, #8]
 80040e8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80040ea:	f000 fa0f 	bl	800450c <prvCopyDataToQueue>
 80040ee:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80040f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d010      	beq.n	800411a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80040f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040fa:	3324      	adds	r3, #36	@ 0x24
 80040fc:	4618      	mov	r0, r3
 80040fe:	f001 f805 	bl	800510c <xTaskRemoveFromEventList>
 8004102:	4603      	mov	r3, r0
 8004104:	2b00      	cmp	r3, #0
 8004106:	d013      	beq.n	8004130 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004108:	4b3f      	ldr	r3, [pc, #252]	@ (8004208 <xQueueGenericSend+0x200>)
 800410a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800410e:	601a      	str	r2, [r3, #0]
 8004110:	f3bf 8f4f 	dsb	sy
 8004114:	f3bf 8f6f 	isb	sy
 8004118:	e00a      	b.n	8004130 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800411a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800411c:	2b00      	cmp	r3, #0
 800411e:	d007      	beq.n	8004130 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004120:	4b39      	ldr	r3, [pc, #228]	@ (8004208 <xQueueGenericSend+0x200>)
 8004122:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004126:	601a      	str	r2, [r3, #0]
 8004128:	f3bf 8f4f 	dsb	sy
 800412c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004130:	f001 ff54 	bl	8005fdc <vPortExitCritical>
				return pdPASS;
 8004134:	2301      	movs	r3, #1
 8004136:	e063      	b.n	8004200 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2b00      	cmp	r3, #0
 800413c:	d103      	bne.n	8004146 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800413e:	f001 ff4d 	bl	8005fdc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004142:	2300      	movs	r3, #0
 8004144:	e05c      	b.n	8004200 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004146:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004148:	2b00      	cmp	r3, #0
 800414a:	d106      	bne.n	800415a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800414c:	f107 0314 	add.w	r3, r7, #20
 8004150:	4618      	mov	r0, r3
 8004152:	f001 f83f 	bl	80051d4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004156:	2301      	movs	r3, #1
 8004158:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800415a:	f001 ff3f 	bl	8005fdc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800415e:	f000 fda7 	bl	8004cb0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004162:	f001 ff09 	bl	8005f78 <vPortEnterCritical>
 8004166:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004168:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800416c:	b25b      	sxtb	r3, r3
 800416e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004172:	d103      	bne.n	800417c <xQueueGenericSend+0x174>
 8004174:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004176:	2200      	movs	r2, #0
 8004178:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800417c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800417e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004182:	b25b      	sxtb	r3, r3
 8004184:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004188:	d103      	bne.n	8004192 <xQueueGenericSend+0x18a>
 800418a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800418c:	2200      	movs	r2, #0
 800418e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004192:	f001 ff23 	bl	8005fdc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004196:	1d3a      	adds	r2, r7, #4
 8004198:	f107 0314 	add.w	r3, r7, #20
 800419c:	4611      	mov	r1, r2
 800419e:	4618      	mov	r0, r3
 80041a0:	f001 f82e 	bl	8005200 <xTaskCheckForTimeOut>
 80041a4:	4603      	mov	r3, r0
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d124      	bne.n	80041f4 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80041aa:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80041ac:	f000 faa6 	bl	80046fc <prvIsQueueFull>
 80041b0:	4603      	mov	r3, r0
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d018      	beq.n	80041e8 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80041b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041b8:	3310      	adds	r3, #16
 80041ba:	687a      	ldr	r2, [r7, #4]
 80041bc:	4611      	mov	r1, r2
 80041be:	4618      	mov	r0, r3
 80041c0:	f000 ff52 	bl	8005068 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80041c4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80041c6:	f000 fa31 	bl	800462c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80041ca:	f000 fd7f 	bl	8004ccc <xTaskResumeAll>
 80041ce:	4603      	mov	r3, r0
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	f47f af7c 	bne.w	80040ce <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80041d6:	4b0c      	ldr	r3, [pc, #48]	@ (8004208 <xQueueGenericSend+0x200>)
 80041d8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80041dc:	601a      	str	r2, [r3, #0]
 80041de:	f3bf 8f4f 	dsb	sy
 80041e2:	f3bf 8f6f 	isb	sy
 80041e6:	e772      	b.n	80040ce <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80041e8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80041ea:	f000 fa1f 	bl	800462c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80041ee:	f000 fd6d 	bl	8004ccc <xTaskResumeAll>
 80041f2:	e76c      	b.n	80040ce <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80041f4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80041f6:	f000 fa19 	bl	800462c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80041fa:	f000 fd67 	bl	8004ccc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80041fe:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004200:	4618      	mov	r0, r3
 8004202:	3738      	adds	r7, #56	@ 0x38
 8004204:	46bd      	mov	sp, r7
 8004206:	bd80      	pop	{r7, pc}
 8004208:	e000ed04 	.word	0xe000ed04

0800420c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800420c:	b580      	push	{r7, lr}
 800420e:	b090      	sub	sp, #64	@ 0x40
 8004210:	af00      	add	r7, sp, #0
 8004212:	60f8      	str	r0, [r7, #12]
 8004214:	60b9      	str	r1, [r7, #8]
 8004216:	607a      	str	r2, [r7, #4]
 8004218:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800421e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004220:	2b00      	cmp	r3, #0
 8004222:	d10b      	bne.n	800423c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8004224:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004228:	f383 8811 	msr	BASEPRI, r3
 800422c:	f3bf 8f6f 	isb	sy
 8004230:	f3bf 8f4f 	dsb	sy
 8004234:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004236:	bf00      	nop
 8004238:	bf00      	nop
 800423a:	e7fd      	b.n	8004238 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800423c:	68bb      	ldr	r3, [r7, #8]
 800423e:	2b00      	cmp	r3, #0
 8004240:	d103      	bne.n	800424a <xQueueGenericSendFromISR+0x3e>
 8004242:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004244:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004246:	2b00      	cmp	r3, #0
 8004248:	d101      	bne.n	800424e <xQueueGenericSendFromISR+0x42>
 800424a:	2301      	movs	r3, #1
 800424c:	e000      	b.n	8004250 <xQueueGenericSendFromISR+0x44>
 800424e:	2300      	movs	r3, #0
 8004250:	2b00      	cmp	r3, #0
 8004252:	d10b      	bne.n	800426c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8004254:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004258:	f383 8811 	msr	BASEPRI, r3
 800425c:	f3bf 8f6f 	isb	sy
 8004260:	f3bf 8f4f 	dsb	sy
 8004264:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004266:	bf00      	nop
 8004268:	bf00      	nop
 800426a:	e7fd      	b.n	8004268 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800426c:	683b      	ldr	r3, [r7, #0]
 800426e:	2b02      	cmp	r3, #2
 8004270:	d103      	bne.n	800427a <xQueueGenericSendFromISR+0x6e>
 8004272:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004274:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004276:	2b01      	cmp	r3, #1
 8004278:	d101      	bne.n	800427e <xQueueGenericSendFromISR+0x72>
 800427a:	2301      	movs	r3, #1
 800427c:	e000      	b.n	8004280 <xQueueGenericSendFromISR+0x74>
 800427e:	2300      	movs	r3, #0
 8004280:	2b00      	cmp	r3, #0
 8004282:	d10b      	bne.n	800429c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8004284:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004288:	f383 8811 	msr	BASEPRI, r3
 800428c:	f3bf 8f6f 	isb	sy
 8004290:	f3bf 8f4f 	dsb	sy
 8004294:	623b      	str	r3, [r7, #32]
}
 8004296:	bf00      	nop
 8004298:	bf00      	nop
 800429a:	e7fd      	b.n	8004298 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800429c:	f001 ff4c 	bl	8006138 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80042a0:	f3ef 8211 	mrs	r2, BASEPRI
 80042a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042a8:	f383 8811 	msr	BASEPRI, r3
 80042ac:	f3bf 8f6f 	isb	sy
 80042b0:	f3bf 8f4f 	dsb	sy
 80042b4:	61fa      	str	r2, [r7, #28]
 80042b6:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80042b8:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80042ba:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80042bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042be:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80042c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042c4:	429a      	cmp	r2, r3
 80042c6:	d302      	bcc.n	80042ce <xQueueGenericSendFromISR+0xc2>
 80042c8:	683b      	ldr	r3, [r7, #0]
 80042ca:	2b02      	cmp	r3, #2
 80042cc:	d12f      	bne.n	800432e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80042ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042d0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80042d4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80042d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80042de:	683a      	ldr	r2, [r7, #0]
 80042e0:	68b9      	ldr	r1, [r7, #8]
 80042e2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80042e4:	f000 f912 	bl	800450c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80042e8:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80042ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042f0:	d112      	bne.n	8004318 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80042f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d016      	beq.n	8004328 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80042fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042fc:	3324      	adds	r3, #36	@ 0x24
 80042fe:	4618      	mov	r0, r3
 8004300:	f000 ff04 	bl	800510c <xTaskRemoveFromEventList>
 8004304:	4603      	mov	r3, r0
 8004306:	2b00      	cmp	r3, #0
 8004308:	d00e      	beq.n	8004328 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	2b00      	cmp	r3, #0
 800430e:	d00b      	beq.n	8004328 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2201      	movs	r2, #1
 8004314:	601a      	str	r2, [r3, #0]
 8004316:	e007      	b.n	8004328 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004318:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800431c:	3301      	adds	r3, #1
 800431e:	b2db      	uxtb	r3, r3
 8004320:	b25a      	sxtb	r2, r3
 8004322:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004324:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8004328:	2301      	movs	r3, #1
 800432a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800432c:	e001      	b.n	8004332 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800432e:	2300      	movs	r3, #0
 8004330:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004332:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004334:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004336:	697b      	ldr	r3, [r7, #20]
 8004338:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800433c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800433e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8004340:	4618      	mov	r0, r3
 8004342:	3740      	adds	r7, #64	@ 0x40
 8004344:	46bd      	mov	sp, r7
 8004346:	bd80      	pop	{r7, pc}

08004348 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004348:	b580      	push	{r7, lr}
 800434a:	b08c      	sub	sp, #48	@ 0x30
 800434c:	af00      	add	r7, sp, #0
 800434e:	60f8      	str	r0, [r7, #12]
 8004350:	60b9      	str	r1, [r7, #8]
 8004352:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004354:	2300      	movs	r3, #0
 8004356:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800435c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800435e:	2b00      	cmp	r3, #0
 8004360:	d10b      	bne.n	800437a <xQueueReceive+0x32>
	__asm volatile
 8004362:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004366:	f383 8811 	msr	BASEPRI, r3
 800436a:	f3bf 8f6f 	isb	sy
 800436e:	f3bf 8f4f 	dsb	sy
 8004372:	623b      	str	r3, [r7, #32]
}
 8004374:	bf00      	nop
 8004376:	bf00      	nop
 8004378:	e7fd      	b.n	8004376 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800437a:	68bb      	ldr	r3, [r7, #8]
 800437c:	2b00      	cmp	r3, #0
 800437e:	d103      	bne.n	8004388 <xQueueReceive+0x40>
 8004380:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004382:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004384:	2b00      	cmp	r3, #0
 8004386:	d101      	bne.n	800438c <xQueueReceive+0x44>
 8004388:	2301      	movs	r3, #1
 800438a:	e000      	b.n	800438e <xQueueReceive+0x46>
 800438c:	2300      	movs	r3, #0
 800438e:	2b00      	cmp	r3, #0
 8004390:	d10b      	bne.n	80043aa <xQueueReceive+0x62>
	__asm volatile
 8004392:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004396:	f383 8811 	msr	BASEPRI, r3
 800439a:	f3bf 8f6f 	isb	sy
 800439e:	f3bf 8f4f 	dsb	sy
 80043a2:	61fb      	str	r3, [r7, #28]
}
 80043a4:	bf00      	nop
 80043a6:	bf00      	nop
 80043a8:	e7fd      	b.n	80043a6 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80043aa:	f001 f875 	bl	8005498 <xTaskGetSchedulerState>
 80043ae:	4603      	mov	r3, r0
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d102      	bne.n	80043ba <xQueueReceive+0x72>
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d101      	bne.n	80043be <xQueueReceive+0x76>
 80043ba:	2301      	movs	r3, #1
 80043bc:	e000      	b.n	80043c0 <xQueueReceive+0x78>
 80043be:	2300      	movs	r3, #0
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d10b      	bne.n	80043dc <xQueueReceive+0x94>
	__asm volatile
 80043c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043c8:	f383 8811 	msr	BASEPRI, r3
 80043cc:	f3bf 8f6f 	isb	sy
 80043d0:	f3bf 8f4f 	dsb	sy
 80043d4:	61bb      	str	r3, [r7, #24]
}
 80043d6:	bf00      	nop
 80043d8:	bf00      	nop
 80043da:	e7fd      	b.n	80043d8 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80043dc:	f001 fdcc 	bl	8005f78 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80043e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043e4:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80043e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d01f      	beq.n	800442c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80043ec:	68b9      	ldr	r1, [r7, #8]
 80043ee:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80043f0:	f000 f8f6 	bl	80045e0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80043f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043f6:	1e5a      	subs	r2, r3, #1
 80043f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043fa:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80043fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043fe:	691b      	ldr	r3, [r3, #16]
 8004400:	2b00      	cmp	r3, #0
 8004402:	d00f      	beq.n	8004424 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004404:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004406:	3310      	adds	r3, #16
 8004408:	4618      	mov	r0, r3
 800440a:	f000 fe7f 	bl	800510c <xTaskRemoveFromEventList>
 800440e:	4603      	mov	r3, r0
 8004410:	2b00      	cmp	r3, #0
 8004412:	d007      	beq.n	8004424 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004414:	4b3c      	ldr	r3, [pc, #240]	@ (8004508 <xQueueReceive+0x1c0>)
 8004416:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800441a:	601a      	str	r2, [r3, #0]
 800441c:	f3bf 8f4f 	dsb	sy
 8004420:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004424:	f001 fdda 	bl	8005fdc <vPortExitCritical>
				return pdPASS;
 8004428:	2301      	movs	r3, #1
 800442a:	e069      	b.n	8004500 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2b00      	cmp	r3, #0
 8004430:	d103      	bne.n	800443a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004432:	f001 fdd3 	bl	8005fdc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004436:	2300      	movs	r3, #0
 8004438:	e062      	b.n	8004500 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800443a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800443c:	2b00      	cmp	r3, #0
 800443e:	d106      	bne.n	800444e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004440:	f107 0310 	add.w	r3, r7, #16
 8004444:	4618      	mov	r0, r3
 8004446:	f000 fec5 	bl	80051d4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800444a:	2301      	movs	r3, #1
 800444c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800444e:	f001 fdc5 	bl	8005fdc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004452:	f000 fc2d 	bl	8004cb0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004456:	f001 fd8f 	bl	8005f78 <vPortEnterCritical>
 800445a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800445c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004460:	b25b      	sxtb	r3, r3
 8004462:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004466:	d103      	bne.n	8004470 <xQueueReceive+0x128>
 8004468:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800446a:	2200      	movs	r2, #0
 800446c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004470:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004472:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004476:	b25b      	sxtb	r3, r3
 8004478:	f1b3 3fff 	cmp.w	r3, #4294967295
 800447c:	d103      	bne.n	8004486 <xQueueReceive+0x13e>
 800447e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004480:	2200      	movs	r2, #0
 8004482:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004486:	f001 fda9 	bl	8005fdc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800448a:	1d3a      	adds	r2, r7, #4
 800448c:	f107 0310 	add.w	r3, r7, #16
 8004490:	4611      	mov	r1, r2
 8004492:	4618      	mov	r0, r3
 8004494:	f000 feb4 	bl	8005200 <xTaskCheckForTimeOut>
 8004498:	4603      	mov	r3, r0
 800449a:	2b00      	cmp	r3, #0
 800449c:	d123      	bne.n	80044e6 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800449e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80044a0:	f000 f916 	bl	80046d0 <prvIsQueueEmpty>
 80044a4:	4603      	mov	r3, r0
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d017      	beq.n	80044da <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80044aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044ac:	3324      	adds	r3, #36	@ 0x24
 80044ae:	687a      	ldr	r2, [r7, #4]
 80044b0:	4611      	mov	r1, r2
 80044b2:	4618      	mov	r0, r3
 80044b4:	f000 fdd8 	bl	8005068 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80044b8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80044ba:	f000 f8b7 	bl	800462c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80044be:	f000 fc05 	bl	8004ccc <xTaskResumeAll>
 80044c2:	4603      	mov	r3, r0
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d189      	bne.n	80043dc <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80044c8:	4b0f      	ldr	r3, [pc, #60]	@ (8004508 <xQueueReceive+0x1c0>)
 80044ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80044ce:	601a      	str	r2, [r3, #0]
 80044d0:	f3bf 8f4f 	dsb	sy
 80044d4:	f3bf 8f6f 	isb	sy
 80044d8:	e780      	b.n	80043dc <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80044da:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80044dc:	f000 f8a6 	bl	800462c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80044e0:	f000 fbf4 	bl	8004ccc <xTaskResumeAll>
 80044e4:	e77a      	b.n	80043dc <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80044e6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80044e8:	f000 f8a0 	bl	800462c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80044ec:	f000 fbee 	bl	8004ccc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80044f0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80044f2:	f000 f8ed 	bl	80046d0 <prvIsQueueEmpty>
 80044f6:	4603      	mov	r3, r0
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	f43f af6f 	beq.w	80043dc <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80044fe:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004500:	4618      	mov	r0, r3
 8004502:	3730      	adds	r7, #48	@ 0x30
 8004504:	46bd      	mov	sp, r7
 8004506:	bd80      	pop	{r7, pc}
 8004508:	e000ed04 	.word	0xe000ed04

0800450c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800450c:	b580      	push	{r7, lr}
 800450e:	b086      	sub	sp, #24
 8004510:	af00      	add	r7, sp, #0
 8004512:	60f8      	str	r0, [r7, #12]
 8004514:	60b9      	str	r1, [r7, #8]
 8004516:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004518:	2300      	movs	r3, #0
 800451a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004520:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004526:	2b00      	cmp	r3, #0
 8004528:	d10d      	bne.n	8004546 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	2b00      	cmp	r3, #0
 8004530:	d14d      	bne.n	80045ce <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	689b      	ldr	r3, [r3, #8]
 8004536:	4618      	mov	r0, r3
 8004538:	f000 ffcc 	bl	80054d4 <xTaskPriorityDisinherit>
 800453c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	2200      	movs	r2, #0
 8004542:	609a      	str	r2, [r3, #8]
 8004544:	e043      	b.n	80045ce <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	2b00      	cmp	r3, #0
 800454a:	d119      	bne.n	8004580 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	6858      	ldr	r0, [r3, #4]
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004554:	461a      	mov	r2, r3
 8004556:	68b9      	ldr	r1, [r7, #8]
 8004558:	f002 f8fc 	bl	8006754 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	685a      	ldr	r2, [r3, #4]
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004564:	441a      	add	r2, r3
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	685a      	ldr	r2, [r3, #4]
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	689b      	ldr	r3, [r3, #8]
 8004572:	429a      	cmp	r2, r3
 8004574:	d32b      	bcc.n	80045ce <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	681a      	ldr	r2, [r3, #0]
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	605a      	str	r2, [r3, #4]
 800457e:	e026      	b.n	80045ce <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	68d8      	ldr	r0, [r3, #12]
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004588:	461a      	mov	r2, r3
 800458a:	68b9      	ldr	r1, [r7, #8]
 800458c:	f002 f8e2 	bl	8006754 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	68da      	ldr	r2, [r3, #12]
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004598:	425b      	negs	r3, r3
 800459a:	441a      	add	r2, r3
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	68da      	ldr	r2, [r3, #12]
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	429a      	cmp	r2, r3
 80045aa:	d207      	bcs.n	80045bc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	689a      	ldr	r2, [r3, #8]
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045b4:	425b      	negs	r3, r3
 80045b6:	441a      	add	r2, r3
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2b02      	cmp	r3, #2
 80045c0:	d105      	bne.n	80045ce <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80045c2:	693b      	ldr	r3, [r7, #16]
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d002      	beq.n	80045ce <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80045c8:	693b      	ldr	r3, [r7, #16]
 80045ca:	3b01      	subs	r3, #1
 80045cc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80045ce:	693b      	ldr	r3, [r7, #16]
 80045d0:	1c5a      	adds	r2, r3, #1
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80045d6:	697b      	ldr	r3, [r7, #20]
}
 80045d8:	4618      	mov	r0, r3
 80045da:	3718      	adds	r7, #24
 80045dc:	46bd      	mov	sp, r7
 80045de:	bd80      	pop	{r7, pc}

080045e0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80045e0:	b580      	push	{r7, lr}
 80045e2:	b082      	sub	sp, #8
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	6078      	str	r0, [r7, #4]
 80045e8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d018      	beq.n	8004624 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	68da      	ldr	r2, [r3, #12]
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045fa:	441a      	add	r2, r3
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	68da      	ldr	r2, [r3, #12]
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	689b      	ldr	r3, [r3, #8]
 8004608:	429a      	cmp	r2, r3
 800460a:	d303      	bcc.n	8004614 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681a      	ldr	r2, [r3, #0]
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	68d9      	ldr	r1, [r3, #12]
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800461c:	461a      	mov	r2, r3
 800461e:	6838      	ldr	r0, [r7, #0]
 8004620:	f002 f898 	bl	8006754 <memcpy>
	}
}
 8004624:	bf00      	nop
 8004626:	3708      	adds	r7, #8
 8004628:	46bd      	mov	sp, r7
 800462a:	bd80      	pop	{r7, pc}

0800462c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800462c:	b580      	push	{r7, lr}
 800462e:	b084      	sub	sp, #16
 8004630:	af00      	add	r7, sp, #0
 8004632:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004634:	f001 fca0 	bl	8005f78 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800463e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004640:	e011      	b.n	8004666 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004646:	2b00      	cmp	r3, #0
 8004648:	d012      	beq.n	8004670 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	3324      	adds	r3, #36	@ 0x24
 800464e:	4618      	mov	r0, r3
 8004650:	f000 fd5c 	bl	800510c <xTaskRemoveFromEventList>
 8004654:	4603      	mov	r3, r0
 8004656:	2b00      	cmp	r3, #0
 8004658:	d001      	beq.n	800465e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800465a:	f000 fe35 	bl	80052c8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800465e:	7bfb      	ldrb	r3, [r7, #15]
 8004660:	3b01      	subs	r3, #1
 8004662:	b2db      	uxtb	r3, r3
 8004664:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004666:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800466a:	2b00      	cmp	r3, #0
 800466c:	dce9      	bgt.n	8004642 <prvUnlockQueue+0x16>
 800466e:	e000      	b.n	8004672 <prvUnlockQueue+0x46>
					break;
 8004670:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	22ff      	movs	r2, #255	@ 0xff
 8004676:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800467a:	f001 fcaf 	bl	8005fdc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800467e:	f001 fc7b 	bl	8005f78 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004688:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800468a:	e011      	b.n	80046b0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	691b      	ldr	r3, [r3, #16]
 8004690:	2b00      	cmp	r3, #0
 8004692:	d012      	beq.n	80046ba <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	3310      	adds	r3, #16
 8004698:	4618      	mov	r0, r3
 800469a:	f000 fd37 	bl	800510c <xTaskRemoveFromEventList>
 800469e:	4603      	mov	r3, r0
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d001      	beq.n	80046a8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80046a4:	f000 fe10 	bl	80052c8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80046a8:	7bbb      	ldrb	r3, [r7, #14]
 80046aa:	3b01      	subs	r3, #1
 80046ac:	b2db      	uxtb	r3, r3
 80046ae:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80046b0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	dce9      	bgt.n	800468c <prvUnlockQueue+0x60>
 80046b8:	e000      	b.n	80046bc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80046ba:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	22ff      	movs	r2, #255	@ 0xff
 80046c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80046c4:	f001 fc8a 	bl	8005fdc <vPortExitCritical>
}
 80046c8:	bf00      	nop
 80046ca:	3710      	adds	r7, #16
 80046cc:	46bd      	mov	sp, r7
 80046ce:	bd80      	pop	{r7, pc}

080046d0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	b084      	sub	sp, #16
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80046d8:	f001 fc4e 	bl	8005f78 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d102      	bne.n	80046ea <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80046e4:	2301      	movs	r3, #1
 80046e6:	60fb      	str	r3, [r7, #12]
 80046e8:	e001      	b.n	80046ee <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80046ea:	2300      	movs	r3, #0
 80046ec:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80046ee:	f001 fc75 	bl	8005fdc <vPortExitCritical>

	return xReturn;
 80046f2:	68fb      	ldr	r3, [r7, #12]
}
 80046f4:	4618      	mov	r0, r3
 80046f6:	3710      	adds	r7, #16
 80046f8:	46bd      	mov	sp, r7
 80046fa:	bd80      	pop	{r7, pc}

080046fc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b084      	sub	sp, #16
 8004700:	af00      	add	r7, sp, #0
 8004702:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004704:	f001 fc38 	bl	8005f78 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004710:	429a      	cmp	r2, r3
 8004712:	d102      	bne.n	800471a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004714:	2301      	movs	r3, #1
 8004716:	60fb      	str	r3, [r7, #12]
 8004718:	e001      	b.n	800471e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800471a:	2300      	movs	r3, #0
 800471c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800471e:	f001 fc5d 	bl	8005fdc <vPortExitCritical>

	return xReturn;
 8004722:	68fb      	ldr	r3, [r7, #12]
}
 8004724:	4618      	mov	r0, r3
 8004726:	3710      	adds	r7, #16
 8004728:	46bd      	mov	sp, r7
 800472a:	bd80      	pop	{r7, pc}

0800472c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800472c:	b480      	push	{r7}
 800472e:	b085      	sub	sp, #20
 8004730:	af00      	add	r7, sp, #0
 8004732:	6078      	str	r0, [r7, #4]
 8004734:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004736:	2300      	movs	r3, #0
 8004738:	60fb      	str	r3, [r7, #12]
 800473a:	e014      	b.n	8004766 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800473c:	4a0f      	ldr	r2, [pc, #60]	@ (800477c <vQueueAddToRegistry+0x50>)
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004744:	2b00      	cmp	r3, #0
 8004746:	d10b      	bne.n	8004760 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004748:	490c      	ldr	r1, [pc, #48]	@ (800477c <vQueueAddToRegistry+0x50>)
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	683a      	ldr	r2, [r7, #0]
 800474e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004752:	4a0a      	ldr	r2, [pc, #40]	@ (800477c <vQueueAddToRegistry+0x50>)
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	00db      	lsls	r3, r3, #3
 8004758:	4413      	add	r3, r2
 800475a:	687a      	ldr	r2, [r7, #4]
 800475c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800475e:	e006      	b.n	800476e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	3301      	adds	r3, #1
 8004764:	60fb      	str	r3, [r7, #12]
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	2b07      	cmp	r3, #7
 800476a:	d9e7      	bls.n	800473c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800476c:	bf00      	nop
 800476e:	bf00      	nop
 8004770:	3714      	adds	r7, #20
 8004772:	46bd      	mov	sp, r7
 8004774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004778:	4770      	bx	lr
 800477a:	bf00      	nop
 800477c:	20000db4 	.word	0x20000db4

08004780 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004780:	b580      	push	{r7, lr}
 8004782:	b086      	sub	sp, #24
 8004784:	af00      	add	r7, sp, #0
 8004786:	60f8      	str	r0, [r7, #12]
 8004788:	60b9      	str	r1, [r7, #8]
 800478a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004790:	f001 fbf2 	bl	8005f78 <vPortEnterCritical>
 8004794:	697b      	ldr	r3, [r7, #20]
 8004796:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800479a:	b25b      	sxtb	r3, r3
 800479c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047a0:	d103      	bne.n	80047aa <vQueueWaitForMessageRestricted+0x2a>
 80047a2:	697b      	ldr	r3, [r7, #20]
 80047a4:	2200      	movs	r2, #0
 80047a6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80047aa:	697b      	ldr	r3, [r7, #20]
 80047ac:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80047b0:	b25b      	sxtb	r3, r3
 80047b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047b6:	d103      	bne.n	80047c0 <vQueueWaitForMessageRestricted+0x40>
 80047b8:	697b      	ldr	r3, [r7, #20]
 80047ba:	2200      	movs	r2, #0
 80047bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80047c0:	f001 fc0c 	bl	8005fdc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80047c4:	697b      	ldr	r3, [r7, #20]
 80047c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d106      	bne.n	80047da <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80047cc:	697b      	ldr	r3, [r7, #20]
 80047ce:	3324      	adds	r3, #36	@ 0x24
 80047d0:	687a      	ldr	r2, [r7, #4]
 80047d2:	68b9      	ldr	r1, [r7, #8]
 80047d4:	4618      	mov	r0, r3
 80047d6:	f000 fc6d 	bl	80050b4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80047da:	6978      	ldr	r0, [r7, #20]
 80047dc:	f7ff ff26 	bl	800462c <prvUnlockQueue>
	}
 80047e0:	bf00      	nop
 80047e2:	3718      	adds	r7, #24
 80047e4:	46bd      	mov	sp, r7
 80047e6:	bd80      	pop	{r7, pc}

080047e8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	b08e      	sub	sp, #56	@ 0x38
 80047ec:	af04      	add	r7, sp, #16
 80047ee:	60f8      	str	r0, [r7, #12]
 80047f0:	60b9      	str	r1, [r7, #8]
 80047f2:	607a      	str	r2, [r7, #4]
 80047f4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80047f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d10b      	bne.n	8004814 <xTaskCreateStatic+0x2c>
	__asm volatile
 80047fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004800:	f383 8811 	msr	BASEPRI, r3
 8004804:	f3bf 8f6f 	isb	sy
 8004808:	f3bf 8f4f 	dsb	sy
 800480c:	623b      	str	r3, [r7, #32]
}
 800480e:	bf00      	nop
 8004810:	bf00      	nop
 8004812:	e7fd      	b.n	8004810 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004814:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004816:	2b00      	cmp	r3, #0
 8004818:	d10b      	bne.n	8004832 <xTaskCreateStatic+0x4a>
	__asm volatile
 800481a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800481e:	f383 8811 	msr	BASEPRI, r3
 8004822:	f3bf 8f6f 	isb	sy
 8004826:	f3bf 8f4f 	dsb	sy
 800482a:	61fb      	str	r3, [r7, #28]
}
 800482c:	bf00      	nop
 800482e:	bf00      	nop
 8004830:	e7fd      	b.n	800482e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004832:	23a8      	movs	r3, #168	@ 0xa8
 8004834:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004836:	693b      	ldr	r3, [r7, #16]
 8004838:	2ba8      	cmp	r3, #168	@ 0xa8
 800483a:	d00b      	beq.n	8004854 <xTaskCreateStatic+0x6c>
	__asm volatile
 800483c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004840:	f383 8811 	msr	BASEPRI, r3
 8004844:	f3bf 8f6f 	isb	sy
 8004848:	f3bf 8f4f 	dsb	sy
 800484c:	61bb      	str	r3, [r7, #24]
}
 800484e:	bf00      	nop
 8004850:	bf00      	nop
 8004852:	e7fd      	b.n	8004850 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004854:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004856:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004858:	2b00      	cmp	r3, #0
 800485a:	d01e      	beq.n	800489a <xTaskCreateStatic+0xb2>
 800485c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800485e:	2b00      	cmp	r3, #0
 8004860:	d01b      	beq.n	800489a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004862:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004864:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004868:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800486a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800486c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800486e:	2202      	movs	r2, #2
 8004870:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004874:	2300      	movs	r3, #0
 8004876:	9303      	str	r3, [sp, #12]
 8004878:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800487a:	9302      	str	r3, [sp, #8]
 800487c:	f107 0314 	add.w	r3, r7, #20
 8004880:	9301      	str	r3, [sp, #4]
 8004882:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004884:	9300      	str	r3, [sp, #0]
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	687a      	ldr	r2, [r7, #4]
 800488a:	68b9      	ldr	r1, [r7, #8]
 800488c:	68f8      	ldr	r0, [r7, #12]
 800488e:	f000 f851 	bl	8004934 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004892:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004894:	f000 f8f6 	bl	8004a84 <prvAddNewTaskToReadyList>
 8004898:	e001      	b.n	800489e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800489a:	2300      	movs	r3, #0
 800489c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800489e:	697b      	ldr	r3, [r7, #20]
	}
 80048a0:	4618      	mov	r0, r3
 80048a2:	3728      	adds	r7, #40	@ 0x28
 80048a4:	46bd      	mov	sp, r7
 80048a6:	bd80      	pop	{r7, pc}

080048a8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	b08c      	sub	sp, #48	@ 0x30
 80048ac:	af04      	add	r7, sp, #16
 80048ae:	60f8      	str	r0, [r7, #12]
 80048b0:	60b9      	str	r1, [r7, #8]
 80048b2:	603b      	str	r3, [r7, #0]
 80048b4:	4613      	mov	r3, r2
 80048b6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80048b8:	88fb      	ldrh	r3, [r7, #6]
 80048ba:	009b      	lsls	r3, r3, #2
 80048bc:	4618      	mov	r0, r3
 80048be:	f001 fc7d 	bl	80061bc <pvPortMalloc>
 80048c2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80048c4:	697b      	ldr	r3, [r7, #20]
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d00e      	beq.n	80048e8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80048ca:	20a8      	movs	r0, #168	@ 0xa8
 80048cc:	f001 fc76 	bl	80061bc <pvPortMalloc>
 80048d0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80048d2:	69fb      	ldr	r3, [r7, #28]
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d003      	beq.n	80048e0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80048d8:	69fb      	ldr	r3, [r7, #28]
 80048da:	697a      	ldr	r2, [r7, #20]
 80048dc:	631a      	str	r2, [r3, #48]	@ 0x30
 80048de:	e005      	b.n	80048ec <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80048e0:	6978      	ldr	r0, [r7, #20]
 80048e2:	f001 fd39 	bl	8006358 <vPortFree>
 80048e6:	e001      	b.n	80048ec <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80048e8:	2300      	movs	r3, #0
 80048ea:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80048ec:	69fb      	ldr	r3, [r7, #28]
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d017      	beq.n	8004922 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80048f2:	69fb      	ldr	r3, [r7, #28]
 80048f4:	2200      	movs	r2, #0
 80048f6:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80048fa:	88fa      	ldrh	r2, [r7, #6]
 80048fc:	2300      	movs	r3, #0
 80048fe:	9303      	str	r3, [sp, #12]
 8004900:	69fb      	ldr	r3, [r7, #28]
 8004902:	9302      	str	r3, [sp, #8]
 8004904:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004906:	9301      	str	r3, [sp, #4]
 8004908:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800490a:	9300      	str	r3, [sp, #0]
 800490c:	683b      	ldr	r3, [r7, #0]
 800490e:	68b9      	ldr	r1, [r7, #8]
 8004910:	68f8      	ldr	r0, [r7, #12]
 8004912:	f000 f80f 	bl	8004934 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004916:	69f8      	ldr	r0, [r7, #28]
 8004918:	f000 f8b4 	bl	8004a84 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800491c:	2301      	movs	r3, #1
 800491e:	61bb      	str	r3, [r7, #24]
 8004920:	e002      	b.n	8004928 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004922:	f04f 33ff 	mov.w	r3, #4294967295
 8004926:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004928:	69bb      	ldr	r3, [r7, #24]
	}
 800492a:	4618      	mov	r0, r3
 800492c:	3720      	adds	r7, #32
 800492e:	46bd      	mov	sp, r7
 8004930:	bd80      	pop	{r7, pc}
	...

08004934 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b088      	sub	sp, #32
 8004938:	af00      	add	r7, sp, #0
 800493a:	60f8      	str	r0, [r7, #12]
 800493c:	60b9      	str	r1, [r7, #8]
 800493e:	607a      	str	r2, [r7, #4]
 8004940:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004942:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004944:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	009b      	lsls	r3, r3, #2
 800494a:	461a      	mov	r2, r3
 800494c:	21a5      	movs	r1, #165	@ 0xa5
 800494e:	f001 fe77 	bl	8006640 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004952:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004954:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800495c:	3b01      	subs	r3, #1
 800495e:	009b      	lsls	r3, r3, #2
 8004960:	4413      	add	r3, r2
 8004962:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004964:	69bb      	ldr	r3, [r7, #24]
 8004966:	f023 0307 	bic.w	r3, r3, #7
 800496a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800496c:	69bb      	ldr	r3, [r7, #24]
 800496e:	f003 0307 	and.w	r3, r3, #7
 8004972:	2b00      	cmp	r3, #0
 8004974:	d00b      	beq.n	800498e <prvInitialiseNewTask+0x5a>
	__asm volatile
 8004976:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800497a:	f383 8811 	msr	BASEPRI, r3
 800497e:	f3bf 8f6f 	isb	sy
 8004982:	f3bf 8f4f 	dsb	sy
 8004986:	617b      	str	r3, [r7, #20]
}
 8004988:	bf00      	nop
 800498a:	bf00      	nop
 800498c:	e7fd      	b.n	800498a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800498e:	68bb      	ldr	r3, [r7, #8]
 8004990:	2b00      	cmp	r3, #0
 8004992:	d01f      	beq.n	80049d4 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004994:	2300      	movs	r3, #0
 8004996:	61fb      	str	r3, [r7, #28]
 8004998:	e012      	b.n	80049c0 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800499a:	68ba      	ldr	r2, [r7, #8]
 800499c:	69fb      	ldr	r3, [r7, #28]
 800499e:	4413      	add	r3, r2
 80049a0:	7819      	ldrb	r1, [r3, #0]
 80049a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80049a4:	69fb      	ldr	r3, [r7, #28]
 80049a6:	4413      	add	r3, r2
 80049a8:	3334      	adds	r3, #52	@ 0x34
 80049aa:	460a      	mov	r2, r1
 80049ac:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80049ae:	68ba      	ldr	r2, [r7, #8]
 80049b0:	69fb      	ldr	r3, [r7, #28]
 80049b2:	4413      	add	r3, r2
 80049b4:	781b      	ldrb	r3, [r3, #0]
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d006      	beq.n	80049c8 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80049ba:	69fb      	ldr	r3, [r7, #28]
 80049bc:	3301      	adds	r3, #1
 80049be:	61fb      	str	r3, [r7, #28]
 80049c0:	69fb      	ldr	r3, [r7, #28]
 80049c2:	2b0f      	cmp	r3, #15
 80049c4:	d9e9      	bls.n	800499a <prvInitialiseNewTask+0x66>
 80049c6:	e000      	b.n	80049ca <prvInitialiseNewTask+0x96>
			{
				break;
 80049c8:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80049ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049cc:	2200      	movs	r2, #0
 80049ce:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80049d2:	e003      	b.n	80049dc <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80049d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049d6:	2200      	movs	r2, #0
 80049d8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80049dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049de:	2b37      	cmp	r3, #55	@ 0x37
 80049e0:	d901      	bls.n	80049e6 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80049e2:	2337      	movs	r3, #55	@ 0x37
 80049e4:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80049e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049e8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80049ea:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80049ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049ee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80049f0:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80049f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049f4:	2200      	movs	r2, #0
 80049f6:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80049f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049fa:	3304      	adds	r3, #4
 80049fc:	4618      	mov	r0, r3
 80049fe:	f7ff f965 	bl	8003ccc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004a02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a04:	3318      	adds	r3, #24
 8004a06:	4618      	mov	r0, r3
 8004a08:	f7ff f960 	bl	8003ccc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004a0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a0e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004a10:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004a12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a14:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8004a18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a1a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004a1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a1e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004a20:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004a22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a24:	2200      	movs	r2, #0
 8004a26:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004a2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8004a32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a34:	3354      	adds	r3, #84	@ 0x54
 8004a36:	224c      	movs	r2, #76	@ 0x4c
 8004a38:	2100      	movs	r1, #0
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	f001 fe00 	bl	8006640 <memset>
 8004a40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a42:	4a0d      	ldr	r2, [pc, #52]	@ (8004a78 <prvInitialiseNewTask+0x144>)
 8004a44:	659a      	str	r2, [r3, #88]	@ 0x58
 8004a46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a48:	4a0c      	ldr	r2, [pc, #48]	@ (8004a7c <prvInitialiseNewTask+0x148>)
 8004a4a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004a4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a4e:	4a0c      	ldr	r2, [pc, #48]	@ (8004a80 <prvInitialiseNewTask+0x14c>)
 8004a50:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004a52:	683a      	ldr	r2, [r7, #0]
 8004a54:	68f9      	ldr	r1, [r7, #12]
 8004a56:	69b8      	ldr	r0, [r7, #24]
 8004a58:	f001 f95a 	bl	8005d10 <pxPortInitialiseStack>
 8004a5c:	4602      	mov	r2, r0
 8004a5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a60:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004a62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d002      	beq.n	8004a6e <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004a68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a6a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004a6c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004a6e:	bf00      	nop
 8004a70:	3720      	adds	r7, #32
 8004a72:	46bd      	mov	sp, r7
 8004a74:	bd80      	pop	{r7, pc}
 8004a76:	bf00      	nop
 8004a78:	20002000 	.word	0x20002000
 8004a7c:	20002068 	.word	0x20002068
 8004a80:	200020d0 	.word	0x200020d0

08004a84 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004a84:	b580      	push	{r7, lr}
 8004a86:	b082      	sub	sp, #8
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004a8c:	f001 fa74 	bl	8005f78 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004a90:	4b2d      	ldr	r3, [pc, #180]	@ (8004b48 <prvAddNewTaskToReadyList+0xc4>)
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	3301      	adds	r3, #1
 8004a96:	4a2c      	ldr	r2, [pc, #176]	@ (8004b48 <prvAddNewTaskToReadyList+0xc4>)
 8004a98:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004a9a:	4b2c      	ldr	r3, [pc, #176]	@ (8004b4c <prvAddNewTaskToReadyList+0xc8>)
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d109      	bne.n	8004ab6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004aa2:	4a2a      	ldr	r2, [pc, #168]	@ (8004b4c <prvAddNewTaskToReadyList+0xc8>)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004aa8:	4b27      	ldr	r3, [pc, #156]	@ (8004b48 <prvAddNewTaskToReadyList+0xc4>)
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	2b01      	cmp	r3, #1
 8004aae:	d110      	bne.n	8004ad2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004ab0:	f000 fc2e 	bl	8005310 <prvInitialiseTaskLists>
 8004ab4:	e00d      	b.n	8004ad2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004ab6:	4b26      	ldr	r3, [pc, #152]	@ (8004b50 <prvAddNewTaskToReadyList+0xcc>)
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d109      	bne.n	8004ad2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004abe:	4b23      	ldr	r3, [pc, #140]	@ (8004b4c <prvAddNewTaskToReadyList+0xc8>)
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ac8:	429a      	cmp	r2, r3
 8004aca:	d802      	bhi.n	8004ad2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004acc:	4a1f      	ldr	r2, [pc, #124]	@ (8004b4c <prvAddNewTaskToReadyList+0xc8>)
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004ad2:	4b20      	ldr	r3, [pc, #128]	@ (8004b54 <prvAddNewTaskToReadyList+0xd0>)
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	3301      	adds	r3, #1
 8004ad8:	4a1e      	ldr	r2, [pc, #120]	@ (8004b54 <prvAddNewTaskToReadyList+0xd0>)
 8004ada:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004adc:	4b1d      	ldr	r3, [pc, #116]	@ (8004b54 <prvAddNewTaskToReadyList+0xd0>)
 8004ade:	681a      	ldr	r2, [r3, #0]
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ae8:	4b1b      	ldr	r3, [pc, #108]	@ (8004b58 <prvAddNewTaskToReadyList+0xd4>)
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	429a      	cmp	r2, r3
 8004aee:	d903      	bls.n	8004af8 <prvAddNewTaskToReadyList+0x74>
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004af4:	4a18      	ldr	r2, [pc, #96]	@ (8004b58 <prvAddNewTaskToReadyList+0xd4>)
 8004af6:	6013      	str	r3, [r2, #0]
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004afc:	4613      	mov	r3, r2
 8004afe:	009b      	lsls	r3, r3, #2
 8004b00:	4413      	add	r3, r2
 8004b02:	009b      	lsls	r3, r3, #2
 8004b04:	4a15      	ldr	r2, [pc, #84]	@ (8004b5c <prvAddNewTaskToReadyList+0xd8>)
 8004b06:	441a      	add	r2, r3
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	3304      	adds	r3, #4
 8004b0c:	4619      	mov	r1, r3
 8004b0e:	4610      	mov	r0, r2
 8004b10:	f7ff f8e9 	bl	8003ce6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004b14:	f001 fa62 	bl	8005fdc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004b18:	4b0d      	ldr	r3, [pc, #52]	@ (8004b50 <prvAddNewTaskToReadyList+0xcc>)
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d00e      	beq.n	8004b3e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004b20:	4b0a      	ldr	r3, [pc, #40]	@ (8004b4c <prvAddNewTaskToReadyList+0xc8>)
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b2a:	429a      	cmp	r2, r3
 8004b2c:	d207      	bcs.n	8004b3e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004b2e:	4b0c      	ldr	r3, [pc, #48]	@ (8004b60 <prvAddNewTaskToReadyList+0xdc>)
 8004b30:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004b34:	601a      	str	r2, [r3, #0]
 8004b36:	f3bf 8f4f 	dsb	sy
 8004b3a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004b3e:	bf00      	nop
 8004b40:	3708      	adds	r7, #8
 8004b42:	46bd      	mov	sp, r7
 8004b44:	bd80      	pop	{r7, pc}
 8004b46:	bf00      	nop
 8004b48:	200012c8 	.word	0x200012c8
 8004b4c:	20000df4 	.word	0x20000df4
 8004b50:	200012d4 	.word	0x200012d4
 8004b54:	200012e4 	.word	0x200012e4
 8004b58:	200012d0 	.word	0x200012d0
 8004b5c:	20000df8 	.word	0x20000df8
 8004b60:	e000ed04 	.word	0xe000ed04

08004b64 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	b084      	sub	sp, #16
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004b6c:	2300      	movs	r3, #0
 8004b6e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d018      	beq.n	8004ba8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004b76:	4b14      	ldr	r3, [pc, #80]	@ (8004bc8 <vTaskDelay+0x64>)
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d00b      	beq.n	8004b96 <vTaskDelay+0x32>
	__asm volatile
 8004b7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b82:	f383 8811 	msr	BASEPRI, r3
 8004b86:	f3bf 8f6f 	isb	sy
 8004b8a:	f3bf 8f4f 	dsb	sy
 8004b8e:	60bb      	str	r3, [r7, #8]
}
 8004b90:	bf00      	nop
 8004b92:	bf00      	nop
 8004b94:	e7fd      	b.n	8004b92 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8004b96:	f000 f88b 	bl	8004cb0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004b9a:	2100      	movs	r1, #0
 8004b9c:	6878      	ldr	r0, [r7, #4]
 8004b9e:	f000 fd09 	bl	80055b4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004ba2:	f000 f893 	bl	8004ccc <xTaskResumeAll>
 8004ba6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d107      	bne.n	8004bbe <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8004bae:	4b07      	ldr	r3, [pc, #28]	@ (8004bcc <vTaskDelay+0x68>)
 8004bb0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004bb4:	601a      	str	r2, [r3, #0]
 8004bb6:	f3bf 8f4f 	dsb	sy
 8004bba:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004bbe:	bf00      	nop
 8004bc0:	3710      	adds	r7, #16
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	bd80      	pop	{r7, pc}
 8004bc6:	bf00      	nop
 8004bc8:	200012f0 	.word	0x200012f0
 8004bcc:	e000ed04 	.word	0xe000ed04

08004bd0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	b08a      	sub	sp, #40	@ 0x28
 8004bd4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004bd6:	2300      	movs	r3, #0
 8004bd8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004bda:	2300      	movs	r3, #0
 8004bdc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004bde:	463a      	mov	r2, r7
 8004be0:	1d39      	adds	r1, r7, #4
 8004be2:	f107 0308 	add.w	r3, r7, #8
 8004be6:	4618      	mov	r0, r3
 8004be8:	f7ff f81c 	bl	8003c24 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004bec:	6839      	ldr	r1, [r7, #0]
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	68ba      	ldr	r2, [r7, #8]
 8004bf2:	9202      	str	r2, [sp, #8]
 8004bf4:	9301      	str	r3, [sp, #4]
 8004bf6:	2300      	movs	r3, #0
 8004bf8:	9300      	str	r3, [sp, #0]
 8004bfa:	2300      	movs	r3, #0
 8004bfc:	460a      	mov	r2, r1
 8004bfe:	4924      	ldr	r1, [pc, #144]	@ (8004c90 <vTaskStartScheduler+0xc0>)
 8004c00:	4824      	ldr	r0, [pc, #144]	@ (8004c94 <vTaskStartScheduler+0xc4>)
 8004c02:	f7ff fdf1 	bl	80047e8 <xTaskCreateStatic>
 8004c06:	4603      	mov	r3, r0
 8004c08:	4a23      	ldr	r2, [pc, #140]	@ (8004c98 <vTaskStartScheduler+0xc8>)
 8004c0a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004c0c:	4b22      	ldr	r3, [pc, #136]	@ (8004c98 <vTaskStartScheduler+0xc8>)
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d002      	beq.n	8004c1a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004c14:	2301      	movs	r3, #1
 8004c16:	617b      	str	r3, [r7, #20]
 8004c18:	e001      	b.n	8004c1e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004c1a:	2300      	movs	r3, #0
 8004c1c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8004c1e:	697b      	ldr	r3, [r7, #20]
 8004c20:	2b01      	cmp	r3, #1
 8004c22:	d102      	bne.n	8004c2a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8004c24:	f000 fd1a 	bl	800565c <xTimerCreateTimerTask>
 8004c28:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004c2a:	697b      	ldr	r3, [r7, #20]
 8004c2c:	2b01      	cmp	r3, #1
 8004c2e:	d11b      	bne.n	8004c68 <vTaskStartScheduler+0x98>
	__asm volatile
 8004c30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c34:	f383 8811 	msr	BASEPRI, r3
 8004c38:	f3bf 8f6f 	isb	sy
 8004c3c:	f3bf 8f4f 	dsb	sy
 8004c40:	613b      	str	r3, [r7, #16]
}
 8004c42:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004c44:	4b15      	ldr	r3, [pc, #84]	@ (8004c9c <vTaskStartScheduler+0xcc>)
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	3354      	adds	r3, #84	@ 0x54
 8004c4a:	4a15      	ldr	r2, [pc, #84]	@ (8004ca0 <vTaskStartScheduler+0xd0>)
 8004c4c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004c4e:	4b15      	ldr	r3, [pc, #84]	@ (8004ca4 <vTaskStartScheduler+0xd4>)
 8004c50:	f04f 32ff 	mov.w	r2, #4294967295
 8004c54:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004c56:	4b14      	ldr	r3, [pc, #80]	@ (8004ca8 <vTaskStartScheduler+0xd8>)
 8004c58:	2201      	movs	r2, #1
 8004c5a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004c5c:	4b13      	ldr	r3, [pc, #76]	@ (8004cac <vTaskStartScheduler+0xdc>)
 8004c5e:	2200      	movs	r2, #0
 8004c60:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004c62:	f001 f8e5 	bl	8005e30 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004c66:	e00f      	b.n	8004c88 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004c68:	697b      	ldr	r3, [r7, #20]
 8004c6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c6e:	d10b      	bne.n	8004c88 <vTaskStartScheduler+0xb8>
	__asm volatile
 8004c70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c74:	f383 8811 	msr	BASEPRI, r3
 8004c78:	f3bf 8f6f 	isb	sy
 8004c7c:	f3bf 8f4f 	dsb	sy
 8004c80:	60fb      	str	r3, [r7, #12]
}
 8004c82:	bf00      	nop
 8004c84:	bf00      	nop
 8004c86:	e7fd      	b.n	8004c84 <vTaskStartScheduler+0xb4>
}
 8004c88:	bf00      	nop
 8004c8a:	3718      	adds	r7, #24
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	bd80      	pop	{r7, pc}
 8004c90:	08007074 	.word	0x08007074
 8004c94:	080052e1 	.word	0x080052e1
 8004c98:	200012ec 	.word	0x200012ec
 8004c9c:	20000df4 	.word	0x20000df4
 8004ca0:	20000010 	.word	0x20000010
 8004ca4:	200012e8 	.word	0x200012e8
 8004ca8:	200012d4 	.word	0x200012d4
 8004cac:	200012cc 	.word	0x200012cc

08004cb0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004cb0:	b480      	push	{r7}
 8004cb2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004cb4:	4b04      	ldr	r3, [pc, #16]	@ (8004cc8 <vTaskSuspendAll+0x18>)
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	3301      	adds	r3, #1
 8004cba:	4a03      	ldr	r2, [pc, #12]	@ (8004cc8 <vTaskSuspendAll+0x18>)
 8004cbc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8004cbe:	bf00      	nop
 8004cc0:	46bd      	mov	sp, r7
 8004cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc6:	4770      	bx	lr
 8004cc8:	200012f0 	.word	0x200012f0

08004ccc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004ccc:	b580      	push	{r7, lr}
 8004cce:	b084      	sub	sp, #16
 8004cd0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004cd2:	2300      	movs	r3, #0
 8004cd4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004cd6:	2300      	movs	r3, #0
 8004cd8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004cda:	4b42      	ldr	r3, [pc, #264]	@ (8004de4 <xTaskResumeAll+0x118>)
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d10b      	bne.n	8004cfa <xTaskResumeAll+0x2e>
	__asm volatile
 8004ce2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ce6:	f383 8811 	msr	BASEPRI, r3
 8004cea:	f3bf 8f6f 	isb	sy
 8004cee:	f3bf 8f4f 	dsb	sy
 8004cf2:	603b      	str	r3, [r7, #0]
}
 8004cf4:	bf00      	nop
 8004cf6:	bf00      	nop
 8004cf8:	e7fd      	b.n	8004cf6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004cfa:	f001 f93d 	bl	8005f78 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004cfe:	4b39      	ldr	r3, [pc, #228]	@ (8004de4 <xTaskResumeAll+0x118>)
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	3b01      	subs	r3, #1
 8004d04:	4a37      	ldr	r2, [pc, #220]	@ (8004de4 <xTaskResumeAll+0x118>)
 8004d06:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004d08:	4b36      	ldr	r3, [pc, #216]	@ (8004de4 <xTaskResumeAll+0x118>)
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d162      	bne.n	8004dd6 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004d10:	4b35      	ldr	r3, [pc, #212]	@ (8004de8 <xTaskResumeAll+0x11c>)
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d05e      	beq.n	8004dd6 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004d18:	e02f      	b.n	8004d7a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004d1a:	4b34      	ldr	r3, [pc, #208]	@ (8004dec <xTaskResumeAll+0x120>)
 8004d1c:	68db      	ldr	r3, [r3, #12]
 8004d1e:	68db      	ldr	r3, [r3, #12]
 8004d20:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	3318      	adds	r3, #24
 8004d26:	4618      	mov	r0, r3
 8004d28:	f7ff f83a 	bl	8003da0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	3304      	adds	r3, #4
 8004d30:	4618      	mov	r0, r3
 8004d32:	f7ff f835 	bl	8003da0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d3a:	4b2d      	ldr	r3, [pc, #180]	@ (8004df0 <xTaskResumeAll+0x124>)
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	429a      	cmp	r2, r3
 8004d40:	d903      	bls.n	8004d4a <xTaskResumeAll+0x7e>
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d46:	4a2a      	ldr	r2, [pc, #168]	@ (8004df0 <xTaskResumeAll+0x124>)
 8004d48:	6013      	str	r3, [r2, #0]
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d4e:	4613      	mov	r3, r2
 8004d50:	009b      	lsls	r3, r3, #2
 8004d52:	4413      	add	r3, r2
 8004d54:	009b      	lsls	r3, r3, #2
 8004d56:	4a27      	ldr	r2, [pc, #156]	@ (8004df4 <xTaskResumeAll+0x128>)
 8004d58:	441a      	add	r2, r3
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	3304      	adds	r3, #4
 8004d5e:	4619      	mov	r1, r3
 8004d60:	4610      	mov	r0, r2
 8004d62:	f7fe ffc0 	bl	8003ce6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d6a:	4b23      	ldr	r3, [pc, #140]	@ (8004df8 <xTaskResumeAll+0x12c>)
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d70:	429a      	cmp	r2, r3
 8004d72:	d302      	bcc.n	8004d7a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8004d74:	4b21      	ldr	r3, [pc, #132]	@ (8004dfc <xTaskResumeAll+0x130>)
 8004d76:	2201      	movs	r2, #1
 8004d78:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004d7a:	4b1c      	ldr	r3, [pc, #112]	@ (8004dec <xTaskResumeAll+0x120>)
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d1cb      	bne.n	8004d1a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d001      	beq.n	8004d8c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004d88:	f000 fb66 	bl	8005458 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004d8c:	4b1c      	ldr	r3, [pc, #112]	@ (8004e00 <xTaskResumeAll+0x134>)
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d010      	beq.n	8004dba <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004d98:	f000 f846 	bl	8004e28 <xTaskIncrementTick>
 8004d9c:	4603      	mov	r3, r0
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d002      	beq.n	8004da8 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8004da2:	4b16      	ldr	r3, [pc, #88]	@ (8004dfc <xTaskResumeAll+0x130>)
 8004da4:	2201      	movs	r2, #1
 8004da6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	3b01      	subs	r3, #1
 8004dac:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d1f1      	bne.n	8004d98 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8004db4:	4b12      	ldr	r3, [pc, #72]	@ (8004e00 <xTaskResumeAll+0x134>)
 8004db6:	2200      	movs	r2, #0
 8004db8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004dba:	4b10      	ldr	r3, [pc, #64]	@ (8004dfc <xTaskResumeAll+0x130>)
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d009      	beq.n	8004dd6 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004dc2:	2301      	movs	r3, #1
 8004dc4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004dc6:	4b0f      	ldr	r3, [pc, #60]	@ (8004e04 <xTaskResumeAll+0x138>)
 8004dc8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004dcc:	601a      	str	r2, [r3, #0]
 8004dce:	f3bf 8f4f 	dsb	sy
 8004dd2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004dd6:	f001 f901 	bl	8005fdc <vPortExitCritical>

	return xAlreadyYielded;
 8004dda:	68bb      	ldr	r3, [r7, #8]
}
 8004ddc:	4618      	mov	r0, r3
 8004dde:	3710      	adds	r7, #16
 8004de0:	46bd      	mov	sp, r7
 8004de2:	bd80      	pop	{r7, pc}
 8004de4:	200012f0 	.word	0x200012f0
 8004de8:	200012c8 	.word	0x200012c8
 8004dec:	20001288 	.word	0x20001288
 8004df0:	200012d0 	.word	0x200012d0
 8004df4:	20000df8 	.word	0x20000df8
 8004df8:	20000df4 	.word	0x20000df4
 8004dfc:	200012dc 	.word	0x200012dc
 8004e00:	200012d8 	.word	0x200012d8
 8004e04:	e000ed04 	.word	0xe000ed04

08004e08 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004e08:	b480      	push	{r7}
 8004e0a:	b083      	sub	sp, #12
 8004e0c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8004e0e:	4b05      	ldr	r3, [pc, #20]	@ (8004e24 <xTaskGetTickCount+0x1c>)
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8004e14:	687b      	ldr	r3, [r7, #4]
}
 8004e16:	4618      	mov	r0, r3
 8004e18:	370c      	adds	r7, #12
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e20:	4770      	bx	lr
 8004e22:	bf00      	nop
 8004e24:	200012cc 	.word	0x200012cc

08004e28 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004e28:	b580      	push	{r7, lr}
 8004e2a:	b086      	sub	sp, #24
 8004e2c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004e2e:	2300      	movs	r3, #0
 8004e30:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004e32:	4b4f      	ldr	r3, [pc, #316]	@ (8004f70 <xTaskIncrementTick+0x148>)
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	f040 8090 	bne.w	8004f5c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004e3c:	4b4d      	ldr	r3, [pc, #308]	@ (8004f74 <xTaskIncrementTick+0x14c>)
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	3301      	adds	r3, #1
 8004e42:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004e44:	4a4b      	ldr	r2, [pc, #300]	@ (8004f74 <xTaskIncrementTick+0x14c>)
 8004e46:	693b      	ldr	r3, [r7, #16]
 8004e48:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004e4a:	693b      	ldr	r3, [r7, #16]
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d121      	bne.n	8004e94 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8004e50:	4b49      	ldr	r3, [pc, #292]	@ (8004f78 <xTaskIncrementTick+0x150>)
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d00b      	beq.n	8004e72 <xTaskIncrementTick+0x4a>
	__asm volatile
 8004e5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e5e:	f383 8811 	msr	BASEPRI, r3
 8004e62:	f3bf 8f6f 	isb	sy
 8004e66:	f3bf 8f4f 	dsb	sy
 8004e6a:	603b      	str	r3, [r7, #0]
}
 8004e6c:	bf00      	nop
 8004e6e:	bf00      	nop
 8004e70:	e7fd      	b.n	8004e6e <xTaskIncrementTick+0x46>
 8004e72:	4b41      	ldr	r3, [pc, #260]	@ (8004f78 <xTaskIncrementTick+0x150>)
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	60fb      	str	r3, [r7, #12]
 8004e78:	4b40      	ldr	r3, [pc, #256]	@ (8004f7c <xTaskIncrementTick+0x154>)
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	4a3e      	ldr	r2, [pc, #248]	@ (8004f78 <xTaskIncrementTick+0x150>)
 8004e7e:	6013      	str	r3, [r2, #0]
 8004e80:	4a3e      	ldr	r2, [pc, #248]	@ (8004f7c <xTaskIncrementTick+0x154>)
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	6013      	str	r3, [r2, #0]
 8004e86:	4b3e      	ldr	r3, [pc, #248]	@ (8004f80 <xTaskIncrementTick+0x158>)
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	3301      	adds	r3, #1
 8004e8c:	4a3c      	ldr	r2, [pc, #240]	@ (8004f80 <xTaskIncrementTick+0x158>)
 8004e8e:	6013      	str	r3, [r2, #0]
 8004e90:	f000 fae2 	bl	8005458 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004e94:	4b3b      	ldr	r3, [pc, #236]	@ (8004f84 <xTaskIncrementTick+0x15c>)
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	693a      	ldr	r2, [r7, #16]
 8004e9a:	429a      	cmp	r2, r3
 8004e9c:	d349      	bcc.n	8004f32 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004e9e:	4b36      	ldr	r3, [pc, #216]	@ (8004f78 <xTaskIncrementTick+0x150>)
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d104      	bne.n	8004eb2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004ea8:	4b36      	ldr	r3, [pc, #216]	@ (8004f84 <xTaskIncrementTick+0x15c>)
 8004eaa:	f04f 32ff 	mov.w	r2, #4294967295
 8004eae:	601a      	str	r2, [r3, #0]
					break;
 8004eb0:	e03f      	b.n	8004f32 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004eb2:	4b31      	ldr	r3, [pc, #196]	@ (8004f78 <xTaskIncrementTick+0x150>)
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	68db      	ldr	r3, [r3, #12]
 8004eb8:	68db      	ldr	r3, [r3, #12]
 8004eba:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004ebc:	68bb      	ldr	r3, [r7, #8]
 8004ebe:	685b      	ldr	r3, [r3, #4]
 8004ec0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004ec2:	693a      	ldr	r2, [r7, #16]
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	429a      	cmp	r2, r3
 8004ec8:	d203      	bcs.n	8004ed2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004eca:	4a2e      	ldr	r2, [pc, #184]	@ (8004f84 <xTaskIncrementTick+0x15c>)
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004ed0:	e02f      	b.n	8004f32 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004ed2:	68bb      	ldr	r3, [r7, #8]
 8004ed4:	3304      	adds	r3, #4
 8004ed6:	4618      	mov	r0, r3
 8004ed8:	f7fe ff62 	bl	8003da0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004edc:	68bb      	ldr	r3, [r7, #8]
 8004ede:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d004      	beq.n	8004eee <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004ee4:	68bb      	ldr	r3, [r7, #8]
 8004ee6:	3318      	adds	r3, #24
 8004ee8:	4618      	mov	r0, r3
 8004eea:	f7fe ff59 	bl	8003da0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004eee:	68bb      	ldr	r3, [r7, #8]
 8004ef0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ef2:	4b25      	ldr	r3, [pc, #148]	@ (8004f88 <xTaskIncrementTick+0x160>)
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	429a      	cmp	r2, r3
 8004ef8:	d903      	bls.n	8004f02 <xTaskIncrementTick+0xda>
 8004efa:	68bb      	ldr	r3, [r7, #8]
 8004efc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004efe:	4a22      	ldr	r2, [pc, #136]	@ (8004f88 <xTaskIncrementTick+0x160>)
 8004f00:	6013      	str	r3, [r2, #0]
 8004f02:	68bb      	ldr	r3, [r7, #8]
 8004f04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f06:	4613      	mov	r3, r2
 8004f08:	009b      	lsls	r3, r3, #2
 8004f0a:	4413      	add	r3, r2
 8004f0c:	009b      	lsls	r3, r3, #2
 8004f0e:	4a1f      	ldr	r2, [pc, #124]	@ (8004f8c <xTaskIncrementTick+0x164>)
 8004f10:	441a      	add	r2, r3
 8004f12:	68bb      	ldr	r3, [r7, #8]
 8004f14:	3304      	adds	r3, #4
 8004f16:	4619      	mov	r1, r3
 8004f18:	4610      	mov	r0, r2
 8004f1a:	f7fe fee4 	bl	8003ce6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004f1e:	68bb      	ldr	r3, [r7, #8]
 8004f20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f22:	4b1b      	ldr	r3, [pc, #108]	@ (8004f90 <xTaskIncrementTick+0x168>)
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f28:	429a      	cmp	r2, r3
 8004f2a:	d3b8      	bcc.n	8004e9e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8004f2c:	2301      	movs	r3, #1
 8004f2e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004f30:	e7b5      	b.n	8004e9e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004f32:	4b17      	ldr	r3, [pc, #92]	@ (8004f90 <xTaskIncrementTick+0x168>)
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f38:	4914      	ldr	r1, [pc, #80]	@ (8004f8c <xTaskIncrementTick+0x164>)
 8004f3a:	4613      	mov	r3, r2
 8004f3c:	009b      	lsls	r3, r3, #2
 8004f3e:	4413      	add	r3, r2
 8004f40:	009b      	lsls	r3, r3, #2
 8004f42:	440b      	add	r3, r1
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	2b01      	cmp	r3, #1
 8004f48:	d901      	bls.n	8004f4e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8004f4a:	2301      	movs	r3, #1
 8004f4c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004f4e:	4b11      	ldr	r3, [pc, #68]	@ (8004f94 <xTaskIncrementTick+0x16c>)
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d007      	beq.n	8004f66 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8004f56:	2301      	movs	r3, #1
 8004f58:	617b      	str	r3, [r7, #20]
 8004f5a:	e004      	b.n	8004f66 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004f5c:	4b0e      	ldr	r3, [pc, #56]	@ (8004f98 <xTaskIncrementTick+0x170>)
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	3301      	adds	r3, #1
 8004f62:	4a0d      	ldr	r2, [pc, #52]	@ (8004f98 <xTaskIncrementTick+0x170>)
 8004f64:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004f66:	697b      	ldr	r3, [r7, #20]
}
 8004f68:	4618      	mov	r0, r3
 8004f6a:	3718      	adds	r7, #24
 8004f6c:	46bd      	mov	sp, r7
 8004f6e:	bd80      	pop	{r7, pc}
 8004f70:	200012f0 	.word	0x200012f0
 8004f74:	200012cc 	.word	0x200012cc
 8004f78:	20001280 	.word	0x20001280
 8004f7c:	20001284 	.word	0x20001284
 8004f80:	200012e0 	.word	0x200012e0
 8004f84:	200012e8 	.word	0x200012e8
 8004f88:	200012d0 	.word	0x200012d0
 8004f8c:	20000df8 	.word	0x20000df8
 8004f90:	20000df4 	.word	0x20000df4
 8004f94:	200012dc 	.word	0x200012dc
 8004f98:	200012d8 	.word	0x200012d8

08004f9c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004f9c:	b480      	push	{r7}
 8004f9e:	b085      	sub	sp, #20
 8004fa0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004fa2:	4b2b      	ldr	r3, [pc, #172]	@ (8005050 <vTaskSwitchContext+0xb4>)
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d003      	beq.n	8004fb2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004faa:	4b2a      	ldr	r3, [pc, #168]	@ (8005054 <vTaskSwitchContext+0xb8>)
 8004fac:	2201      	movs	r2, #1
 8004fae:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004fb0:	e047      	b.n	8005042 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8004fb2:	4b28      	ldr	r3, [pc, #160]	@ (8005054 <vTaskSwitchContext+0xb8>)
 8004fb4:	2200      	movs	r2, #0
 8004fb6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004fb8:	4b27      	ldr	r3, [pc, #156]	@ (8005058 <vTaskSwitchContext+0xbc>)
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	60fb      	str	r3, [r7, #12]
 8004fbe:	e011      	b.n	8004fe4 <vTaskSwitchContext+0x48>
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d10b      	bne.n	8004fde <vTaskSwitchContext+0x42>
	__asm volatile
 8004fc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fca:	f383 8811 	msr	BASEPRI, r3
 8004fce:	f3bf 8f6f 	isb	sy
 8004fd2:	f3bf 8f4f 	dsb	sy
 8004fd6:	607b      	str	r3, [r7, #4]
}
 8004fd8:	bf00      	nop
 8004fda:	bf00      	nop
 8004fdc:	e7fd      	b.n	8004fda <vTaskSwitchContext+0x3e>
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	3b01      	subs	r3, #1
 8004fe2:	60fb      	str	r3, [r7, #12]
 8004fe4:	491d      	ldr	r1, [pc, #116]	@ (800505c <vTaskSwitchContext+0xc0>)
 8004fe6:	68fa      	ldr	r2, [r7, #12]
 8004fe8:	4613      	mov	r3, r2
 8004fea:	009b      	lsls	r3, r3, #2
 8004fec:	4413      	add	r3, r2
 8004fee:	009b      	lsls	r3, r3, #2
 8004ff0:	440b      	add	r3, r1
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d0e3      	beq.n	8004fc0 <vTaskSwitchContext+0x24>
 8004ff8:	68fa      	ldr	r2, [r7, #12]
 8004ffa:	4613      	mov	r3, r2
 8004ffc:	009b      	lsls	r3, r3, #2
 8004ffe:	4413      	add	r3, r2
 8005000:	009b      	lsls	r3, r3, #2
 8005002:	4a16      	ldr	r2, [pc, #88]	@ (800505c <vTaskSwitchContext+0xc0>)
 8005004:	4413      	add	r3, r2
 8005006:	60bb      	str	r3, [r7, #8]
 8005008:	68bb      	ldr	r3, [r7, #8]
 800500a:	685b      	ldr	r3, [r3, #4]
 800500c:	685a      	ldr	r2, [r3, #4]
 800500e:	68bb      	ldr	r3, [r7, #8]
 8005010:	605a      	str	r2, [r3, #4]
 8005012:	68bb      	ldr	r3, [r7, #8]
 8005014:	685a      	ldr	r2, [r3, #4]
 8005016:	68bb      	ldr	r3, [r7, #8]
 8005018:	3308      	adds	r3, #8
 800501a:	429a      	cmp	r2, r3
 800501c:	d104      	bne.n	8005028 <vTaskSwitchContext+0x8c>
 800501e:	68bb      	ldr	r3, [r7, #8]
 8005020:	685b      	ldr	r3, [r3, #4]
 8005022:	685a      	ldr	r2, [r3, #4]
 8005024:	68bb      	ldr	r3, [r7, #8]
 8005026:	605a      	str	r2, [r3, #4]
 8005028:	68bb      	ldr	r3, [r7, #8]
 800502a:	685b      	ldr	r3, [r3, #4]
 800502c:	68db      	ldr	r3, [r3, #12]
 800502e:	4a0c      	ldr	r2, [pc, #48]	@ (8005060 <vTaskSwitchContext+0xc4>)
 8005030:	6013      	str	r3, [r2, #0]
 8005032:	4a09      	ldr	r2, [pc, #36]	@ (8005058 <vTaskSwitchContext+0xbc>)
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005038:	4b09      	ldr	r3, [pc, #36]	@ (8005060 <vTaskSwitchContext+0xc4>)
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	3354      	adds	r3, #84	@ 0x54
 800503e:	4a09      	ldr	r2, [pc, #36]	@ (8005064 <vTaskSwitchContext+0xc8>)
 8005040:	6013      	str	r3, [r2, #0]
}
 8005042:	bf00      	nop
 8005044:	3714      	adds	r7, #20
 8005046:	46bd      	mov	sp, r7
 8005048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504c:	4770      	bx	lr
 800504e:	bf00      	nop
 8005050:	200012f0 	.word	0x200012f0
 8005054:	200012dc 	.word	0x200012dc
 8005058:	200012d0 	.word	0x200012d0
 800505c:	20000df8 	.word	0x20000df8
 8005060:	20000df4 	.word	0x20000df4
 8005064:	20000010 	.word	0x20000010

08005068 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005068:	b580      	push	{r7, lr}
 800506a:	b084      	sub	sp, #16
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
 8005070:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	2b00      	cmp	r3, #0
 8005076:	d10b      	bne.n	8005090 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8005078:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800507c:	f383 8811 	msr	BASEPRI, r3
 8005080:	f3bf 8f6f 	isb	sy
 8005084:	f3bf 8f4f 	dsb	sy
 8005088:	60fb      	str	r3, [r7, #12]
}
 800508a:	bf00      	nop
 800508c:	bf00      	nop
 800508e:	e7fd      	b.n	800508c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005090:	4b07      	ldr	r3, [pc, #28]	@ (80050b0 <vTaskPlaceOnEventList+0x48>)
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	3318      	adds	r3, #24
 8005096:	4619      	mov	r1, r3
 8005098:	6878      	ldr	r0, [r7, #4]
 800509a:	f7fe fe48 	bl	8003d2e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800509e:	2101      	movs	r1, #1
 80050a0:	6838      	ldr	r0, [r7, #0]
 80050a2:	f000 fa87 	bl	80055b4 <prvAddCurrentTaskToDelayedList>
}
 80050a6:	bf00      	nop
 80050a8:	3710      	adds	r7, #16
 80050aa:	46bd      	mov	sp, r7
 80050ac:	bd80      	pop	{r7, pc}
 80050ae:	bf00      	nop
 80050b0:	20000df4 	.word	0x20000df4

080050b4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80050b4:	b580      	push	{r7, lr}
 80050b6:	b086      	sub	sp, #24
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	60f8      	str	r0, [r7, #12]
 80050bc:	60b9      	str	r1, [r7, #8]
 80050be:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d10b      	bne.n	80050de <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80050c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050ca:	f383 8811 	msr	BASEPRI, r3
 80050ce:	f3bf 8f6f 	isb	sy
 80050d2:	f3bf 8f4f 	dsb	sy
 80050d6:	617b      	str	r3, [r7, #20]
}
 80050d8:	bf00      	nop
 80050da:	bf00      	nop
 80050dc:	e7fd      	b.n	80050da <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80050de:	4b0a      	ldr	r3, [pc, #40]	@ (8005108 <vTaskPlaceOnEventListRestricted+0x54>)
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	3318      	adds	r3, #24
 80050e4:	4619      	mov	r1, r3
 80050e6:	68f8      	ldr	r0, [r7, #12]
 80050e8:	f7fe fdfd 	bl	8003ce6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d002      	beq.n	80050f8 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80050f2:	f04f 33ff 	mov.w	r3, #4294967295
 80050f6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80050f8:	6879      	ldr	r1, [r7, #4]
 80050fa:	68b8      	ldr	r0, [r7, #8]
 80050fc:	f000 fa5a 	bl	80055b4 <prvAddCurrentTaskToDelayedList>
	}
 8005100:	bf00      	nop
 8005102:	3718      	adds	r7, #24
 8005104:	46bd      	mov	sp, r7
 8005106:	bd80      	pop	{r7, pc}
 8005108:	20000df4 	.word	0x20000df4

0800510c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800510c:	b580      	push	{r7, lr}
 800510e:	b086      	sub	sp, #24
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	68db      	ldr	r3, [r3, #12]
 8005118:	68db      	ldr	r3, [r3, #12]
 800511a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800511c:	693b      	ldr	r3, [r7, #16]
 800511e:	2b00      	cmp	r3, #0
 8005120:	d10b      	bne.n	800513a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8005122:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005126:	f383 8811 	msr	BASEPRI, r3
 800512a:	f3bf 8f6f 	isb	sy
 800512e:	f3bf 8f4f 	dsb	sy
 8005132:	60fb      	str	r3, [r7, #12]
}
 8005134:	bf00      	nop
 8005136:	bf00      	nop
 8005138:	e7fd      	b.n	8005136 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800513a:	693b      	ldr	r3, [r7, #16]
 800513c:	3318      	adds	r3, #24
 800513e:	4618      	mov	r0, r3
 8005140:	f7fe fe2e 	bl	8003da0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005144:	4b1d      	ldr	r3, [pc, #116]	@ (80051bc <xTaskRemoveFromEventList+0xb0>)
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	2b00      	cmp	r3, #0
 800514a:	d11d      	bne.n	8005188 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800514c:	693b      	ldr	r3, [r7, #16]
 800514e:	3304      	adds	r3, #4
 8005150:	4618      	mov	r0, r3
 8005152:	f7fe fe25 	bl	8003da0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005156:	693b      	ldr	r3, [r7, #16]
 8005158:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800515a:	4b19      	ldr	r3, [pc, #100]	@ (80051c0 <xTaskRemoveFromEventList+0xb4>)
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	429a      	cmp	r2, r3
 8005160:	d903      	bls.n	800516a <xTaskRemoveFromEventList+0x5e>
 8005162:	693b      	ldr	r3, [r7, #16]
 8005164:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005166:	4a16      	ldr	r2, [pc, #88]	@ (80051c0 <xTaskRemoveFromEventList+0xb4>)
 8005168:	6013      	str	r3, [r2, #0]
 800516a:	693b      	ldr	r3, [r7, #16]
 800516c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800516e:	4613      	mov	r3, r2
 8005170:	009b      	lsls	r3, r3, #2
 8005172:	4413      	add	r3, r2
 8005174:	009b      	lsls	r3, r3, #2
 8005176:	4a13      	ldr	r2, [pc, #76]	@ (80051c4 <xTaskRemoveFromEventList+0xb8>)
 8005178:	441a      	add	r2, r3
 800517a:	693b      	ldr	r3, [r7, #16]
 800517c:	3304      	adds	r3, #4
 800517e:	4619      	mov	r1, r3
 8005180:	4610      	mov	r0, r2
 8005182:	f7fe fdb0 	bl	8003ce6 <vListInsertEnd>
 8005186:	e005      	b.n	8005194 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005188:	693b      	ldr	r3, [r7, #16]
 800518a:	3318      	adds	r3, #24
 800518c:	4619      	mov	r1, r3
 800518e:	480e      	ldr	r0, [pc, #56]	@ (80051c8 <xTaskRemoveFromEventList+0xbc>)
 8005190:	f7fe fda9 	bl	8003ce6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005194:	693b      	ldr	r3, [r7, #16]
 8005196:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005198:	4b0c      	ldr	r3, [pc, #48]	@ (80051cc <xTaskRemoveFromEventList+0xc0>)
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800519e:	429a      	cmp	r2, r3
 80051a0:	d905      	bls.n	80051ae <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80051a2:	2301      	movs	r3, #1
 80051a4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80051a6:	4b0a      	ldr	r3, [pc, #40]	@ (80051d0 <xTaskRemoveFromEventList+0xc4>)
 80051a8:	2201      	movs	r2, #1
 80051aa:	601a      	str	r2, [r3, #0]
 80051ac:	e001      	b.n	80051b2 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80051ae:	2300      	movs	r3, #0
 80051b0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80051b2:	697b      	ldr	r3, [r7, #20]
}
 80051b4:	4618      	mov	r0, r3
 80051b6:	3718      	adds	r7, #24
 80051b8:	46bd      	mov	sp, r7
 80051ba:	bd80      	pop	{r7, pc}
 80051bc:	200012f0 	.word	0x200012f0
 80051c0:	200012d0 	.word	0x200012d0
 80051c4:	20000df8 	.word	0x20000df8
 80051c8:	20001288 	.word	0x20001288
 80051cc:	20000df4 	.word	0x20000df4
 80051d0:	200012dc 	.word	0x200012dc

080051d4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80051d4:	b480      	push	{r7}
 80051d6:	b083      	sub	sp, #12
 80051d8:	af00      	add	r7, sp, #0
 80051da:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80051dc:	4b06      	ldr	r3, [pc, #24]	@ (80051f8 <vTaskInternalSetTimeOutState+0x24>)
 80051de:	681a      	ldr	r2, [r3, #0]
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80051e4:	4b05      	ldr	r3, [pc, #20]	@ (80051fc <vTaskInternalSetTimeOutState+0x28>)
 80051e6:	681a      	ldr	r2, [r3, #0]
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	605a      	str	r2, [r3, #4]
}
 80051ec:	bf00      	nop
 80051ee:	370c      	adds	r7, #12
 80051f0:	46bd      	mov	sp, r7
 80051f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f6:	4770      	bx	lr
 80051f8:	200012e0 	.word	0x200012e0
 80051fc:	200012cc 	.word	0x200012cc

08005200 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005200:	b580      	push	{r7, lr}
 8005202:	b088      	sub	sp, #32
 8005204:	af00      	add	r7, sp, #0
 8005206:	6078      	str	r0, [r7, #4]
 8005208:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	2b00      	cmp	r3, #0
 800520e:	d10b      	bne.n	8005228 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8005210:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005214:	f383 8811 	msr	BASEPRI, r3
 8005218:	f3bf 8f6f 	isb	sy
 800521c:	f3bf 8f4f 	dsb	sy
 8005220:	613b      	str	r3, [r7, #16]
}
 8005222:	bf00      	nop
 8005224:	bf00      	nop
 8005226:	e7fd      	b.n	8005224 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005228:	683b      	ldr	r3, [r7, #0]
 800522a:	2b00      	cmp	r3, #0
 800522c:	d10b      	bne.n	8005246 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800522e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005232:	f383 8811 	msr	BASEPRI, r3
 8005236:	f3bf 8f6f 	isb	sy
 800523a:	f3bf 8f4f 	dsb	sy
 800523e:	60fb      	str	r3, [r7, #12]
}
 8005240:	bf00      	nop
 8005242:	bf00      	nop
 8005244:	e7fd      	b.n	8005242 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8005246:	f000 fe97 	bl	8005f78 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800524a:	4b1d      	ldr	r3, [pc, #116]	@ (80052c0 <xTaskCheckForTimeOut+0xc0>)
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	685b      	ldr	r3, [r3, #4]
 8005254:	69ba      	ldr	r2, [r7, #24]
 8005256:	1ad3      	subs	r3, r2, r3
 8005258:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800525a:	683b      	ldr	r3, [r7, #0]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005262:	d102      	bne.n	800526a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005264:	2300      	movs	r3, #0
 8005266:	61fb      	str	r3, [r7, #28]
 8005268:	e023      	b.n	80052b2 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681a      	ldr	r2, [r3, #0]
 800526e:	4b15      	ldr	r3, [pc, #84]	@ (80052c4 <xTaskCheckForTimeOut+0xc4>)
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	429a      	cmp	r2, r3
 8005274:	d007      	beq.n	8005286 <xTaskCheckForTimeOut+0x86>
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	685b      	ldr	r3, [r3, #4]
 800527a:	69ba      	ldr	r2, [r7, #24]
 800527c:	429a      	cmp	r2, r3
 800527e:	d302      	bcc.n	8005286 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005280:	2301      	movs	r3, #1
 8005282:	61fb      	str	r3, [r7, #28]
 8005284:	e015      	b.n	80052b2 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005286:	683b      	ldr	r3, [r7, #0]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	697a      	ldr	r2, [r7, #20]
 800528c:	429a      	cmp	r2, r3
 800528e:	d20b      	bcs.n	80052a8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005290:	683b      	ldr	r3, [r7, #0]
 8005292:	681a      	ldr	r2, [r3, #0]
 8005294:	697b      	ldr	r3, [r7, #20]
 8005296:	1ad2      	subs	r2, r2, r3
 8005298:	683b      	ldr	r3, [r7, #0]
 800529a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800529c:	6878      	ldr	r0, [r7, #4]
 800529e:	f7ff ff99 	bl	80051d4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80052a2:	2300      	movs	r3, #0
 80052a4:	61fb      	str	r3, [r7, #28]
 80052a6:	e004      	b.n	80052b2 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80052a8:	683b      	ldr	r3, [r7, #0]
 80052aa:	2200      	movs	r2, #0
 80052ac:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80052ae:	2301      	movs	r3, #1
 80052b0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80052b2:	f000 fe93 	bl	8005fdc <vPortExitCritical>

	return xReturn;
 80052b6:	69fb      	ldr	r3, [r7, #28]
}
 80052b8:	4618      	mov	r0, r3
 80052ba:	3720      	adds	r7, #32
 80052bc:	46bd      	mov	sp, r7
 80052be:	bd80      	pop	{r7, pc}
 80052c0:	200012cc 	.word	0x200012cc
 80052c4:	200012e0 	.word	0x200012e0

080052c8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80052c8:	b480      	push	{r7}
 80052ca:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80052cc:	4b03      	ldr	r3, [pc, #12]	@ (80052dc <vTaskMissedYield+0x14>)
 80052ce:	2201      	movs	r2, #1
 80052d0:	601a      	str	r2, [r3, #0]
}
 80052d2:	bf00      	nop
 80052d4:	46bd      	mov	sp, r7
 80052d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052da:	4770      	bx	lr
 80052dc:	200012dc 	.word	0x200012dc

080052e0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80052e0:	b580      	push	{r7, lr}
 80052e2:	b082      	sub	sp, #8
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80052e8:	f000 f852 	bl	8005390 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80052ec:	4b06      	ldr	r3, [pc, #24]	@ (8005308 <prvIdleTask+0x28>)
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	2b01      	cmp	r3, #1
 80052f2:	d9f9      	bls.n	80052e8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80052f4:	4b05      	ldr	r3, [pc, #20]	@ (800530c <prvIdleTask+0x2c>)
 80052f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80052fa:	601a      	str	r2, [r3, #0]
 80052fc:	f3bf 8f4f 	dsb	sy
 8005300:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005304:	e7f0      	b.n	80052e8 <prvIdleTask+0x8>
 8005306:	bf00      	nop
 8005308:	20000df8 	.word	0x20000df8
 800530c:	e000ed04 	.word	0xe000ed04

08005310 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005310:	b580      	push	{r7, lr}
 8005312:	b082      	sub	sp, #8
 8005314:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005316:	2300      	movs	r3, #0
 8005318:	607b      	str	r3, [r7, #4]
 800531a:	e00c      	b.n	8005336 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800531c:	687a      	ldr	r2, [r7, #4]
 800531e:	4613      	mov	r3, r2
 8005320:	009b      	lsls	r3, r3, #2
 8005322:	4413      	add	r3, r2
 8005324:	009b      	lsls	r3, r3, #2
 8005326:	4a12      	ldr	r2, [pc, #72]	@ (8005370 <prvInitialiseTaskLists+0x60>)
 8005328:	4413      	add	r3, r2
 800532a:	4618      	mov	r0, r3
 800532c:	f7fe fcae 	bl	8003c8c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	3301      	adds	r3, #1
 8005334:	607b      	str	r3, [r7, #4]
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	2b37      	cmp	r3, #55	@ 0x37
 800533a:	d9ef      	bls.n	800531c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800533c:	480d      	ldr	r0, [pc, #52]	@ (8005374 <prvInitialiseTaskLists+0x64>)
 800533e:	f7fe fca5 	bl	8003c8c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005342:	480d      	ldr	r0, [pc, #52]	@ (8005378 <prvInitialiseTaskLists+0x68>)
 8005344:	f7fe fca2 	bl	8003c8c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005348:	480c      	ldr	r0, [pc, #48]	@ (800537c <prvInitialiseTaskLists+0x6c>)
 800534a:	f7fe fc9f 	bl	8003c8c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800534e:	480c      	ldr	r0, [pc, #48]	@ (8005380 <prvInitialiseTaskLists+0x70>)
 8005350:	f7fe fc9c 	bl	8003c8c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005354:	480b      	ldr	r0, [pc, #44]	@ (8005384 <prvInitialiseTaskLists+0x74>)
 8005356:	f7fe fc99 	bl	8003c8c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800535a:	4b0b      	ldr	r3, [pc, #44]	@ (8005388 <prvInitialiseTaskLists+0x78>)
 800535c:	4a05      	ldr	r2, [pc, #20]	@ (8005374 <prvInitialiseTaskLists+0x64>)
 800535e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005360:	4b0a      	ldr	r3, [pc, #40]	@ (800538c <prvInitialiseTaskLists+0x7c>)
 8005362:	4a05      	ldr	r2, [pc, #20]	@ (8005378 <prvInitialiseTaskLists+0x68>)
 8005364:	601a      	str	r2, [r3, #0]
}
 8005366:	bf00      	nop
 8005368:	3708      	adds	r7, #8
 800536a:	46bd      	mov	sp, r7
 800536c:	bd80      	pop	{r7, pc}
 800536e:	bf00      	nop
 8005370:	20000df8 	.word	0x20000df8
 8005374:	20001258 	.word	0x20001258
 8005378:	2000126c 	.word	0x2000126c
 800537c:	20001288 	.word	0x20001288
 8005380:	2000129c 	.word	0x2000129c
 8005384:	200012b4 	.word	0x200012b4
 8005388:	20001280 	.word	0x20001280
 800538c:	20001284 	.word	0x20001284

08005390 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005390:	b580      	push	{r7, lr}
 8005392:	b082      	sub	sp, #8
 8005394:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005396:	e019      	b.n	80053cc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005398:	f000 fdee 	bl	8005f78 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800539c:	4b10      	ldr	r3, [pc, #64]	@ (80053e0 <prvCheckTasksWaitingTermination+0x50>)
 800539e:	68db      	ldr	r3, [r3, #12]
 80053a0:	68db      	ldr	r3, [r3, #12]
 80053a2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	3304      	adds	r3, #4
 80053a8:	4618      	mov	r0, r3
 80053aa:	f7fe fcf9 	bl	8003da0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80053ae:	4b0d      	ldr	r3, [pc, #52]	@ (80053e4 <prvCheckTasksWaitingTermination+0x54>)
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	3b01      	subs	r3, #1
 80053b4:	4a0b      	ldr	r2, [pc, #44]	@ (80053e4 <prvCheckTasksWaitingTermination+0x54>)
 80053b6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80053b8:	4b0b      	ldr	r3, [pc, #44]	@ (80053e8 <prvCheckTasksWaitingTermination+0x58>)
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	3b01      	subs	r3, #1
 80053be:	4a0a      	ldr	r2, [pc, #40]	@ (80053e8 <prvCheckTasksWaitingTermination+0x58>)
 80053c0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80053c2:	f000 fe0b 	bl	8005fdc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80053c6:	6878      	ldr	r0, [r7, #4]
 80053c8:	f000 f810 	bl	80053ec <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80053cc:	4b06      	ldr	r3, [pc, #24]	@ (80053e8 <prvCheckTasksWaitingTermination+0x58>)
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d1e1      	bne.n	8005398 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80053d4:	bf00      	nop
 80053d6:	bf00      	nop
 80053d8:	3708      	adds	r7, #8
 80053da:	46bd      	mov	sp, r7
 80053dc:	bd80      	pop	{r7, pc}
 80053de:	bf00      	nop
 80053e0:	2000129c 	.word	0x2000129c
 80053e4:	200012c8 	.word	0x200012c8
 80053e8:	200012b0 	.word	0x200012b0

080053ec <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80053ec:	b580      	push	{r7, lr}
 80053ee:	b084      	sub	sp, #16
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	3354      	adds	r3, #84	@ 0x54
 80053f8:	4618      	mov	r0, r3
 80053fa:	f001 f929 	bl	8006650 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005404:	2b00      	cmp	r3, #0
 8005406:	d108      	bne.n	800541a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800540c:	4618      	mov	r0, r3
 800540e:	f000 ffa3 	bl	8006358 <vPortFree>
				vPortFree( pxTCB );
 8005412:	6878      	ldr	r0, [r7, #4]
 8005414:	f000 ffa0 	bl	8006358 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005418:	e019      	b.n	800544e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005420:	2b01      	cmp	r3, #1
 8005422:	d103      	bne.n	800542c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005424:	6878      	ldr	r0, [r7, #4]
 8005426:	f000 ff97 	bl	8006358 <vPortFree>
	}
 800542a:	e010      	b.n	800544e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005432:	2b02      	cmp	r3, #2
 8005434:	d00b      	beq.n	800544e <prvDeleteTCB+0x62>
	__asm volatile
 8005436:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800543a:	f383 8811 	msr	BASEPRI, r3
 800543e:	f3bf 8f6f 	isb	sy
 8005442:	f3bf 8f4f 	dsb	sy
 8005446:	60fb      	str	r3, [r7, #12]
}
 8005448:	bf00      	nop
 800544a:	bf00      	nop
 800544c:	e7fd      	b.n	800544a <prvDeleteTCB+0x5e>
	}
 800544e:	bf00      	nop
 8005450:	3710      	adds	r7, #16
 8005452:	46bd      	mov	sp, r7
 8005454:	bd80      	pop	{r7, pc}
	...

08005458 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005458:	b480      	push	{r7}
 800545a:	b083      	sub	sp, #12
 800545c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800545e:	4b0c      	ldr	r3, [pc, #48]	@ (8005490 <prvResetNextTaskUnblockTime+0x38>)
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	2b00      	cmp	r3, #0
 8005466:	d104      	bne.n	8005472 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005468:	4b0a      	ldr	r3, [pc, #40]	@ (8005494 <prvResetNextTaskUnblockTime+0x3c>)
 800546a:	f04f 32ff 	mov.w	r2, #4294967295
 800546e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005470:	e008      	b.n	8005484 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005472:	4b07      	ldr	r3, [pc, #28]	@ (8005490 <prvResetNextTaskUnblockTime+0x38>)
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	68db      	ldr	r3, [r3, #12]
 8005478:	68db      	ldr	r3, [r3, #12]
 800547a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	685b      	ldr	r3, [r3, #4]
 8005480:	4a04      	ldr	r2, [pc, #16]	@ (8005494 <prvResetNextTaskUnblockTime+0x3c>)
 8005482:	6013      	str	r3, [r2, #0]
}
 8005484:	bf00      	nop
 8005486:	370c      	adds	r7, #12
 8005488:	46bd      	mov	sp, r7
 800548a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800548e:	4770      	bx	lr
 8005490:	20001280 	.word	0x20001280
 8005494:	200012e8 	.word	0x200012e8

08005498 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005498:	b480      	push	{r7}
 800549a:	b083      	sub	sp, #12
 800549c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800549e:	4b0b      	ldr	r3, [pc, #44]	@ (80054cc <xTaskGetSchedulerState+0x34>)
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d102      	bne.n	80054ac <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80054a6:	2301      	movs	r3, #1
 80054a8:	607b      	str	r3, [r7, #4]
 80054aa:	e008      	b.n	80054be <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80054ac:	4b08      	ldr	r3, [pc, #32]	@ (80054d0 <xTaskGetSchedulerState+0x38>)
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d102      	bne.n	80054ba <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80054b4:	2302      	movs	r3, #2
 80054b6:	607b      	str	r3, [r7, #4]
 80054b8:	e001      	b.n	80054be <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80054ba:	2300      	movs	r3, #0
 80054bc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80054be:	687b      	ldr	r3, [r7, #4]
	}
 80054c0:	4618      	mov	r0, r3
 80054c2:	370c      	adds	r7, #12
 80054c4:	46bd      	mov	sp, r7
 80054c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ca:	4770      	bx	lr
 80054cc:	200012d4 	.word	0x200012d4
 80054d0:	200012f0 	.word	0x200012f0

080054d4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80054d4:	b580      	push	{r7, lr}
 80054d6:	b086      	sub	sp, #24
 80054d8:	af00      	add	r7, sp, #0
 80054da:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80054e0:	2300      	movs	r3, #0
 80054e2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d058      	beq.n	800559c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80054ea:	4b2f      	ldr	r3, [pc, #188]	@ (80055a8 <xTaskPriorityDisinherit+0xd4>)
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	693a      	ldr	r2, [r7, #16]
 80054f0:	429a      	cmp	r2, r3
 80054f2:	d00b      	beq.n	800550c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80054f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054f8:	f383 8811 	msr	BASEPRI, r3
 80054fc:	f3bf 8f6f 	isb	sy
 8005500:	f3bf 8f4f 	dsb	sy
 8005504:	60fb      	str	r3, [r7, #12]
}
 8005506:	bf00      	nop
 8005508:	bf00      	nop
 800550a:	e7fd      	b.n	8005508 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800550c:	693b      	ldr	r3, [r7, #16]
 800550e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005510:	2b00      	cmp	r3, #0
 8005512:	d10b      	bne.n	800552c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8005514:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005518:	f383 8811 	msr	BASEPRI, r3
 800551c:	f3bf 8f6f 	isb	sy
 8005520:	f3bf 8f4f 	dsb	sy
 8005524:	60bb      	str	r3, [r7, #8]
}
 8005526:	bf00      	nop
 8005528:	bf00      	nop
 800552a:	e7fd      	b.n	8005528 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800552c:	693b      	ldr	r3, [r7, #16]
 800552e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005530:	1e5a      	subs	r2, r3, #1
 8005532:	693b      	ldr	r3, [r7, #16]
 8005534:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005536:	693b      	ldr	r3, [r7, #16]
 8005538:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800553a:	693b      	ldr	r3, [r7, #16]
 800553c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800553e:	429a      	cmp	r2, r3
 8005540:	d02c      	beq.n	800559c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005542:	693b      	ldr	r3, [r7, #16]
 8005544:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005546:	2b00      	cmp	r3, #0
 8005548:	d128      	bne.n	800559c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800554a:	693b      	ldr	r3, [r7, #16]
 800554c:	3304      	adds	r3, #4
 800554e:	4618      	mov	r0, r3
 8005550:	f7fe fc26 	bl	8003da0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005554:	693b      	ldr	r3, [r7, #16]
 8005556:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005558:	693b      	ldr	r3, [r7, #16]
 800555a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800555c:	693b      	ldr	r3, [r7, #16]
 800555e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005560:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005564:	693b      	ldr	r3, [r7, #16]
 8005566:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005568:	693b      	ldr	r3, [r7, #16]
 800556a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800556c:	4b0f      	ldr	r3, [pc, #60]	@ (80055ac <xTaskPriorityDisinherit+0xd8>)
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	429a      	cmp	r2, r3
 8005572:	d903      	bls.n	800557c <xTaskPriorityDisinherit+0xa8>
 8005574:	693b      	ldr	r3, [r7, #16]
 8005576:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005578:	4a0c      	ldr	r2, [pc, #48]	@ (80055ac <xTaskPriorityDisinherit+0xd8>)
 800557a:	6013      	str	r3, [r2, #0]
 800557c:	693b      	ldr	r3, [r7, #16]
 800557e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005580:	4613      	mov	r3, r2
 8005582:	009b      	lsls	r3, r3, #2
 8005584:	4413      	add	r3, r2
 8005586:	009b      	lsls	r3, r3, #2
 8005588:	4a09      	ldr	r2, [pc, #36]	@ (80055b0 <xTaskPriorityDisinherit+0xdc>)
 800558a:	441a      	add	r2, r3
 800558c:	693b      	ldr	r3, [r7, #16]
 800558e:	3304      	adds	r3, #4
 8005590:	4619      	mov	r1, r3
 8005592:	4610      	mov	r0, r2
 8005594:	f7fe fba7 	bl	8003ce6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005598:	2301      	movs	r3, #1
 800559a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800559c:	697b      	ldr	r3, [r7, #20]
	}
 800559e:	4618      	mov	r0, r3
 80055a0:	3718      	adds	r7, #24
 80055a2:	46bd      	mov	sp, r7
 80055a4:	bd80      	pop	{r7, pc}
 80055a6:	bf00      	nop
 80055a8:	20000df4 	.word	0x20000df4
 80055ac:	200012d0 	.word	0x200012d0
 80055b0:	20000df8 	.word	0x20000df8

080055b4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80055b4:	b580      	push	{r7, lr}
 80055b6:	b084      	sub	sp, #16
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	6078      	str	r0, [r7, #4]
 80055bc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80055be:	4b21      	ldr	r3, [pc, #132]	@ (8005644 <prvAddCurrentTaskToDelayedList+0x90>)
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80055c4:	4b20      	ldr	r3, [pc, #128]	@ (8005648 <prvAddCurrentTaskToDelayedList+0x94>)
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	3304      	adds	r3, #4
 80055ca:	4618      	mov	r0, r3
 80055cc:	f7fe fbe8 	bl	8003da0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055d6:	d10a      	bne.n	80055ee <prvAddCurrentTaskToDelayedList+0x3a>
 80055d8:	683b      	ldr	r3, [r7, #0]
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d007      	beq.n	80055ee <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80055de:	4b1a      	ldr	r3, [pc, #104]	@ (8005648 <prvAddCurrentTaskToDelayedList+0x94>)
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	3304      	adds	r3, #4
 80055e4:	4619      	mov	r1, r3
 80055e6:	4819      	ldr	r0, [pc, #100]	@ (800564c <prvAddCurrentTaskToDelayedList+0x98>)
 80055e8:	f7fe fb7d 	bl	8003ce6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80055ec:	e026      	b.n	800563c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80055ee:	68fa      	ldr	r2, [r7, #12]
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	4413      	add	r3, r2
 80055f4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80055f6:	4b14      	ldr	r3, [pc, #80]	@ (8005648 <prvAddCurrentTaskToDelayedList+0x94>)
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	68ba      	ldr	r2, [r7, #8]
 80055fc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80055fe:	68ba      	ldr	r2, [r7, #8]
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	429a      	cmp	r2, r3
 8005604:	d209      	bcs.n	800561a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005606:	4b12      	ldr	r3, [pc, #72]	@ (8005650 <prvAddCurrentTaskToDelayedList+0x9c>)
 8005608:	681a      	ldr	r2, [r3, #0]
 800560a:	4b0f      	ldr	r3, [pc, #60]	@ (8005648 <prvAddCurrentTaskToDelayedList+0x94>)
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	3304      	adds	r3, #4
 8005610:	4619      	mov	r1, r3
 8005612:	4610      	mov	r0, r2
 8005614:	f7fe fb8b 	bl	8003d2e <vListInsert>
}
 8005618:	e010      	b.n	800563c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800561a:	4b0e      	ldr	r3, [pc, #56]	@ (8005654 <prvAddCurrentTaskToDelayedList+0xa0>)
 800561c:	681a      	ldr	r2, [r3, #0]
 800561e:	4b0a      	ldr	r3, [pc, #40]	@ (8005648 <prvAddCurrentTaskToDelayedList+0x94>)
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	3304      	adds	r3, #4
 8005624:	4619      	mov	r1, r3
 8005626:	4610      	mov	r0, r2
 8005628:	f7fe fb81 	bl	8003d2e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800562c:	4b0a      	ldr	r3, [pc, #40]	@ (8005658 <prvAddCurrentTaskToDelayedList+0xa4>)
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	68ba      	ldr	r2, [r7, #8]
 8005632:	429a      	cmp	r2, r3
 8005634:	d202      	bcs.n	800563c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005636:	4a08      	ldr	r2, [pc, #32]	@ (8005658 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005638:	68bb      	ldr	r3, [r7, #8]
 800563a:	6013      	str	r3, [r2, #0]
}
 800563c:	bf00      	nop
 800563e:	3710      	adds	r7, #16
 8005640:	46bd      	mov	sp, r7
 8005642:	bd80      	pop	{r7, pc}
 8005644:	200012cc 	.word	0x200012cc
 8005648:	20000df4 	.word	0x20000df4
 800564c:	200012b4 	.word	0x200012b4
 8005650:	20001284 	.word	0x20001284
 8005654:	20001280 	.word	0x20001280
 8005658:	200012e8 	.word	0x200012e8

0800565c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800565c:	b580      	push	{r7, lr}
 800565e:	b08a      	sub	sp, #40	@ 0x28
 8005660:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005662:	2300      	movs	r3, #0
 8005664:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005666:	f000 fb13 	bl	8005c90 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800566a:	4b1d      	ldr	r3, [pc, #116]	@ (80056e0 <xTimerCreateTimerTask+0x84>)
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	2b00      	cmp	r3, #0
 8005670:	d021      	beq.n	80056b6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005672:	2300      	movs	r3, #0
 8005674:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005676:	2300      	movs	r3, #0
 8005678:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800567a:	1d3a      	adds	r2, r7, #4
 800567c:	f107 0108 	add.w	r1, r7, #8
 8005680:	f107 030c 	add.w	r3, r7, #12
 8005684:	4618      	mov	r0, r3
 8005686:	f7fe fae7 	bl	8003c58 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800568a:	6879      	ldr	r1, [r7, #4]
 800568c:	68bb      	ldr	r3, [r7, #8]
 800568e:	68fa      	ldr	r2, [r7, #12]
 8005690:	9202      	str	r2, [sp, #8]
 8005692:	9301      	str	r3, [sp, #4]
 8005694:	2302      	movs	r3, #2
 8005696:	9300      	str	r3, [sp, #0]
 8005698:	2300      	movs	r3, #0
 800569a:	460a      	mov	r2, r1
 800569c:	4911      	ldr	r1, [pc, #68]	@ (80056e4 <xTimerCreateTimerTask+0x88>)
 800569e:	4812      	ldr	r0, [pc, #72]	@ (80056e8 <xTimerCreateTimerTask+0x8c>)
 80056a0:	f7ff f8a2 	bl	80047e8 <xTaskCreateStatic>
 80056a4:	4603      	mov	r3, r0
 80056a6:	4a11      	ldr	r2, [pc, #68]	@ (80056ec <xTimerCreateTimerTask+0x90>)
 80056a8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80056aa:	4b10      	ldr	r3, [pc, #64]	@ (80056ec <xTimerCreateTimerTask+0x90>)
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d001      	beq.n	80056b6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80056b2:	2301      	movs	r3, #1
 80056b4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80056b6:	697b      	ldr	r3, [r7, #20]
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d10b      	bne.n	80056d4 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80056bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056c0:	f383 8811 	msr	BASEPRI, r3
 80056c4:	f3bf 8f6f 	isb	sy
 80056c8:	f3bf 8f4f 	dsb	sy
 80056cc:	613b      	str	r3, [r7, #16]
}
 80056ce:	bf00      	nop
 80056d0:	bf00      	nop
 80056d2:	e7fd      	b.n	80056d0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80056d4:	697b      	ldr	r3, [r7, #20]
}
 80056d6:	4618      	mov	r0, r3
 80056d8:	3718      	adds	r7, #24
 80056da:	46bd      	mov	sp, r7
 80056dc:	bd80      	pop	{r7, pc}
 80056de:	bf00      	nop
 80056e0:	20001324 	.word	0x20001324
 80056e4:	0800707c 	.word	0x0800707c
 80056e8:	08005829 	.word	0x08005829
 80056ec:	20001328 	.word	0x20001328

080056f0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80056f0:	b580      	push	{r7, lr}
 80056f2:	b08a      	sub	sp, #40	@ 0x28
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	60f8      	str	r0, [r7, #12]
 80056f8:	60b9      	str	r1, [r7, #8]
 80056fa:	607a      	str	r2, [r7, #4]
 80056fc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80056fe:	2300      	movs	r3, #0
 8005700:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	2b00      	cmp	r3, #0
 8005706:	d10b      	bne.n	8005720 <xTimerGenericCommand+0x30>
	__asm volatile
 8005708:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800570c:	f383 8811 	msr	BASEPRI, r3
 8005710:	f3bf 8f6f 	isb	sy
 8005714:	f3bf 8f4f 	dsb	sy
 8005718:	623b      	str	r3, [r7, #32]
}
 800571a:	bf00      	nop
 800571c:	bf00      	nop
 800571e:	e7fd      	b.n	800571c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005720:	4b19      	ldr	r3, [pc, #100]	@ (8005788 <xTimerGenericCommand+0x98>)
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	2b00      	cmp	r3, #0
 8005726:	d02a      	beq.n	800577e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005728:	68bb      	ldr	r3, [r7, #8]
 800572a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005734:	68bb      	ldr	r3, [r7, #8]
 8005736:	2b05      	cmp	r3, #5
 8005738:	dc18      	bgt.n	800576c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800573a:	f7ff fead 	bl	8005498 <xTaskGetSchedulerState>
 800573e:	4603      	mov	r3, r0
 8005740:	2b02      	cmp	r3, #2
 8005742:	d109      	bne.n	8005758 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005744:	4b10      	ldr	r3, [pc, #64]	@ (8005788 <xTimerGenericCommand+0x98>)
 8005746:	6818      	ldr	r0, [r3, #0]
 8005748:	f107 0110 	add.w	r1, r7, #16
 800574c:	2300      	movs	r3, #0
 800574e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005750:	f7fe fc5a 	bl	8004008 <xQueueGenericSend>
 8005754:	6278      	str	r0, [r7, #36]	@ 0x24
 8005756:	e012      	b.n	800577e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005758:	4b0b      	ldr	r3, [pc, #44]	@ (8005788 <xTimerGenericCommand+0x98>)
 800575a:	6818      	ldr	r0, [r3, #0]
 800575c:	f107 0110 	add.w	r1, r7, #16
 8005760:	2300      	movs	r3, #0
 8005762:	2200      	movs	r2, #0
 8005764:	f7fe fc50 	bl	8004008 <xQueueGenericSend>
 8005768:	6278      	str	r0, [r7, #36]	@ 0x24
 800576a:	e008      	b.n	800577e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800576c:	4b06      	ldr	r3, [pc, #24]	@ (8005788 <xTimerGenericCommand+0x98>)
 800576e:	6818      	ldr	r0, [r3, #0]
 8005770:	f107 0110 	add.w	r1, r7, #16
 8005774:	2300      	movs	r3, #0
 8005776:	683a      	ldr	r2, [r7, #0]
 8005778:	f7fe fd48 	bl	800420c <xQueueGenericSendFromISR>
 800577c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800577e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005780:	4618      	mov	r0, r3
 8005782:	3728      	adds	r7, #40	@ 0x28
 8005784:	46bd      	mov	sp, r7
 8005786:	bd80      	pop	{r7, pc}
 8005788:	20001324 	.word	0x20001324

0800578c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800578c:	b580      	push	{r7, lr}
 800578e:	b088      	sub	sp, #32
 8005790:	af02      	add	r7, sp, #8
 8005792:	6078      	str	r0, [r7, #4]
 8005794:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005796:	4b23      	ldr	r3, [pc, #140]	@ (8005824 <prvProcessExpiredTimer+0x98>)
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	68db      	ldr	r3, [r3, #12]
 800579c:	68db      	ldr	r3, [r3, #12]
 800579e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80057a0:	697b      	ldr	r3, [r7, #20]
 80057a2:	3304      	adds	r3, #4
 80057a4:	4618      	mov	r0, r3
 80057a6:	f7fe fafb 	bl	8003da0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80057aa:	697b      	ldr	r3, [r7, #20]
 80057ac:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80057b0:	f003 0304 	and.w	r3, r3, #4
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d023      	beq.n	8005800 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80057b8:	697b      	ldr	r3, [r7, #20]
 80057ba:	699a      	ldr	r2, [r3, #24]
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	18d1      	adds	r1, r2, r3
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	683a      	ldr	r2, [r7, #0]
 80057c4:	6978      	ldr	r0, [r7, #20]
 80057c6:	f000 f8d5 	bl	8005974 <prvInsertTimerInActiveList>
 80057ca:	4603      	mov	r3, r0
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d020      	beq.n	8005812 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80057d0:	2300      	movs	r3, #0
 80057d2:	9300      	str	r3, [sp, #0]
 80057d4:	2300      	movs	r3, #0
 80057d6:	687a      	ldr	r2, [r7, #4]
 80057d8:	2100      	movs	r1, #0
 80057da:	6978      	ldr	r0, [r7, #20]
 80057dc:	f7ff ff88 	bl	80056f0 <xTimerGenericCommand>
 80057e0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80057e2:	693b      	ldr	r3, [r7, #16]
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d114      	bne.n	8005812 <prvProcessExpiredTimer+0x86>
	__asm volatile
 80057e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057ec:	f383 8811 	msr	BASEPRI, r3
 80057f0:	f3bf 8f6f 	isb	sy
 80057f4:	f3bf 8f4f 	dsb	sy
 80057f8:	60fb      	str	r3, [r7, #12]
}
 80057fa:	bf00      	nop
 80057fc:	bf00      	nop
 80057fe:	e7fd      	b.n	80057fc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005800:	697b      	ldr	r3, [r7, #20]
 8005802:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005806:	f023 0301 	bic.w	r3, r3, #1
 800580a:	b2da      	uxtb	r2, r3
 800580c:	697b      	ldr	r3, [r7, #20]
 800580e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005812:	697b      	ldr	r3, [r7, #20]
 8005814:	6a1b      	ldr	r3, [r3, #32]
 8005816:	6978      	ldr	r0, [r7, #20]
 8005818:	4798      	blx	r3
}
 800581a:	bf00      	nop
 800581c:	3718      	adds	r7, #24
 800581e:	46bd      	mov	sp, r7
 8005820:	bd80      	pop	{r7, pc}
 8005822:	bf00      	nop
 8005824:	2000131c 	.word	0x2000131c

08005828 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8005828:	b580      	push	{r7, lr}
 800582a:	b084      	sub	sp, #16
 800582c:	af00      	add	r7, sp, #0
 800582e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005830:	f107 0308 	add.w	r3, r7, #8
 8005834:	4618      	mov	r0, r3
 8005836:	f000 f859 	bl	80058ec <prvGetNextExpireTime>
 800583a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800583c:	68bb      	ldr	r3, [r7, #8]
 800583e:	4619      	mov	r1, r3
 8005840:	68f8      	ldr	r0, [r7, #12]
 8005842:	f000 f805 	bl	8005850 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8005846:	f000 f8d7 	bl	80059f8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800584a:	bf00      	nop
 800584c:	e7f0      	b.n	8005830 <prvTimerTask+0x8>
	...

08005850 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8005850:	b580      	push	{r7, lr}
 8005852:	b084      	sub	sp, #16
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
 8005858:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800585a:	f7ff fa29 	bl	8004cb0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800585e:	f107 0308 	add.w	r3, r7, #8
 8005862:	4618      	mov	r0, r3
 8005864:	f000 f866 	bl	8005934 <prvSampleTimeNow>
 8005868:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800586a:	68bb      	ldr	r3, [r7, #8]
 800586c:	2b00      	cmp	r3, #0
 800586e:	d130      	bne.n	80058d2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005870:	683b      	ldr	r3, [r7, #0]
 8005872:	2b00      	cmp	r3, #0
 8005874:	d10a      	bne.n	800588c <prvProcessTimerOrBlockTask+0x3c>
 8005876:	687a      	ldr	r2, [r7, #4]
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	429a      	cmp	r2, r3
 800587c:	d806      	bhi.n	800588c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800587e:	f7ff fa25 	bl	8004ccc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005882:	68f9      	ldr	r1, [r7, #12]
 8005884:	6878      	ldr	r0, [r7, #4]
 8005886:	f7ff ff81 	bl	800578c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800588a:	e024      	b.n	80058d6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800588c:	683b      	ldr	r3, [r7, #0]
 800588e:	2b00      	cmp	r3, #0
 8005890:	d008      	beq.n	80058a4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005892:	4b13      	ldr	r3, [pc, #76]	@ (80058e0 <prvProcessTimerOrBlockTask+0x90>)
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	2b00      	cmp	r3, #0
 800589a:	d101      	bne.n	80058a0 <prvProcessTimerOrBlockTask+0x50>
 800589c:	2301      	movs	r3, #1
 800589e:	e000      	b.n	80058a2 <prvProcessTimerOrBlockTask+0x52>
 80058a0:	2300      	movs	r3, #0
 80058a2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80058a4:	4b0f      	ldr	r3, [pc, #60]	@ (80058e4 <prvProcessTimerOrBlockTask+0x94>)
 80058a6:	6818      	ldr	r0, [r3, #0]
 80058a8:	687a      	ldr	r2, [r7, #4]
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	1ad3      	subs	r3, r2, r3
 80058ae:	683a      	ldr	r2, [r7, #0]
 80058b0:	4619      	mov	r1, r3
 80058b2:	f7fe ff65 	bl	8004780 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80058b6:	f7ff fa09 	bl	8004ccc <xTaskResumeAll>
 80058ba:	4603      	mov	r3, r0
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d10a      	bne.n	80058d6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80058c0:	4b09      	ldr	r3, [pc, #36]	@ (80058e8 <prvProcessTimerOrBlockTask+0x98>)
 80058c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80058c6:	601a      	str	r2, [r3, #0]
 80058c8:	f3bf 8f4f 	dsb	sy
 80058cc:	f3bf 8f6f 	isb	sy
}
 80058d0:	e001      	b.n	80058d6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80058d2:	f7ff f9fb 	bl	8004ccc <xTaskResumeAll>
}
 80058d6:	bf00      	nop
 80058d8:	3710      	adds	r7, #16
 80058da:	46bd      	mov	sp, r7
 80058dc:	bd80      	pop	{r7, pc}
 80058de:	bf00      	nop
 80058e0:	20001320 	.word	0x20001320
 80058e4:	20001324 	.word	0x20001324
 80058e8:	e000ed04 	.word	0xe000ed04

080058ec <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80058ec:	b480      	push	{r7}
 80058ee:	b085      	sub	sp, #20
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80058f4:	4b0e      	ldr	r3, [pc, #56]	@ (8005930 <prvGetNextExpireTime+0x44>)
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d101      	bne.n	8005902 <prvGetNextExpireTime+0x16>
 80058fe:	2201      	movs	r2, #1
 8005900:	e000      	b.n	8005904 <prvGetNextExpireTime+0x18>
 8005902:	2200      	movs	r2, #0
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	2b00      	cmp	r3, #0
 800590e:	d105      	bne.n	800591c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005910:	4b07      	ldr	r3, [pc, #28]	@ (8005930 <prvGetNextExpireTime+0x44>)
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	68db      	ldr	r3, [r3, #12]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	60fb      	str	r3, [r7, #12]
 800591a:	e001      	b.n	8005920 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800591c:	2300      	movs	r3, #0
 800591e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005920:	68fb      	ldr	r3, [r7, #12]
}
 8005922:	4618      	mov	r0, r3
 8005924:	3714      	adds	r7, #20
 8005926:	46bd      	mov	sp, r7
 8005928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592c:	4770      	bx	lr
 800592e:	bf00      	nop
 8005930:	2000131c 	.word	0x2000131c

08005934 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005934:	b580      	push	{r7, lr}
 8005936:	b084      	sub	sp, #16
 8005938:	af00      	add	r7, sp, #0
 800593a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800593c:	f7ff fa64 	bl	8004e08 <xTaskGetTickCount>
 8005940:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8005942:	4b0b      	ldr	r3, [pc, #44]	@ (8005970 <prvSampleTimeNow+0x3c>)
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	68fa      	ldr	r2, [r7, #12]
 8005948:	429a      	cmp	r2, r3
 800594a:	d205      	bcs.n	8005958 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800594c:	f000 f93a 	bl	8005bc4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2201      	movs	r2, #1
 8005954:	601a      	str	r2, [r3, #0]
 8005956:	e002      	b.n	800595e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2200      	movs	r2, #0
 800595c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800595e:	4a04      	ldr	r2, [pc, #16]	@ (8005970 <prvSampleTimeNow+0x3c>)
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8005964:	68fb      	ldr	r3, [r7, #12]
}
 8005966:	4618      	mov	r0, r3
 8005968:	3710      	adds	r7, #16
 800596a:	46bd      	mov	sp, r7
 800596c:	bd80      	pop	{r7, pc}
 800596e:	bf00      	nop
 8005970:	2000132c 	.word	0x2000132c

08005974 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005974:	b580      	push	{r7, lr}
 8005976:	b086      	sub	sp, #24
 8005978:	af00      	add	r7, sp, #0
 800597a:	60f8      	str	r0, [r7, #12]
 800597c:	60b9      	str	r1, [r7, #8]
 800597e:	607a      	str	r2, [r7, #4]
 8005980:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8005982:	2300      	movs	r3, #0
 8005984:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	68ba      	ldr	r2, [r7, #8]
 800598a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	68fa      	ldr	r2, [r7, #12]
 8005990:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8005992:	68ba      	ldr	r2, [r7, #8]
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	429a      	cmp	r2, r3
 8005998:	d812      	bhi.n	80059c0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800599a:	687a      	ldr	r2, [r7, #4]
 800599c:	683b      	ldr	r3, [r7, #0]
 800599e:	1ad2      	subs	r2, r2, r3
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	699b      	ldr	r3, [r3, #24]
 80059a4:	429a      	cmp	r2, r3
 80059a6:	d302      	bcc.n	80059ae <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80059a8:	2301      	movs	r3, #1
 80059aa:	617b      	str	r3, [r7, #20]
 80059ac:	e01b      	b.n	80059e6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80059ae:	4b10      	ldr	r3, [pc, #64]	@ (80059f0 <prvInsertTimerInActiveList+0x7c>)
 80059b0:	681a      	ldr	r2, [r3, #0]
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	3304      	adds	r3, #4
 80059b6:	4619      	mov	r1, r3
 80059b8:	4610      	mov	r0, r2
 80059ba:	f7fe f9b8 	bl	8003d2e <vListInsert>
 80059be:	e012      	b.n	80059e6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80059c0:	687a      	ldr	r2, [r7, #4]
 80059c2:	683b      	ldr	r3, [r7, #0]
 80059c4:	429a      	cmp	r2, r3
 80059c6:	d206      	bcs.n	80059d6 <prvInsertTimerInActiveList+0x62>
 80059c8:	68ba      	ldr	r2, [r7, #8]
 80059ca:	683b      	ldr	r3, [r7, #0]
 80059cc:	429a      	cmp	r2, r3
 80059ce:	d302      	bcc.n	80059d6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80059d0:	2301      	movs	r3, #1
 80059d2:	617b      	str	r3, [r7, #20]
 80059d4:	e007      	b.n	80059e6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80059d6:	4b07      	ldr	r3, [pc, #28]	@ (80059f4 <prvInsertTimerInActiveList+0x80>)
 80059d8:	681a      	ldr	r2, [r3, #0]
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	3304      	adds	r3, #4
 80059de:	4619      	mov	r1, r3
 80059e0:	4610      	mov	r0, r2
 80059e2:	f7fe f9a4 	bl	8003d2e <vListInsert>
		}
	}

	return xProcessTimerNow;
 80059e6:	697b      	ldr	r3, [r7, #20]
}
 80059e8:	4618      	mov	r0, r3
 80059ea:	3718      	adds	r7, #24
 80059ec:	46bd      	mov	sp, r7
 80059ee:	bd80      	pop	{r7, pc}
 80059f0:	20001320 	.word	0x20001320
 80059f4:	2000131c 	.word	0x2000131c

080059f8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80059f8:	b580      	push	{r7, lr}
 80059fa:	b08e      	sub	sp, #56	@ 0x38
 80059fc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80059fe:	e0ce      	b.n	8005b9e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	da19      	bge.n	8005a3a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8005a06:	1d3b      	adds	r3, r7, #4
 8005a08:	3304      	adds	r3, #4
 8005a0a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8005a0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d10b      	bne.n	8005a2a <prvProcessReceivedCommands+0x32>
	__asm volatile
 8005a12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a16:	f383 8811 	msr	BASEPRI, r3
 8005a1a:	f3bf 8f6f 	isb	sy
 8005a1e:	f3bf 8f4f 	dsb	sy
 8005a22:	61fb      	str	r3, [r7, #28]
}
 8005a24:	bf00      	nop
 8005a26:	bf00      	nop
 8005a28:	e7fd      	b.n	8005a26 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8005a2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005a30:	6850      	ldr	r0, [r2, #4]
 8005a32:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005a34:	6892      	ldr	r2, [r2, #8]
 8005a36:	4611      	mov	r1, r2
 8005a38:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	f2c0 80ae 	blt.w	8005b9e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8005a46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a48:	695b      	ldr	r3, [r3, #20]
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d004      	beq.n	8005a58 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005a4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a50:	3304      	adds	r3, #4
 8005a52:	4618      	mov	r0, r3
 8005a54:	f7fe f9a4 	bl	8003da0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005a58:	463b      	mov	r3, r7
 8005a5a:	4618      	mov	r0, r3
 8005a5c:	f7ff ff6a 	bl	8005934 <prvSampleTimeNow>
 8005a60:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	2b09      	cmp	r3, #9
 8005a66:	f200 8097 	bhi.w	8005b98 <prvProcessReceivedCommands+0x1a0>
 8005a6a:	a201      	add	r2, pc, #4	@ (adr r2, 8005a70 <prvProcessReceivedCommands+0x78>)
 8005a6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a70:	08005a99 	.word	0x08005a99
 8005a74:	08005a99 	.word	0x08005a99
 8005a78:	08005a99 	.word	0x08005a99
 8005a7c:	08005b0f 	.word	0x08005b0f
 8005a80:	08005b23 	.word	0x08005b23
 8005a84:	08005b6f 	.word	0x08005b6f
 8005a88:	08005a99 	.word	0x08005a99
 8005a8c:	08005a99 	.word	0x08005a99
 8005a90:	08005b0f 	.word	0x08005b0f
 8005a94:	08005b23 	.word	0x08005b23
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005a98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a9a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005a9e:	f043 0301 	orr.w	r3, r3, #1
 8005aa2:	b2da      	uxtb	r2, r3
 8005aa4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005aa6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8005aaa:	68ba      	ldr	r2, [r7, #8]
 8005aac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005aae:	699b      	ldr	r3, [r3, #24]
 8005ab0:	18d1      	adds	r1, r2, r3
 8005ab2:	68bb      	ldr	r3, [r7, #8]
 8005ab4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ab6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005ab8:	f7ff ff5c 	bl	8005974 <prvInsertTimerInActiveList>
 8005abc:	4603      	mov	r3, r0
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d06c      	beq.n	8005b9c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005ac2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ac4:	6a1b      	ldr	r3, [r3, #32]
 8005ac6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005ac8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005aca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005acc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005ad0:	f003 0304 	and.w	r3, r3, #4
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d061      	beq.n	8005b9c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8005ad8:	68ba      	ldr	r2, [r7, #8]
 8005ada:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005adc:	699b      	ldr	r3, [r3, #24]
 8005ade:	441a      	add	r2, r3
 8005ae0:	2300      	movs	r3, #0
 8005ae2:	9300      	str	r3, [sp, #0]
 8005ae4:	2300      	movs	r3, #0
 8005ae6:	2100      	movs	r1, #0
 8005ae8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005aea:	f7ff fe01 	bl	80056f0 <xTimerGenericCommand>
 8005aee:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8005af0:	6a3b      	ldr	r3, [r7, #32]
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d152      	bne.n	8005b9c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8005af6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005afa:	f383 8811 	msr	BASEPRI, r3
 8005afe:	f3bf 8f6f 	isb	sy
 8005b02:	f3bf 8f4f 	dsb	sy
 8005b06:	61bb      	str	r3, [r7, #24]
}
 8005b08:	bf00      	nop
 8005b0a:	bf00      	nop
 8005b0c:	e7fd      	b.n	8005b0a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005b0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b10:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005b14:	f023 0301 	bic.w	r3, r3, #1
 8005b18:	b2da      	uxtb	r2, r3
 8005b1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b1c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8005b20:	e03d      	b.n	8005b9e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005b22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b24:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005b28:	f043 0301 	orr.w	r3, r3, #1
 8005b2c:	b2da      	uxtb	r2, r3
 8005b2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b30:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005b34:	68ba      	ldr	r2, [r7, #8]
 8005b36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b38:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8005b3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b3c:	699b      	ldr	r3, [r3, #24]
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d10b      	bne.n	8005b5a <prvProcessReceivedCommands+0x162>
	__asm volatile
 8005b42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b46:	f383 8811 	msr	BASEPRI, r3
 8005b4a:	f3bf 8f6f 	isb	sy
 8005b4e:	f3bf 8f4f 	dsb	sy
 8005b52:	617b      	str	r3, [r7, #20]
}
 8005b54:	bf00      	nop
 8005b56:	bf00      	nop
 8005b58:	e7fd      	b.n	8005b56 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8005b5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b5c:	699a      	ldr	r2, [r3, #24]
 8005b5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b60:	18d1      	adds	r1, r2, r3
 8005b62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b64:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b66:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005b68:	f7ff ff04 	bl	8005974 <prvInsertTimerInActiveList>
					break;
 8005b6c:	e017      	b.n	8005b9e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8005b6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b70:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005b74:	f003 0302 	and.w	r3, r3, #2
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d103      	bne.n	8005b84 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8005b7c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005b7e:	f000 fbeb 	bl	8006358 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8005b82:	e00c      	b.n	8005b9e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005b84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b86:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005b8a:	f023 0301 	bic.w	r3, r3, #1
 8005b8e:	b2da      	uxtb	r2, r3
 8005b90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b92:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8005b96:	e002      	b.n	8005b9e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8005b98:	bf00      	nop
 8005b9a:	e000      	b.n	8005b9e <prvProcessReceivedCommands+0x1a6>
					break;
 8005b9c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005b9e:	4b08      	ldr	r3, [pc, #32]	@ (8005bc0 <prvProcessReceivedCommands+0x1c8>)
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	1d39      	adds	r1, r7, #4
 8005ba4:	2200      	movs	r2, #0
 8005ba6:	4618      	mov	r0, r3
 8005ba8:	f7fe fbce 	bl	8004348 <xQueueReceive>
 8005bac:	4603      	mov	r3, r0
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	f47f af26 	bne.w	8005a00 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8005bb4:	bf00      	nop
 8005bb6:	bf00      	nop
 8005bb8:	3730      	adds	r7, #48	@ 0x30
 8005bba:	46bd      	mov	sp, r7
 8005bbc:	bd80      	pop	{r7, pc}
 8005bbe:	bf00      	nop
 8005bc0:	20001324 	.word	0x20001324

08005bc4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8005bc4:	b580      	push	{r7, lr}
 8005bc6:	b088      	sub	sp, #32
 8005bc8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005bca:	e049      	b.n	8005c60 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005bcc:	4b2e      	ldr	r3, [pc, #184]	@ (8005c88 <prvSwitchTimerLists+0xc4>)
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	68db      	ldr	r3, [r3, #12]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005bd6:	4b2c      	ldr	r3, [pc, #176]	@ (8005c88 <prvSwitchTimerLists+0xc4>)
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	68db      	ldr	r3, [r3, #12]
 8005bdc:	68db      	ldr	r3, [r3, #12]
 8005bde:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	3304      	adds	r3, #4
 8005be4:	4618      	mov	r0, r3
 8005be6:	f7fe f8db 	bl	8003da0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	6a1b      	ldr	r3, [r3, #32]
 8005bee:	68f8      	ldr	r0, [r7, #12]
 8005bf0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005bf8:	f003 0304 	and.w	r3, r3, #4
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d02f      	beq.n	8005c60 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	699b      	ldr	r3, [r3, #24]
 8005c04:	693a      	ldr	r2, [r7, #16]
 8005c06:	4413      	add	r3, r2
 8005c08:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8005c0a:	68ba      	ldr	r2, [r7, #8]
 8005c0c:	693b      	ldr	r3, [r7, #16]
 8005c0e:	429a      	cmp	r2, r3
 8005c10:	d90e      	bls.n	8005c30 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	68ba      	ldr	r2, [r7, #8]
 8005c16:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	68fa      	ldr	r2, [r7, #12]
 8005c1c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005c1e:	4b1a      	ldr	r3, [pc, #104]	@ (8005c88 <prvSwitchTimerLists+0xc4>)
 8005c20:	681a      	ldr	r2, [r3, #0]
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	3304      	adds	r3, #4
 8005c26:	4619      	mov	r1, r3
 8005c28:	4610      	mov	r0, r2
 8005c2a:	f7fe f880 	bl	8003d2e <vListInsert>
 8005c2e:	e017      	b.n	8005c60 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005c30:	2300      	movs	r3, #0
 8005c32:	9300      	str	r3, [sp, #0]
 8005c34:	2300      	movs	r3, #0
 8005c36:	693a      	ldr	r2, [r7, #16]
 8005c38:	2100      	movs	r1, #0
 8005c3a:	68f8      	ldr	r0, [r7, #12]
 8005c3c:	f7ff fd58 	bl	80056f0 <xTimerGenericCommand>
 8005c40:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d10b      	bne.n	8005c60 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8005c48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c4c:	f383 8811 	msr	BASEPRI, r3
 8005c50:	f3bf 8f6f 	isb	sy
 8005c54:	f3bf 8f4f 	dsb	sy
 8005c58:	603b      	str	r3, [r7, #0]
}
 8005c5a:	bf00      	nop
 8005c5c:	bf00      	nop
 8005c5e:	e7fd      	b.n	8005c5c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005c60:	4b09      	ldr	r3, [pc, #36]	@ (8005c88 <prvSwitchTimerLists+0xc4>)
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d1b0      	bne.n	8005bcc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8005c6a:	4b07      	ldr	r3, [pc, #28]	@ (8005c88 <prvSwitchTimerLists+0xc4>)
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8005c70:	4b06      	ldr	r3, [pc, #24]	@ (8005c8c <prvSwitchTimerLists+0xc8>)
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	4a04      	ldr	r2, [pc, #16]	@ (8005c88 <prvSwitchTimerLists+0xc4>)
 8005c76:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8005c78:	4a04      	ldr	r2, [pc, #16]	@ (8005c8c <prvSwitchTimerLists+0xc8>)
 8005c7a:	697b      	ldr	r3, [r7, #20]
 8005c7c:	6013      	str	r3, [r2, #0]
}
 8005c7e:	bf00      	nop
 8005c80:	3718      	adds	r7, #24
 8005c82:	46bd      	mov	sp, r7
 8005c84:	bd80      	pop	{r7, pc}
 8005c86:	bf00      	nop
 8005c88:	2000131c 	.word	0x2000131c
 8005c8c:	20001320 	.word	0x20001320

08005c90 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8005c90:	b580      	push	{r7, lr}
 8005c92:	b082      	sub	sp, #8
 8005c94:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8005c96:	f000 f96f 	bl	8005f78 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8005c9a:	4b15      	ldr	r3, [pc, #84]	@ (8005cf0 <prvCheckForValidListAndQueue+0x60>)
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d120      	bne.n	8005ce4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8005ca2:	4814      	ldr	r0, [pc, #80]	@ (8005cf4 <prvCheckForValidListAndQueue+0x64>)
 8005ca4:	f7fd fff2 	bl	8003c8c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8005ca8:	4813      	ldr	r0, [pc, #76]	@ (8005cf8 <prvCheckForValidListAndQueue+0x68>)
 8005caa:	f7fd ffef 	bl	8003c8c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8005cae:	4b13      	ldr	r3, [pc, #76]	@ (8005cfc <prvCheckForValidListAndQueue+0x6c>)
 8005cb0:	4a10      	ldr	r2, [pc, #64]	@ (8005cf4 <prvCheckForValidListAndQueue+0x64>)
 8005cb2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8005cb4:	4b12      	ldr	r3, [pc, #72]	@ (8005d00 <prvCheckForValidListAndQueue+0x70>)
 8005cb6:	4a10      	ldr	r2, [pc, #64]	@ (8005cf8 <prvCheckForValidListAndQueue+0x68>)
 8005cb8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8005cba:	2300      	movs	r3, #0
 8005cbc:	9300      	str	r3, [sp, #0]
 8005cbe:	4b11      	ldr	r3, [pc, #68]	@ (8005d04 <prvCheckForValidListAndQueue+0x74>)
 8005cc0:	4a11      	ldr	r2, [pc, #68]	@ (8005d08 <prvCheckForValidListAndQueue+0x78>)
 8005cc2:	2110      	movs	r1, #16
 8005cc4:	200a      	movs	r0, #10
 8005cc6:	f7fe f8ff 	bl	8003ec8 <xQueueGenericCreateStatic>
 8005cca:	4603      	mov	r3, r0
 8005ccc:	4a08      	ldr	r2, [pc, #32]	@ (8005cf0 <prvCheckForValidListAndQueue+0x60>)
 8005cce:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8005cd0:	4b07      	ldr	r3, [pc, #28]	@ (8005cf0 <prvCheckForValidListAndQueue+0x60>)
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d005      	beq.n	8005ce4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8005cd8:	4b05      	ldr	r3, [pc, #20]	@ (8005cf0 <prvCheckForValidListAndQueue+0x60>)
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	490b      	ldr	r1, [pc, #44]	@ (8005d0c <prvCheckForValidListAndQueue+0x7c>)
 8005cde:	4618      	mov	r0, r3
 8005ce0:	f7fe fd24 	bl	800472c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005ce4:	f000 f97a 	bl	8005fdc <vPortExitCritical>
}
 8005ce8:	bf00      	nop
 8005cea:	46bd      	mov	sp, r7
 8005cec:	bd80      	pop	{r7, pc}
 8005cee:	bf00      	nop
 8005cf0:	20001324 	.word	0x20001324
 8005cf4:	200012f4 	.word	0x200012f4
 8005cf8:	20001308 	.word	0x20001308
 8005cfc:	2000131c 	.word	0x2000131c
 8005d00:	20001320 	.word	0x20001320
 8005d04:	200013d0 	.word	0x200013d0
 8005d08:	20001330 	.word	0x20001330
 8005d0c:	08007084 	.word	0x08007084

08005d10 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005d10:	b480      	push	{r7}
 8005d12:	b085      	sub	sp, #20
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	60f8      	str	r0, [r7, #12]
 8005d18:	60b9      	str	r1, [r7, #8]
 8005d1a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	3b04      	subs	r3, #4
 8005d20:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005d28:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	3b04      	subs	r3, #4
 8005d2e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005d30:	68bb      	ldr	r3, [r7, #8]
 8005d32:	f023 0201 	bic.w	r2, r3, #1
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	3b04      	subs	r3, #4
 8005d3e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005d40:	4a0c      	ldr	r2, [pc, #48]	@ (8005d74 <pxPortInitialiseStack+0x64>)
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	3b14      	subs	r3, #20
 8005d4a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005d4c:	687a      	ldr	r2, [r7, #4]
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	3b04      	subs	r3, #4
 8005d56:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	f06f 0202 	mvn.w	r2, #2
 8005d5e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	3b20      	subs	r3, #32
 8005d64:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005d66:	68fb      	ldr	r3, [r7, #12]
}
 8005d68:	4618      	mov	r0, r3
 8005d6a:	3714      	adds	r7, #20
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d72:	4770      	bx	lr
 8005d74:	08005d79 	.word	0x08005d79

08005d78 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005d78:	b480      	push	{r7}
 8005d7a:	b085      	sub	sp, #20
 8005d7c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8005d7e:	2300      	movs	r3, #0
 8005d80:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005d82:	4b13      	ldr	r3, [pc, #76]	@ (8005dd0 <prvTaskExitError+0x58>)
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d8a:	d00b      	beq.n	8005da4 <prvTaskExitError+0x2c>
	__asm volatile
 8005d8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d90:	f383 8811 	msr	BASEPRI, r3
 8005d94:	f3bf 8f6f 	isb	sy
 8005d98:	f3bf 8f4f 	dsb	sy
 8005d9c:	60fb      	str	r3, [r7, #12]
}
 8005d9e:	bf00      	nop
 8005da0:	bf00      	nop
 8005da2:	e7fd      	b.n	8005da0 <prvTaskExitError+0x28>
	__asm volatile
 8005da4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005da8:	f383 8811 	msr	BASEPRI, r3
 8005dac:	f3bf 8f6f 	isb	sy
 8005db0:	f3bf 8f4f 	dsb	sy
 8005db4:	60bb      	str	r3, [r7, #8]
}
 8005db6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005db8:	bf00      	nop
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d0fc      	beq.n	8005dba <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005dc0:	bf00      	nop
 8005dc2:	bf00      	nop
 8005dc4:	3714      	adds	r7, #20
 8005dc6:	46bd      	mov	sp, r7
 8005dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dcc:	4770      	bx	lr
 8005dce:	bf00      	nop
 8005dd0:	2000000c 	.word	0x2000000c
	...

08005de0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005de0:	4b07      	ldr	r3, [pc, #28]	@ (8005e00 <pxCurrentTCBConst2>)
 8005de2:	6819      	ldr	r1, [r3, #0]
 8005de4:	6808      	ldr	r0, [r1, #0]
 8005de6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005dea:	f380 8809 	msr	PSP, r0
 8005dee:	f3bf 8f6f 	isb	sy
 8005df2:	f04f 0000 	mov.w	r0, #0
 8005df6:	f380 8811 	msr	BASEPRI, r0
 8005dfa:	4770      	bx	lr
 8005dfc:	f3af 8000 	nop.w

08005e00 <pxCurrentTCBConst2>:
 8005e00:	20000df4 	.word	0x20000df4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005e04:	bf00      	nop
 8005e06:	bf00      	nop

08005e08 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005e08:	4808      	ldr	r0, [pc, #32]	@ (8005e2c <prvPortStartFirstTask+0x24>)
 8005e0a:	6800      	ldr	r0, [r0, #0]
 8005e0c:	6800      	ldr	r0, [r0, #0]
 8005e0e:	f380 8808 	msr	MSP, r0
 8005e12:	f04f 0000 	mov.w	r0, #0
 8005e16:	f380 8814 	msr	CONTROL, r0
 8005e1a:	b662      	cpsie	i
 8005e1c:	b661      	cpsie	f
 8005e1e:	f3bf 8f4f 	dsb	sy
 8005e22:	f3bf 8f6f 	isb	sy
 8005e26:	df00      	svc	0
 8005e28:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8005e2a:	bf00      	nop
 8005e2c:	e000ed08 	.word	0xe000ed08

08005e30 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005e30:	b580      	push	{r7, lr}
 8005e32:	b086      	sub	sp, #24
 8005e34:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005e36:	4b47      	ldr	r3, [pc, #284]	@ (8005f54 <xPortStartScheduler+0x124>)
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	4a47      	ldr	r2, [pc, #284]	@ (8005f58 <xPortStartScheduler+0x128>)
 8005e3c:	4293      	cmp	r3, r2
 8005e3e:	d10b      	bne.n	8005e58 <xPortStartScheduler+0x28>
	__asm volatile
 8005e40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e44:	f383 8811 	msr	BASEPRI, r3
 8005e48:	f3bf 8f6f 	isb	sy
 8005e4c:	f3bf 8f4f 	dsb	sy
 8005e50:	613b      	str	r3, [r7, #16]
}
 8005e52:	bf00      	nop
 8005e54:	bf00      	nop
 8005e56:	e7fd      	b.n	8005e54 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005e58:	4b3e      	ldr	r3, [pc, #248]	@ (8005f54 <xPortStartScheduler+0x124>)
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	4a3f      	ldr	r2, [pc, #252]	@ (8005f5c <xPortStartScheduler+0x12c>)
 8005e5e:	4293      	cmp	r3, r2
 8005e60:	d10b      	bne.n	8005e7a <xPortStartScheduler+0x4a>
	__asm volatile
 8005e62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e66:	f383 8811 	msr	BASEPRI, r3
 8005e6a:	f3bf 8f6f 	isb	sy
 8005e6e:	f3bf 8f4f 	dsb	sy
 8005e72:	60fb      	str	r3, [r7, #12]
}
 8005e74:	bf00      	nop
 8005e76:	bf00      	nop
 8005e78:	e7fd      	b.n	8005e76 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005e7a:	4b39      	ldr	r3, [pc, #228]	@ (8005f60 <xPortStartScheduler+0x130>)
 8005e7c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005e7e:	697b      	ldr	r3, [r7, #20]
 8005e80:	781b      	ldrb	r3, [r3, #0]
 8005e82:	b2db      	uxtb	r3, r3
 8005e84:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005e86:	697b      	ldr	r3, [r7, #20]
 8005e88:	22ff      	movs	r2, #255	@ 0xff
 8005e8a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005e8c:	697b      	ldr	r3, [r7, #20]
 8005e8e:	781b      	ldrb	r3, [r3, #0]
 8005e90:	b2db      	uxtb	r3, r3
 8005e92:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005e94:	78fb      	ldrb	r3, [r7, #3]
 8005e96:	b2db      	uxtb	r3, r3
 8005e98:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8005e9c:	b2da      	uxtb	r2, r3
 8005e9e:	4b31      	ldr	r3, [pc, #196]	@ (8005f64 <xPortStartScheduler+0x134>)
 8005ea0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005ea2:	4b31      	ldr	r3, [pc, #196]	@ (8005f68 <xPortStartScheduler+0x138>)
 8005ea4:	2207      	movs	r2, #7
 8005ea6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005ea8:	e009      	b.n	8005ebe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8005eaa:	4b2f      	ldr	r3, [pc, #188]	@ (8005f68 <xPortStartScheduler+0x138>)
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	3b01      	subs	r3, #1
 8005eb0:	4a2d      	ldr	r2, [pc, #180]	@ (8005f68 <xPortStartScheduler+0x138>)
 8005eb2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005eb4:	78fb      	ldrb	r3, [r7, #3]
 8005eb6:	b2db      	uxtb	r3, r3
 8005eb8:	005b      	lsls	r3, r3, #1
 8005eba:	b2db      	uxtb	r3, r3
 8005ebc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005ebe:	78fb      	ldrb	r3, [r7, #3]
 8005ec0:	b2db      	uxtb	r3, r3
 8005ec2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ec6:	2b80      	cmp	r3, #128	@ 0x80
 8005ec8:	d0ef      	beq.n	8005eaa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005eca:	4b27      	ldr	r3, [pc, #156]	@ (8005f68 <xPortStartScheduler+0x138>)
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	f1c3 0307 	rsb	r3, r3, #7
 8005ed2:	2b04      	cmp	r3, #4
 8005ed4:	d00b      	beq.n	8005eee <xPortStartScheduler+0xbe>
	__asm volatile
 8005ed6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005eda:	f383 8811 	msr	BASEPRI, r3
 8005ede:	f3bf 8f6f 	isb	sy
 8005ee2:	f3bf 8f4f 	dsb	sy
 8005ee6:	60bb      	str	r3, [r7, #8]
}
 8005ee8:	bf00      	nop
 8005eea:	bf00      	nop
 8005eec:	e7fd      	b.n	8005eea <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005eee:	4b1e      	ldr	r3, [pc, #120]	@ (8005f68 <xPortStartScheduler+0x138>)
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	021b      	lsls	r3, r3, #8
 8005ef4:	4a1c      	ldr	r2, [pc, #112]	@ (8005f68 <xPortStartScheduler+0x138>)
 8005ef6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005ef8:	4b1b      	ldr	r3, [pc, #108]	@ (8005f68 <xPortStartScheduler+0x138>)
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005f00:	4a19      	ldr	r2, [pc, #100]	@ (8005f68 <xPortStartScheduler+0x138>)
 8005f02:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	b2da      	uxtb	r2, r3
 8005f08:	697b      	ldr	r3, [r7, #20]
 8005f0a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005f0c:	4b17      	ldr	r3, [pc, #92]	@ (8005f6c <xPortStartScheduler+0x13c>)
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	4a16      	ldr	r2, [pc, #88]	@ (8005f6c <xPortStartScheduler+0x13c>)
 8005f12:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005f16:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005f18:	4b14      	ldr	r3, [pc, #80]	@ (8005f6c <xPortStartScheduler+0x13c>)
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	4a13      	ldr	r2, [pc, #76]	@ (8005f6c <xPortStartScheduler+0x13c>)
 8005f1e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8005f22:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005f24:	f000 f8da 	bl	80060dc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005f28:	4b11      	ldr	r3, [pc, #68]	@ (8005f70 <xPortStartScheduler+0x140>)
 8005f2a:	2200      	movs	r2, #0
 8005f2c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005f2e:	f000 f8f9 	bl	8006124 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005f32:	4b10      	ldr	r3, [pc, #64]	@ (8005f74 <xPortStartScheduler+0x144>)
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	4a0f      	ldr	r2, [pc, #60]	@ (8005f74 <xPortStartScheduler+0x144>)
 8005f38:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8005f3c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005f3e:	f7ff ff63 	bl	8005e08 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005f42:	f7ff f82b 	bl	8004f9c <vTaskSwitchContext>
	prvTaskExitError();
 8005f46:	f7ff ff17 	bl	8005d78 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005f4a:	2300      	movs	r3, #0
}
 8005f4c:	4618      	mov	r0, r3
 8005f4e:	3718      	adds	r7, #24
 8005f50:	46bd      	mov	sp, r7
 8005f52:	bd80      	pop	{r7, pc}
 8005f54:	e000ed00 	.word	0xe000ed00
 8005f58:	410fc271 	.word	0x410fc271
 8005f5c:	410fc270 	.word	0x410fc270
 8005f60:	e000e400 	.word	0xe000e400
 8005f64:	20001420 	.word	0x20001420
 8005f68:	20001424 	.word	0x20001424
 8005f6c:	e000ed20 	.word	0xe000ed20
 8005f70:	2000000c 	.word	0x2000000c
 8005f74:	e000ef34 	.word	0xe000ef34

08005f78 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005f78:	b480      	push	{r7}
 8005f7a:	b083      	sub	sp, #12
 8005f7c:	af00      	add	r7, sp, #0
	__asm volatile
 8005f7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f82:	f383 8811 	msr	BASEPRI, r3
 8005f86:	f3bf 8f6f 	isb	sy
 8005f8a:	f3bf 8f4f 	dsb	sy
 8005f8e:	607b      	str	r3, [r7, #4]
}
 8005f90:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005f92:	4b10      	ldr	r3, [pc, #64]	@ (8005fd4 <vPortEnterCritical+0x5c>)
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	3301      	adds	r3, #1
 8005f98:	4a0e      	ldr	r2, [pc, #56]	@ (8005fd4 <vPortEnterCritical+0x5c>)
 8005f9a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005f9c:	4b0d      	ldr	r3, [pc, #52]	@ (8005fd4 <vPortEnterCritical+0x5c>)
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	2b01      	cmp	r3, #1
 8005fa2:	d110      	bne.n	8005fc6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005fa4:	4b0c      	ldr	r3, [pc, #48]	@ (8005fd8 <vPortEnterCritical+0x60>)
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	b2db      	uxtb	r3, r3
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d00b      	beq.n	8005fc6 <vPortEnterCritical+0x4e>
	__asm volatile
 8005fae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fb2:	f383 8811 	msr	BASEPRI, r3
 8005fb6:	f3bf 8f6f 	isb	sy
 8005fba:	f3bf 8f4f 	dsb	sy
 8005fbe:	603b      	str	r3, [r7, #0]
}
 8005fc0:	bf00      	nop
 8005fc2:	bf00      	nop
 8005fc4:	e7fd      	b.n	8005fc2 <vPortEnterCritical+0x4a>
	}
}
 8005fc6:	bf00      	nop
 8005fc8:	370c      	adds	r7, #12
 8005fca:	46bd      	mov	sp, r7
 8005fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd0:	4770      	bx	lr
 8005fd2:	bf00      	nop
 8005fd4:	2000000c 	.word	0x2000000c
 8005fd8:	e000ed04 	.word	0xe000ed04

08005fdc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005fdc:	b480      	push	{r7}
 8005fde:	b083      	sub	sp, #12
 8005fe0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005fe2:	4b12      	ldr	r3, [pc, #72]	@ (800602c <vPortExitCritical+0x50>)
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d10b      	bne.n	8006002 <vPortExitCritical+0x26>
	__asm volatile
 8005fea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fee:	f383 8811 	msr	BASEPRI, r3
 8005ff2:	f3bf 8f6f 	isb	sy
 8005ff6:	f3bf 8f4f 	dsb	sy
 8005ffa:	607b      	str	r3, [r7, #4]
}
 8005ffc:	bf00      	nop
 8005ffe:	bf00      	nop
 8006000:	e7fd      	b.n	8005ffe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006002:	4b0a      	ldr	r3, [pc, #40]	@ (800602c <vPortExitCritical+0x50>)
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	3b01      	subs	r3, #1
 8006008:	4a08      	ldr	r2, [pc, #32]	@ (800602c <vPortExitCritical+0x50>)
 800600a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800600c:	4b07      	ldr	r3, [pc, #28]	@ (800602c <vPortExitCritical+0x50>)
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	2b00      	cmp	r3, #0
 8006012:	d105      	bne.n	8006020 <vPortExitCritical+0x44>
 8006014:	2300      	movs	r3, #0
 8006016:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006018:	683b      	ldr	r3, [r7, #0]
 800601a:	f383 8811 	msr	BASEPRI, r3
}
 800601e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006020:	bf00      	nop
 8006022:	370c      	adds	r7, #12
 8006024:	46bd      	mov	sp, r7
 8006026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800602a:	4770      	bx	lr
 800602c:	2000000c 	.word	0x2000000c

08006030 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006030:	f3ef 8009 	mrs	r0, PSP
 8006034:	f3bf 8f6f 	isb	sy
 8006038:	4b15      	ldr	r3, [pc, #84]	@ (8006090 <pxCurrentTCBConst>)
 800603a:	681a      	ldr	r2, [r3, #0]
 800603c:	f01e 0f10 	tst.w	lr, #16
 8006040:	bf08      	it	eq
 8006042:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006046:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800604a:	6010      	str	r0, [r2, #0]
 800604c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006050:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006054:	f380 8811 	msr	BASEPRI, r0
 8006058:	f3bf 8f4f 	dsb	sy
 800605c:	f3bf 8f6f 	isb	sy
 8006060:	f7fe ff9c 	bl	8004f9c <vTaskSwitchContext>
 8006064:	f04f 0000 	mov.w	r0, #0
 8006068:	f380 8811 	msr	BASEPRI, r0
 800606c:	bc09      	pop	{r0, r3}
 800606e:	6819      	ldr	r1, [r3, #0]
 8006070:	6808      	ldr	r0, [r1, #0]
 8006072:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006076:	f01e 0f10 	tst.w	lr, #16
 800607a:	bf08      	it	eq
 800607c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006080:	f380 8809 	msr	PSP, r0
 8006084:	f3bf 8f6f 	isb	sy
 8006088:	4770      	bx	lr
 800608a:	bf00      	nop
 800608c:	f3af 8000 	nop.w

08006090 <pxCurrentTCBConst>:
 8006090:	20000df4 	.word	0x20000df4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006094:	bf00      	nop
 8006096:	bf00      	nop

08006098 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006098:	b580      	push	{r7, lr}
 800609a:	b082      	sub	sp, #8
 800609c:	af00      	add	r7, sp, #0
	__asm volatile
 800609e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060a2:	f383 8811 	msr	BASEPRI, r3
 80060a6:	f3bf 8f6f 	isb	sy
 80060aa:	f3bf 8f4f 	dsb	sy
 80060ae:	607b      	str	r3, [r7, #4]
}
 80060b0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80060b2:	f7fe feb9 	bl	8004e28 <xTaskIncrementTick>
 80060b6:	4603      	mov	r3, r0
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d003      	beq.n	80060c4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80060bc:	4b06      	ldr	r3, [pc, #24]	@ (80060d8 <xPortSysTickHandler+0x40>)
 80060be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80060c2:	601a      	str	r2, [r3, #0]
 80060c4:	2300      	movs	r3, #0
 80060c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80060c8:	683b      	ldr	r3, [r7, #0]
 80060ca:	f383 8811 	msr	BASEPRI, r3
}
 80060ce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80060d0:	bf00      	nop
 80060d2:	3708      	adds	r7, #8
 80060d4:	46bd      	mov	sp, r7
 80060d6:	bd80      	pop	{r7, pc}
 80060d8:	e000ed04 	.word	0xe000ed04

080060dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80060dc:	b480      	push	{r7}
 80060de:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80060e0:	4b0b      	ldr	r3, [pc, #44]	@ (8006110 <vPortSetupTimerInterrupt+0x34>)
 80060e2:	2200      	movs	r2, #0
 80060e4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80060e6:	4b0b      	ldr	r3, [pc, #44]	@ (8006114 <vPortSetupTimerInterrupt+0x38>)
 80060e8:	2200      	movs	r2, #0
 80060ea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80060ec:	4b0a      	ldr	r3, [pc, #40]	@ (8006118 <vPortSetupTimerInterrupt+0x3c>)
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	4a0a      	ldr	r2, [pc, #40]	@ (800611c <vPortSetupTimerInterrupt+0x40>)
 80060f2:	fba2 2303 	umull	r2, r3, r2, r3
 80060f6:	099b      	lsrs	r3, r3, #6
 80060f8:	4a09      	ldr	r2, [pc, #36]	@ (8006120 <vPortSetupTimerInterrupt+0x44>)
 80060fa:	3b01      	subs	r3, #1
 80060fc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80060fe:	4b04      	ldr	r3, [pc, #16]	@ (8006110 <vPortSetupTimerInterrupt+0x34>)
 8006100:	2207      	movs	r2, #7
 8006102:	601a      	str	r2, [r3, #0]
}
 8006104:	bf00      	nop
 8006106:	46bd      	mov	sp, r7
 8006108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800610c:	4770      	bx	lr
 800610e:	bf00      	nop
 8006110:	e000e010 	.word	0xe000e010
 8006114:	e000e018 	.word	0xe000e018
 8006118:	20000000 	.word	0x20000000
 800611c:	10624dd3 	.word	0x10624dd3
 8006120:	e000e014 	.word	0xe000e014

08006124 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006124:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006134 <vPortEnableVFP+0x10>
 8006128:	6801      	ldr	r1, [r0, #0]
 800612a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800612e:	6001      	str	r1, [r0, #0]
 8006130:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006132:	bf00      	nop
 8006134:	e000ed88 	.word	0xe000ed88

08006138 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006138:	b480      	push	{r7}
 800613a:	b085      	sub	sp, #20
 800613c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800613e:	f3ef 8305 	mrs	r3, IPSR
 8006142:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	2b0f      	cmp	r3, #15
 8006148:	d915      	bls.n	8006176 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800614a:	4a18      	ldr	r2, [pc, #96]	@ (80061ac <vPortValidateInterruptPriority+0x74>)
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	4413      	add	r3, r2
 8006150:	781b      	ldrb	r3, [r3, #0]
 8006152:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006154:	4b16      	ldr	r3, [pc, #88]	@ (80061b0 <vPortValidateInterruptPriority+0x78>)
 8006156:	781b      	ldrb	r3, [r3, #0]
 8006158:	7afa      	ldrb	r2, [r7, #11]
 800615a:	429a      	cmp	r2, r3
 800615c:	d20b      	bcs.n	8006176 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800615e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006162:	f383 8811 	msr	BASEPRI, r3
 8006166:	f3bf 8f6f 	isb	sy
 800616a:	f3bf 8f4f 	dsb	sy
 800616e:	607b      	str	r3, [r7, #4]
}
 8006170:	bf00      	nop
 8006172:	bf00      	nop
 8006174:	e7fd      	b.n	8006172 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006176:	4b0f      	ldr	r3, [pc, #60]	@ (80061b4 <vPortValidateInterruptPriority+0x7c>)
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800617e:	4b0e      	ldr	r3, [pc, #56]	@ (80061b8 <vPortValidateInterruptPriority+0x80>)
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	429a      	cmp	r2, r3
 8006184:	d90b      	bls.n	800619e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8006186:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800618a:	f383 8811 	msr	BASEPRI, r3
 800618e:	f3bf 8f6f 	isb	sy
 8006192:	f3bf 8f4f 	dsb	sy
 8006196:	603b      	str	r3, [r7, #0]
}
 8006198:	bf00      	nop
 800619a:	bf00      	nop
 800619c:	e7fd      	b.n	800619a <vPortValidateInterruptPriority+0x62>
	}
 800619e:	bf00      	nop
 80061a0:	3714      	adds	r7, #20
 80061a2:	46bd      	mov	sp, r7
 80061a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a8:	4770      	bx	lr
 80061aa:	bf00      	nop
 80061ac:	e000e3f0 	.word	0xe000e3f0
 80061b0:	20001420 	.word	0x20001420
 80061b4:	e000ed0c 	.word	0xe000ed0c
 80061b8:	20001424 	.word	0x20001424

080061bc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80061bc:	b580      	push	{r7, lr}
 80061be:	b08a      	sub	sp, #40	@ 0x28
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80061c4:	2300      	movs	r3, #0
 80061c6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80061c8:	f7fe fd72 	bl	8004cb0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80061cc:	4b5c      	ldr	r3, [pc, #368]	@ (8006340 <pvPortMalloc+0x184>)
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d101      	bne.n	80061d8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80061d4:	f000 f924 	bl	8006420 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80061d8:	4b5a      	ldr	r3, [pc, #360]	@ (8006344 <pvPortMalloc+0x188>)
 80061da:	681a      	ldr	r2, [r3, #0]
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	4013      	ands	r3, r2
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	f040 8095 	bne.w	8006310 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d01e      	beq.n	800622a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80061ec:	2208      	movs	r2, #8
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	4413      	add	r3, r2
 80061f2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	f003 0307 	and.w	r3, r3, #7
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d015      	beq.n	800622a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	f023 0307 	bic.w	r3, r3, #7
 8006204:	3308      	adds	r3, #8
 8006206:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	f003 0307 	and.w	r3, r3, #7
 800620e:	2b00      	cmp	r3, #0
 8006210:	d00b      	beq.n	800622a <pvPortMalloc+0x6e>
	__asm volatile
 8006212:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006216:	f383 8811 	msr	BASEPRI, r3
 800621a:	f3bf 8f6f 	isb	sy
 800621e:	f3bf 8f4f 	dsb	sy
 8006222:	617b      	str	r3, [r7, #20]
}
 8006224:	bf00      	nop
 8006226:	bf00      	nop
 8006228:	e7fd      	b.n	8006226 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	2b00      	cmp	r3, #0
 800622e:	d06f      	beq.n	8006310 <pvPortMalloc+0x154>
 8006230:	4b45      	ldr	r3, [pc, #276]	@ (8006348 <pvPortMalloc+0x18c>)
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	687a      	ldr	r2, [r7, #4]
 8006236:	429a      	cmp	r2, r3
 8006238:	d86a      	bhi.n	8006310 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800623a:	4b44      	ldr	r3, [pc, #272]	@ (800634c <pvPortMalloc+0x190>)
 800623c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800623e:	4b43      	ldr	r3, [pc, #268]	@ (800634c <pvPortMalloc+0x190>)
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006244:	e004      	b.n	8006250 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006246:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006248:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800624a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006250:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006252:	685b      	ldr	r3, [r3, #4]
 8006254:	687a      	ldr	r2, [r7, #4]
 8006256:	429a      	cmp	r2, r3
 8006258:	d903      	bls.n	8006262 <pvPortMalloc+0xa6>
 800625a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	2b00      	cmp	r3, #0
 8006260:	d1f1      	bne.n	8006246 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006262:	4b37      	ldr	r3, [pc, #220]	@ (8006340 <pvPortMalloc+0x184>)
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006268:	429a      	cmp	r2, r3
 800626a:	d051      	beq.n	8006310 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800626c:	6a3b      	ldr	r3, [r7, #32]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	2208      	movs	r2, #8
 8006272:	4413      	add	r3, r2
 8006274:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006278:	681a      	ldr	r2, [r3, #0]
 800627a:	6a3b      	ldr	r3, [r7, #32]
 800627c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800627e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006280:	685a      	ldr	r2, [r3, #4]
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	1ad2      	subs	r2, r2, r3
 8006286:	2308      	movs	r3, #8
 8006288:	005b      	lsls	r3, r3, #1
 800628a:	429a      	cmp	r2, r3
 800628c:	d920      	bls.n	80062d0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800628e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	4413      	add	r3, r2
 8006294:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006296:	69bb      	ldr	r3, [r7, #24]
 8006298:	f003 0307 	and.w	r3, r3, #7
 800629c:	2b00      	cmp	r3, #0
 800629e:	d00b      	beq.n	80062b8 <pvPortMalloc+0xfc>
	__asm volatile
 80062a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062a4:	f383 8811 	msr	BASEPRI, r3
 80062a8:	f3bf 8f6f 	isb	sy
 80062ac:	f3bf 8f4f 	dsb	sy
 80062b0:	613b      	str	r3, [r7, #16]
}
 80062b2:	bf00      	nop
 80062b4:	bf00      	nop
 80062b6:	e7fd      	b.n	80062b4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80062b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062ba:	685a      	ldr	r2, [r3, #4]
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	1ad2      	subs	r2, r2, r3
 80062c0:	69bb      	ldr	r3, [r7, #24]
 80062c2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80062c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062c6:	687a      	ldr	r2, [r7, #4]
 80062c8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80062ca:	69b8      	ldr	r0, [r7, #24]
 80062cc:	f000 f90a 	bl	80064e4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80062d0:	4b1d      	ldr	r3, [pc, #116]	@ (8006348 <pvPortMalloc+0x18c>)
 80062d2:	681a      	ldr	r2, [r3, #0]
 80062d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062d6:	685b      	ldr	r3, [r3, #4]
 80062d8:	1ad3      	subs	r3, r2, r3
 80062da:	4a1b      	ldr	r2, [pc, #108]	@ (8006348 <pvPortMalloc+0x18c>)
 80062dc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80062de:	4b1a      	ldr	r3, [pc, #104]	@ (8006348 <pvPortMalloc+0x18c>)
 80062e0:	681a      	ldr	r2, [r3, #0]
 80062e2:	4b1b      	ldr	r3, [pc, #108]	@ (8006350 <pvPortMalloc+0x194>)
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	429a      	cmp	r2, r3
 80062e8:	d203      	bcs.n	80062f2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80062ea:	4b17      	ldr	r3, [pc, #92]	@ (8006348 <pvPortMalloc+0x18c>)
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	4a18      	ldr	r2, [pc, #96]	@ (8006350 <pvPortMalloc+0x194>)
 80062f0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80062f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062f4:	685a      	ldr	r2, [r3, #4]
 80062f6:	4b13      	ldr	r3, [pc, #76]	@ (8006344 <pvPortMalloc+0x188>)
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	431a      	orrs	r2, r3
 80062fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062fe:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006300:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006302:	2200      	movs	r2, #0
 8006304:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006306:	4b13      	ldr	r3, [pc, #76]	@ (8006354 <pvPortMalloc+0x198>)
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	3301      	adds	r3, #1
 800630c:	4a11      	ldr	r2, [pc, #68]	@ (8006354 <pvPortMalloc+0x198>)
 800630e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006310:	f7fe fcdc 	bl	8004ccc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006314:	69fb      	ldr	r3, [r7, #28]
 8006316:	f003 0307 	and.w	r3, r3, #7
 800631a:	2b00      	cmp	r3, #0
 800631c:	d00b      	beq.n	8006336 <pvPortMalloc+0x17a>
	__asm volatile
 800631e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006322:	f383 8811 	msr	BASEPRI, r3
 8006326:	f3bf 8f6f 	isb	sy
 800632a:	f3bf 8f4f 	dsb	sy
 800632e:	60fb      	str	r3, [r7, #12]
}
 8006330:	bf00      	nop
 8006332:	bf00      	nop
 8006334:	e7fd      	b.n	8006332 <pvPortMalloc+0x176>
	return pvReturn;
 8006336:	69fb      	ldr	r3, [r7, #28]
}
 8006338:	4618      	mov	r0, r3
 800633a:	3728      	adds	r7, #40	@ 0x28
 800633c:	46bd      	mov	sp, r7
 800633e:	bd80      	pop	{r7, pc}
 8006340:	20001fe8 	.word	0x20001fe8
 8006344:	20001ffc 	.word	0x20001ffc
 8006348:	20001fec 	.word	0x20001fec
 800634c:	20001fe0 	.word	0x20001fe0
 8006350:	20001ff0 	.word	0x20001ff0
 8006354:	20001ff4 	.word	0x20001ff4

08006358 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006358:	b580      	push	{r7, lr}
 800635a:	b086      	sub	sp, #24
 800635c:	af00      	add	r7, sp, #0
 800635e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	2b00      	cmp	r3, #0
 8006368:	d04f      	beq.n	800640a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800636a:	2308      	movs	r3, #8
 800636c:	425b      	negs	r3, r3
 800636e:	697a      	ldr	r2, [r7, #20]
 8006370:	4413      	add	r3, r2
 8006372:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006374:	697b      	ldr	r3, [r7, #20]
 8006376:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006378:	693b      	ldr	r3, [r7, #16]
 800637a:	685a      	ldr	r2, [r3, #4]
 800637c:	4b25      	ldr	r3, [pc, #148]	@ (8006414 <vPortFree+0xbc>)
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	4013      	ands	r3, r2
 8006382:	2b00      	cmp	r3, #0
 8006384:	d10b      	bne.n	800639e <vPortFree+0x46>
	__asm volatile
 8006386:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800638a:	f383 8811 	msr	BASEPRI, r3
 800638e:	f3bf 8f6f 	isb	sy
 8006392:	f3bf 8f4f 	dsb	sy
 8006396:	60fb      	str	r3, [r7, #12]
}
 8006398:	bf00      	nop
 800639a:	bf00      	nop
 800639c:	e7fd      	b.n	800639a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800639e:	693b      	ldr	r3, [r7, #16]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d00b      	beq.n	80063be <vPortFree+0x66>
	__asm volatile
 80063a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063aa:	f383 8811 	msr	BASEPRI, r3
 80063ae:	f3bf 8f6f 	isb	sy
 80063b2:	f3bf 8f4f 	dsb	sy
 80063b6:	60bb      	str	r3, [r7, #8]
}
 80063b8:	bf00      	nop
 80063ba:	bf00      	nop
 80063bc:	e7fd      	b.n	80063ba <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80063be:	693b      	ldr	r3, [r7, #16]
 80063c0:	685a      	ldr	r2, [r3, #4]
 80063c2:	4b14      	ldr	r3, [pc, #80]	@ (8006414 <vPortFree+0xbc>)
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	4013      	ands	r3, r2
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d01e      	beq.n	800640a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80063cc:	693b      	ldr	r3, [r7, #16]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d11a      	bne.n	800640a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80063d4:	693b      	ldr	r3, [r7, #16]
 80063d6:	685a      	ldr	r2, [r3, #4]
 80063d8:	4b0e      	ldr	r3, [pc, #56]	@ (8006414 <vPortFree+0xbc>)
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	43db      	mvns	r3, r3
 80063de:	401a      	ands	r2, r3
 80063e0:	693b      	ldr	r3, [r7, #16]
 80063e2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80063e4:	f7fe fc64 	bl	8004cb0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80063e8:	693b      	ldr	r3, [r7, #16]
 80063ea:	685a      	ldr	r2, [r3, #4]
 80063ec:	4b0a      	ldr	r3, [pc, #40]	@ (8006418 <vPortFree+0xc0>)
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	4413      	add	r3, r2
 80063f2:	4a09      	ldr	r2, [pc, #36]	@ (8006418 <vPortFree+0xc0>)
 80063f4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80063f6:	6938      	ldr	r0, [r7, #16]
 80063f8:	f000 f874 	bl	80064e4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80063fc:	4b07      	ldr	r3, [pc, #28]	@ (800641c <vPortFree+0xc4>)
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	3301      	adds	r3, #1
 8006402:	4a06      	ldr	r2, [pc, #24]	@ (800641c <vPortFree+0xc4>)
 8006404:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006406:	f7fe fc61 	bl	8004ccc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800640a:	bf00      	nop
 800640c:	3718      	adds	r7, #24
 800640e:	46bd      	mov	sp, r7
 8006410:	bd80      	pop	{r7, pc}
 8006412:	bf00      	nop
 8006414:	20001ffc 	.word	0x20001ffc
 8006418:	20001fec 	.word	0x20001fec
 800641c:	20001ff8 	.word	0x20001ff8

08006420 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006420:	b480      	push	{r7}
 8006422:	b085      	sub	sp, #20
 8006424:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006426:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 800642a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800642c:	4b27      	ldr	r3, [pc, #156]	@ (80064cc <prvHeapInit+0xac>)
 800642e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	f003 0307 	and.w	r3, r3, #7
 8006436:	2b00      	cmp	r3, #0
 8006438:	d00c      	beq.n	8006454 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	3307      	adds	r3, #7
 800643e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	f023 0307 	bic.w	r3, r3, #7
 8006446:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006448:	68ba      	ldr	r2, [r7, #8]
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	1ad3      	subs	r3, r2, r3
 800644e:	4a1f      	ldr	r2, [pc, #124]	@ (80064cc <prvHeapInit+0xac>)
 8006450:	4413      	add	r3, r2
 8006452:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006458:	4a1d      	ldr	r2, [pc, #116]	@ (80064d0 <prvHeapInit+0xb0>)
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800645e:	4b1c      	ldr	r3, [pc, #112]	@ (80064d0 <prvHeapInit+0xb0>)
 8006460:	2200      	movs	r2, #0
 8006462:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	68ba      	ldr	r2, [r7, #8]
 8006468:	4413      	add	r3, r2
 800646a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800646c:	2208      	movs	r2, #8
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	1a9b      	subs	r3, r3, r2
 8006472:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	f023 0307 	bic.w	r3, r3, #7
 800647a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	4a15      	ldr	r2, [pc, #84]	@ (80064d4 <prvHeapInit+0xb4>)
 8006480:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006482:	4b14      	ldr	r3, [pc, #80]	@ (80064d4 <prvHeapInit+0xb4>)
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	2200      	movs	r2, #0
 8006488:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800648a:	4b12      	ldr	r3, [pc, #72]	@ (80064d4 <prvHeapInit+0xb4>)
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	2200      	movs	r2, #0
 8006490:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006496:	683b      	ldr	r3, [r7, #0]
 8006498:	68fa      	ldr	r2, [r7, #12]
 800649a:	1ad2      	subs	r2, r2, r3
 800649c:	683b      	ldr	r3, [r7, #0]
 800649e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80064a0:	4b0c      	ldr	r3, [pc, #48]	@ (80064d4 <prvHeapInit+0xb4>)
 80064a2:	681a      	ldr	r2, [r3, #0]
 80064a4:	683b      	ldr	r3, [r7, #0]
 80064a6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80064a8:	683b      	ldr	r3, [r7, #0]
 80064aa:	685b      	ldr	r3, [r3, #4]
 80064ac:	4a0a      	ldr	r2, [pc, #40]	@ (80064d8 <prvHeapInit+0xb8>)
 80064ae:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80064b0:	683b      	ldr	r3, [r7, #0]
 80064b2:	685b      	ldr	r3, [r3, #4]
 80064b4:	4a09      	ldr	r2, [pc, #36]	@ (80064dc <prvHeapInit+0xbc>)
 80064b6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80064b8:	4b09      	ldr	r3, [pc, #36]	@ (80064e0 <prvHeapInit+0xc0>)
 80064ba:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80064be:	601a      	str	r2, [r3, #0]
}
 80064c0:	bf00      	nop
 80064c2:	3714      	adds	r7, #20
 80064c4:	46bd      	mov	sp, r7
 80064c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ca:	4770      	bx	lr
 80064cc:	20001428 	.word	0x20001428
 80064d0:	20001fe0 	.word	0x20001fe0
 80064d4:	20001fe8 	.word	0x20001fe8
 80064d8:	20001ff0 	.word	0x20001ff0
 80064dc:	20001fec 	.word	0x20001fec
 80064e0:	20001ffc 	.word	0x20001ffc

080064e4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80064e4:	b480      	push	{r7}
 80064e6:	b085      	sub	sp, #20
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80064ec:	4b28      	ldr	r3, [pc, #160]	@ (8006590 <prvInsertBlockIntoFreeList+0xac>)
 80064ee:	60fb      	str	r3, [r7, #12]
 80064f0:	e002      	b.n	80064f8 <prvInsertBlockIntoFreeList+0x14>
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	60fb      	str	r3, [r7, #12]
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	687a      	ldr	r2, [r7, #4]
 80064fe:	429a      	cmp	r2, r3
 8006500:	d8f7      	bhi.n	80064f2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	685b      	ldr	r3, [r3, #4]
 800650a:	68ba      	ldr	r2, [r7, #8]
 800650c:	4413      	add	r3, r2
 800650e:	687a      	ldr	r2, [r7, #4]
 8006510:	429a      	cmp	r2, r3
 8006512:	d108      	bne.n	8006526 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	685a      	ldr	r2, [r3, #4]
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	685b      	ldr	r3, [r3, #4]
 800651c:	441a      	add	r2, r3
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	685b      	ldr	r3, [r3, #4]
 800652e:	68ba      	ldr	r2, [r7, #8]
 8006530:	441a      	add	r2, r3
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	429a      	cmp	r2, r3
 8006538:	d118      	bne.n	800656c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	681a      	ldr	r2, [r3, #0]
 800653e:	4b15      	ldr	r3, [pc, #84]	@ (8006594 <prvInsertBlockIntoFreeList+0xb0>)
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	429a      	cmp	r2, r3
 8006544:	d00d      	beq.n	8006562 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	685a      	ldr	r2, [r3, #4]
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	685b      	ldr	r3, [r3, #4]
 8006550:	441a      	add	r2, r3
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	681a      	ldr	r2, [r3, #0]
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	601a      	str	r2, [r3, #0]
 8006560:	e008      	b.n	8006574 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006562:	4b0c      	ldr	r3, [pc, #48]	@ (8006594 <prvInsertBlockIntoFreeList+0xb0>)
 8006564:	681a      	ldr	r2, [r3, #0]
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	601a      	str	r2, [r3, #0]
 800656a:	e003      	b.n	8006574 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	681a      	ldr	r2, [r3, #0]
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006574:	68fa      	ldr	r2, [r7, #12]
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	429a      	cmp	r2, r3
 800657a:	d002      	beq.n	8006582 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	687a      	ldr	r2, [r7, #4]
 8006580:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006582:	bf00      	nop
 8006584:	3714      	adds	r7, #20
 8006586:	46bd      	mov	sp, r7
 8006588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800658c:	4770      	bx	lr
 800658e:	bf00      	nop
 8006590:	20001fe0 	.word	0x20001fe0
 8006594:	20001fe8 	.word	0x20001fe8

08006598 <sniprintf>:
 8006598:	b40c      	push	{r2, r3}
 800659a:	b530      	push	{r4, r5, lr}
 800659c:	4b17      	ldr	r3, [pc, #92]	@ (80065fc <sniprintf+0x64>)
 800659e:	1e0c      	subs	r4, r1, #0
 80065a0:	681d      	ldr	r5, [r3, #0]
 80065a2:	b09d      	sub	sp, #116	@ 0x74
 80065a4:	da08      	bge.n	80065b8 <sniprintf+0x20>
 80065a6:	238b      	movs	r3, #139	@ 0x8b
 80065a8:	602b      	str	r3, [r5, #0]
 80065aa:	f04f 30ff 	mov.w	r0, #4294967295
 80065ae:	b01d      	add	sp, #116	@ 0x74
 80065b0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80065b4:	b002      	add	sp, #8
 80065b6:	4770      	bx	lr
 80065b8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80065bc:	f8ad 3014 	strh.w	r3, [sp, #20]
 80065c0:	bf14      	ite	ne
 80065c2:	f104 33ff 	addne.w	r3, r4, #4294967295
 80065c6:	4623      	moveq	r3, r4
 80065c8:	9304      	str	r3, [sp, #16]
 80065ca:	9307      	str	r3, [sp, #28]
 80065cc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80065d0:	9002      	str	r0, [sp, #8]
 80065d2:	9006      	str	r0, [sp, #24]
 80065d4:	f8ad 3016 	strh.w	r3, [sp, #22]
 80065d8:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80065da:	ab21      	add	r3, sp, #132	@ 0x84
 80065dc:	a902      	add	r1, sp, #8
 80065de:	4628      	mov	r0, r5
 80065e0:	9301      	str	r3, [sp, #4]
 80065e2:	f000 fa19 	bl	8006a18 <_svfiprintf_r>
 80065e6:	1c43      	adds	r3, r0, #1
 80065e8:	bfbc      	itt	lt
 80065ea:	238b      	movlt	r3, #139	@ 0x8b
 80065ec:	602b      	strlt	r3, [r5, #0]
 80065ee:	2c00      	cmp	r4, #0
 80065f0:	d0dd      	beq.n	80065ae <sniprintf+0x16>
 80065f2:	9b02      	ldr	r3, [sp, #8]
 80065f4:	2200      	movs	r2, #0
 80065f6:	701a      	strb	r2, [r3, #0]
 80065f8:	e7d9      	b.n	80065ae <sniprintf+0x16>
 80065fa:	bf00      	nop
 80065fc:	20000010 	.word	0x20000010

08006600 <siprintf>:
 8006600:	b40e      	push	{r1, r2, r3}
 8006602:	b500      	push	{lr}
 8006604:	b09c      	sub	sp, #112	@ 0x70
 8006606:	ab1d      	add	r3, sp, #116	@ 0x74
 8006608:	9002      	str	r0, [sp, #8]
 800660a:	9006      	str	r0, [sp, #24]
 800660c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006610:	4809      	ldr	r0, [pc, #36]	@ (8006638 <siprintf+0x38>)
 8006612:	9107      	str	r1, [sp, #28]
 8006614:	9104      	str	r1, [sp, #16]
 8006616:	4909      	ldr	r1, [pc, #36]	@ (800663c <siprintf+0x3c>)
 8006618:	f853 2b04 	ldr.w	r2, [r3], #4
 800661c:	9105      	str	r1, [sp, #20]
 800661e:	6800      	ldr	r0, [r0, #0]
 8006620:	9301      	str	r3, [sp, #4]
 8006622:	a902      	add	r1, sp, #8
 8006624:	f000 f9f8 	bl	8006a18 <_svfiprintf_r>
 8006628:	9b02      	ldr	r3, [sp, #8]
 800662a:	2200      	movs	r2, #0
 800662c:	701a      	strb	r2, [r3, #0]
 800662e:	b01c      	add	sp, #112	@ 0x70
 8006630:	f85d eb04 	ldr.w	lr, [sp], #4
 8006634:	b003      	add	sp, #12
 8006636:	4770      	bx	lr
 8006638:	20000010 	.word	0x20000010
 800663c:	ffff0208 	.word	0xffff0208

08006640 <memset>:
 8006640:	4402      	add	r2, r0
 8006642:	4603      	mov	r3, r0
 8006644:	4293      	cmp	r3, r2
 8006646:	d100      	bne.n	800664a <memset+0xa>
 8006648:	4770      	bx	lr
 800664a:	f803 1b01 	strb.w	r1, [r3], #1
 800664e:	e7f9      	b.n	8006644 <memset+0x4>

08006650 <_reclaim_reent>:
 8006650:	4b29      	ldr	r3, [pc, #164]	@ (80066f8 <_reclaim_reent+0xa8>)
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	4283      	cmp	r3, r0
 8006656:	b570      	push	{r4, r5, r6, lr}
 8006658:	4604      	mov	r4, r0
 800665a:	d04b      	beq.n	80066f4 <_reclaim_reent+0xa4>
 800665c:	69c3      	ldr	r3, [r0, #28]
 800665e:	b1ab      	cbz	r3, 800668c <_reclaim_reent+0x3c>
 8006660:	68db      	ldr	r3, [r3, #12]
 8006662:	b16b      	cbz	r3, 8006680 <_reclaim_reent+0x30>
 8006664:	2500      	movs	r5, #0
 8006666:	69e3      	ldr	r3, [r4, #28]
 8006668:	68db      	ldr	r3, [r3, #12]
 800666a:	5959      	ldr	r1, [r3, r5]
 800666c:	2900      	cmp	r1, #0
 800666e:	d13b      	bne.n	80066e8 <_reclaim_reent+0x98>
 8006670:	3504      	adds	r5, #4
 8006672:	2d80      	cmp	r5, #128	@ 0x80
 8006674:	d1f7      	bne.n	8006666 <_reclaim_reent+0x16>
 8006676:	69e3      	ldr	r3, [r4, #28]
 8006678:	4620      	mov	r0, r4
 800667a:	68d9      	ldr	r1, [r3, #12]
 800667c:	f000 f878 	bl	8006770 <_free_r>
 8006680:	69e3      	ldr	r3, [r4, #28]
 8006682:	6819      	ldr	r1, [r3, #0]
 8006684:	b111      	cbz	r1, 800668c <_reclaim_reent+0x3c>
 8006686:	4620      	mov	r0, r4
 8006688:	f000 f872 	bl	8006770 <_free_r>
 800668c:	6961      	ldr	r1, [r4, #20]
 800668e:	b111      	cbz	r1, 8006696 <_reclaim_reent+0x46>
 8006690:	4620      	mov	r0, r4
 8006692:	f000 f86d 	bl	8006770 <_free_r>
 8006696:	69e1      	ldr	r1, [r4, #28]
 8006698:	b111      	cbz	r1, 80066a0 <_reclaim_reent+0x50>
 800669a:	4620      	mov	r0, r4
 800669c:	f000 f868 	bl	8006770 <_free_r>
 80066a0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80066a2:	b111      	cbz	r1, 80066aa <_reclaim_reent+0x5a>
 80066a4:	4620      	mov	r0, r4
 80066a6:	f000 f863 	bl	8006770 <_free_r>
 80066aa:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80066ac:	b111      	cbz	r1, 80066b4 <_reclaim_reent+0x64>
 80066ae:	4620      	mov	r0, r4
 80066b0:	f000 f85e 	bl	8006770 <_free_r>
 80066b4:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80066b6:	b111      	cbz	r1, 80066be <_reclaim_reent+0x6e>
 80066b8:	4620      	mov	r0, r4
 80066ba:	f000 f859 	bl	8006770 <_free_r>
 80066be:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80066c0:	b111      	cbz	r1, 80066c8 <_reclaim_reent+0x78>
 80066c2:	4620      	mov	r0, r4
 80066c4:	f000 f854 	bl	8006770 <_free_r>
 80066c8:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80066ca:	b111      	cbz	r1, 80066d2 <_reclaim_reent+0x82>
 80066cc:	4620      	mov	r0, r4
 80066ce:	f000 f84f 	bl	8006770 <_free_r>
 80066d2:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80066d4:	b111      	cbz	r1, 80066dc <_reclaim_reent+0x8c>
 80066d6:	4620      	mov	r0, r4
 80066d8:	f000 f84a 	bl	8006770 <_free_r>
 80066dc:	6a23      	ldr	r3, [r4, #32]
 80066de:	b14b      	cbz	r3, 80066f4 <_reclaim_reent+0xa4>
 80066e0:	4620      	mov	r0, r4
 80066e2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80066e6:	4718      	bx	r3
 80066e8:	680e      	ldr	r6, [r1, #0]
 80066ea:	4620      	mov	r0, r4
 80066ec:	f000 f840 	bl	8006770 <_free_r>
 80066f0:	4631      	mov	r1, r6
 80066f2:	e7bb      	b.n	800666c <_reclaim_reent+0x1c>
 80066f4:	bd70      	pop	{r4, r5, r6, pc}
 80066f6:	bf00      	nop
 80066f8:	20000010 	.word	0x20000010

080066fc <__errno>:
 80066fc:	4b01      	ldr	r3, [pc, #4]	@ (8006704 <__errno+0x8>)
 80066fe:	6818      	ldr	r0, [r3, #0]
 8006700:	4770      	bx	lr
 8006702:	bf00      	nop
 8006704:	20000010 	.word	0x20000010

08006708 <__libc_init_array>:
 8006708:	b570      	push	{r4, r5, r6, lr}
 800670a:	4d0d      	ldr	r5, [pc, #52]	@ (8006740 <__libc_init_array+0x38>)
 800670c:	4c0d      	ldr	r4, [pc, #52]	@ (8006744 <__libc_init_array+0x3c>)
 800670e:	1b64      	subs	r4, r4, r5
 8006710:	10a4      	asrs	r4, r4, #2
 8006712:	2600      	movs	r6, #0
 8006714:	42a6      	cmp	r6, r4
 8006716:	d109      	bne.n	800672c <__libc_init_array+0x24>
 8006718:	4d0b      	ldr	r5, [pc, #44]	@ (8006748 <__libc_init_array+0x40>)
 800671a:	4c0c      	ldr	r4, [pc, #48]	@ (800674c <__libc_init_array+0x44>)
 800671c:	f000 fc66 	bl	8006fec <_init>
 8006720:	1b64      	subs	r4, r4, r5
 8006722:	10a4      	asrs	r4, r4, #2
 8006724:	2600      	movs	r6, #0
 8006726:	42a6      	cmp	r6, r4
 8006728:	d105      	bne.n	8006736 <__libc_init_array+0x2e>
 800672a:	bd70      	pop	{r4, r5, r6, pc}
 800672c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006730:	4798      	blx	r3
 8006732:	3601      	adds	r6, #1
 8006734:	e7ee      	b.n	8006714 <__libc_init_array+0xc>
 8006736:	f855 3b04 	ldr.w	r3, [r5], #4
 800673a:	4798      	blx	r3
 800673c:	3601      	adds	r6, #1
 800673e:	e7f2      	b.n	8006726 <__libc_init_array+0x1e>
 8006740:	08007158 	.word	0x08007158
 8006744:	08007158 	.word	0x08007158
 8006748:	08007158 	.word	0x08007158
 800674c:	0800715c 	.word	0x0800715c

08006750 <__retarget_lock_acquire_recursive>:
 8006750:	4770      	bx	lr

08006752 <__retarget_lock_release_recursive>:
 8006752:	4770      	bx	lr

08006754 <memcpy>:
 8006754:	440a      	add	r2, r1
 8006756:	4291      	cmp	r1, r2
 8006758:	f100 33ff 	add.w	r3, r0, #4294967295
 800675c:	d100      	bne.n	8006760 <memcpy+0xc>
 800675e:	4770      	bx	lr
 8006760:	b510      	push	{r4, lr}
 8006762:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006766:	f803 4f01 	strb.w	r4, [r3, #1]!
 800676a:	4291      	cmp	r1, r2
 800676c:	d1f9      	bne.n	8006762 <memcpy+0xe>
 800676e:	bd10      	pop	{r4, pc}

08006770 <_free_r>:
 8006770:	b538      	push	{r3, r4, r5, lr}
 8006772:	4605      	mov	r5, r0
 8006774:	2900      	cmp	r1, #0
 8006776:	d041      	beq.n	80067fc <_free_r+0x8c>
 8006778:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800677c:	1f0c      	subs	r4, r1, #4
 800677e:	2b00      	cmp	r3, #0
 8006780:	bfb8      	it	lt
 8006782:	18e4      	addlt	r4, r4, r3
 8006784:	f000 f8e0 	bl	8006948 <__malloc_lock>
 8006788:	4a1d      	ldr	r2, [pc, #116]	@ (8006800 <_free_r+0x90>)
 800678a:	6813      	ldr	r3, [r2, #0]
 800678c:	b933      	cbnz	r3, 800679c <_free_r+0x2c>
 800678e:	6063      	str	r3, [r4, #4]
 8006790:	6014      	str	r4, [r2, #0]
 8006792:	4628      	mov	r0, r5
 8006794:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006798:	f000 b8dc 	b.w	8006954 <__malloc_unlock>
 800679c:	42a3      	cmp	r3, r4
 800679e:	d908      	bls.n	80067b2 <_free_r+0x42>
 80067a0:	6820      	ldr	r0, [r4, #0]
 80067a2:	1821      	adds	r1, r4, r0
 80067a4:	428b      	cmp	r3, r1
 80067a6:	bf01      	itttt	eq
 80067a8:	6819      	ldreq	r1, [r3, #0]
 80067aa:	685b      	ldreq	r3, [r3, #4]
 80067ac:	1809      	addeq	r1, r1, r0
 80067ae:	6021      	streq	r1, [r4, #0]
 80067b0:	e7ed      	b.n	800678e <_free_r+0x1e>
 80067b2:	461a      	mov	r2, r3
 80067b4:	685b      	ldr	r3, [r3, #4]
 80067b6:	b10b      	cbz	r3, 80067bc <_free_r+0x4c>
 80067b8:	42a3      	cmp	r3, r4
 80067ba:	d9fa      	bls.n	80067b2 <_free_r+0x42>
 80067bc:	6811      	ldr	r1, [r2, #0]
 80067be:	1850      	adds	r0, r2, r1
 80067c0:	42a0      	cmp	r0, r4
 80067c2:	d10b      	bne.n	80067dc <_free_r+0x6c>
 80067c4:	6820      	ldr	r0, [r4, #0]
 80067c6:	4401      	add	r1, r0
 80067c8:	1850      	adds	r0, r2, r1
 80067ca:	4283      	cmp	r3, r0
 80067cc:	6011      	str	r1, [r2, #0]
 80067ce:	d1e0      	bne.n	8006792 <_free_r+0x22>
 80067d0:	6818      	ldr	r0, [r3, #0]
 80067d2:	685b      	ldr	r3, [r3, #4]
 80067d4:	6053      	str	r3, [r2, #4]
 80067d6:	4408      	add	r0, r1
 80067d8:	6010      	str	r0, [r2, #0]
 80067da:	e7da      	b.n	8006792 <_free_r+0x22>
 80067dc:	d902      	bls.n	80067e4 <_free_r+0x74>
 80067de:	230c      	movs	r3, #12
 80067e0:	602b      	str	r3, [r5, #0]
 80067e2:	e7d6      	b.n	8006792 <_free_r+0x22>
 80067e4:	6820      	ldr	r0, [r4, #0]
 80067e6:	1821      	adds	r1, r4, r0
 80067e8:	428b      	cmp	r3, r1
 80067ea:	bf04      	itt	eq
 80067ec:	6819      	ldreq	r1, [r3, #0]
 80067ee:	685b      	ldreq	r3, [r3, #4]
 80067f0:	6063      	str	r3, [r4, #4]
 80067f2:	bf04      	itt	eq
 80067f4:	1809      	addeq	r1, r1, r0
 80067f6:	6021      	streq	r1, [r4, #0]
 80067f8:	6054      	str	r4, [r2, #4]
 80067fa:	e7ca      	b.n	8006792 <_free_r+0x22>
 80067fc:	bd38      	pop	{r3, r4, r5, pc}
 80067fe:	bf00      	nop
 8006800:	20002144 	.word	0x20002144

08006804 <sbrk_aligned>:
 8006804:	b570      	push	{r4, r5, r6, lr}
 8006806:	4e0f      	ldr	r6, [pc, #60]	@ (8006844 <sbrk_aligned+0x40>)
 8006808:	460c      	mov	r4, r1
 800680a:	6831      	ldr	r1, [r6, #0]
 800680c:	4605      	mov	r5, r0
 800680e:	b911      	cbnz	r1, 8006816 <sbrk_aligned+0x12>
 8006810:	f000 fba6 	bl	8006f60 <_sbrk_r>
 8006814:	6030      	str	r0, [r6, #0]
 8006816:	4621      	mov	r1, r4
 8006818:	4628      	mov	r0, r5
 800681a:	f000 fba1 	bl	8006f60 <_sbrk_r>
 800681e:	1c43      	adds	r3, r0, #1
 8006820:	d103      	bne.n	800682a <sbrk_aligned+0x26>
 8006822:	f04f 34ff 	mov.w	r4, #4294967295
 8006826:	4620      	mov	r0, r4
 8006828:	bd70      	pop	{r4, r5, r6, pc}
 800682a:	1cc4      	adds	r4, r0, #3
 800682c:	f024 0403 	bic.w	r4, r4, #3
 8006830:	42a0      	cmp	r0, r4
 8006832:	d0f8      	beq.n	8006826 <sbrk_aligned+0x22>
 8006834:	1a21      	subs	r1, r4, r0
 8006836:	4628      	mov	r0, r5
 8006838:	f000 fb92 	bl	8006f60 <_sbrk_r>
 800683c:	3001      	adds	r0, #1
 800683e:	d1f2      	bne.n	8006826 <sbrk_aligned+0x22>
 8006840:	e7ef      	b.n	8006822 <sbrk_aligned+0x1e>
 8006842:	bf00      	nop
 8006844:	20002140 	.word	0x20002140

08006848 <_malloc_r>:
 8006848:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800684c:	1ccd      	adds	r5, r1, #3
 800684e:	f025 0503 	bic.w	r5, r5, #3
 8006852:	3508      	adds	r5, #8
 8006854:	2d0c      	cmp	r5, #12
 8006856:	bf38      	it	cc
 8006858:	250c      	movcc	r5, #12
 800685a:	2d00      	cmp	r5, #0
 800685c:	4606      	mov	r6, r0
 800685e:	db01      	blt.n	8006864 <_malloc_r+0x1c>
 8006860:	42a9      	cmp	r1, r5
 8006862:	d904      	bls.n	800686e <_malloc_r+0x26>
 8006864:	230c      	movs	r3, #12
 8006866:	6033      	str	r3, [r6, #0]
 8006868:	2000      	movs	r0, #0
 800686a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800686e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006944 <_malloc_r+0xfc>
 8006872:	f000 f869 	bl	8006948 <__malloc_lock>
 8006876:	f8d8 3000 	ldr.w	r3, [r8]
 800687a:	461c      	mov	r4, r3
 800687c:	bb44      	cbnz	r4, 80068d0 <_malloc_r+0x88>
 800687e:	4629      	mov	r1, r5
 8006880:	4630      	mov	r0, r6
 8006882:	f7ff ffbf 	bl	8006804 <sbrk_aligned>
 8006886:	1c43      	adds	r3, r0, #1
 8006888:	4604      	mov	r4, r0
 800688a:	d158      	bne.n	800693e <_malloc_r+0xf6>
 800688c:	f8d8 4000 	ldr.w	r4, [r8]
 8006890:	4627      	mov	r7, r4
 8006892:	2f00      	cmp	r7, #0
 8006894:	d143      	bne.n	800691e <_malloc_r+0xd6>
 8006896:	2c00      	cmp	r4, #0
 8006898:	d04b      	beq.n	8006932 <_malloc_r+0xea>
 800689a:	6823      	ldr	r3, [r4, #0]
 800689c:	4639      	mov	r1, r7
 800689e:	4630      	mov	r0, r6
 80068a0:	eb04 0903 	add.w	r9, r4, r3
 80068a4:	f000 fb5c 	bl	8006f60 <_sbrk_r>
 80068a8:	4581      	cmp	r9, r0
 80068aa:	d142      	bne.n	8006932 <_malloc_r+0xea>
 80068ac:	6821      	ldr	r1, [r4, #0]
 80068ae:	1a6d      	subs	r5, r5, r1
 80068b0:	4629      	mov	r1, r5
 80068b2:	4630      	mov	r0, r6
 80068b4:	f7ff ffa6 	bl	8006804 <sbrk_aligned>
 80068b8:	3001      	adds	r0, #1
 80068ba:	d03a      	beq.n	8006932 <_malloc_r+0xea>
 80068bc:	6823      	ldr	r3, [r4, #0]
 80068be:	442b      	add	r3, r5
 80068c0:	6023      	str	r3, [r4, #0]
 80068c2:	f8d8 3000 	ldr.w	r3, [r8]
 80068c6:	685a      	ldr	r2, [r3, #4]
 80068c8:	bb62      	cbnz	r2, 8006924 <_malloc_r+0xdc>
 80068ca:	f8c8 7000 	str.w	r7, [r8]
 80068ce:	e00f      	b.n	80068f0 <_malloc_r+0xa8>
 80068d0:	6822      	ldr	r2, [r4, #0]
 80068d2:	1b52      	subs	r2, r2, r5
 80068d4:	d420      	bmi.n	8006918 <_malloc_r+0xd0>
 80068d6:	2a0b      	cmp	r2, #11
 80068d8:	d917      	bls.n	800690a <_malloc_r+0xc2>
 80068da:	1961      	adds	r1, r4, r5
 80068dc:	42a3      	cmp	r3, r4
 80068de:	6025      	str	r5, [r4, #0]
 80068e0:	bf18      	it	ne
 80068e2:	6059      	strne	r1, [r3, #4]
 80068e4:	6863      	ldr	r3, [r4, #4]
 80068e6:	bf08      	it	eq
 80068e8:	f8c8 1000 	streq.w	r1, [r8]
 80068ec:	5162      	str	r2, [r4, r5]
 80068ee:	604b      	str	r3, [r1, #4]
 80068f0:	4630      	mov	r0, r6
 80068f2:	f000 f82f 	bl	8006954 <__malloc_unlock>
 80068f6:	f104 000b 	add.w	r0, r4, #11
 80068fa:	1d23      	adds	r3, r4, #4
 80068fc:	f020 0007 	bic.w	r0, r0, #7
 8006900:	1ac2      	subs	r2, r0, r3
 8006902:	bf1c      	itt	ne
 8006904:	1a1b      	subne	r3, r3, r0
 8006906:	50a3      	strne	r3, [r4, r2]
 8006908:	e7af      	b.n	800686a <_malloc_r+0x22>
 800690a:	6862      	ldr	r2, [r4, #4]
 800690c:	42a3      	cmp	r3, r4
 800690e:	bf0c      	ite	eq
 8006910:	f8c8 2000 	streq.w	r2, [r8]
 8006914:	605a      	strne	r2, [r3, #4]
 8006916:	e7eb      	b.n	80068f0 <_malloc_r+0xa8>
 8006918:	4623      	mov	r3, r4
 800691a:	6864      	ldr	r4, [r4, #4]
 800691c:	e7ae      	b.n	800687c <_malloc_r+0x34>
 800691e:	463c      	mov	r4, r7
 8006920:	687f      	ldr	r7, [r7, #4]
 8006922:	e7b6      	b.n	8006892 <_malloc_r+0x4a>
 8006924:	461a      	mov	r2, r3
 8006926:	685b      	ldr	r3, [r3, #4]
 8006928:	42a3      	cmp	r3, r4
 800692a:	d1fb      	bne.n	8006924 <_malloc_r+0xdc>
 800692c:	2300      	movs	r3, #0
 800692e:	6053      	str	r3, [r2, #4]
 8006930:	e7de      	b.n	80068f0 <_malloc_r+0xa8>
 8006932:	230c      	movs	r3, #12
 8006934:	6033      	str	r3, [r6, #0]
 8006936:	4630      	mov	r0, r6
 8006938:	f000 f80c 	bl	8006954 <__malloc_unlock>
 800693c:	e794      	b.n	8006868 <_malloc_r+0x20>
 800693e:	6005      	str	r5, [r0, #0]
 8006940:	e7d6      	b.n	80068f0 <_malloc_r+0xa8>
 8006942:	bf00      	nop
 8006944:	20002144 	.word	0x20002144

08006948 <__malloc_lock>:
 8006948:	4801      	ldr	r0, [pc, #4]	@ (8006950 <__malloc_lock+0x8>)
 800694a:	f7ff bf01 	b.w	8006750 <__retarget_lock_acquire_recursive>
 800694e:	bf00      	nop
 8006950:	2000213c 	.word	0x2000213c

08006954 <__malloc_unlock>:
 8006954:	4801      	ldr	r0, [pc, #4]	@ (800695c <__malloc_unlock+0x8>)
 8006956:	f7ff befc 	b.w	8006752 <__retarget_lock_release_recursive>
 800695a:	bf00      	nop
 800695c:	2000213c 	.word	0x2000213c

08006960 <__ssputs_r>:
 8006960:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006964:	688e      	ldr	r6, [r1, #8]
 8006966:	461f      	mov	r7, r3
 8006968:	42be      	cmp	r6, r7
 800696a:	680b      	ldr	r3, [r1, #0]
 800696c:	4682      	mov	sl, r0
 800696e:	460c      	mov	r4, r1
 8006970:	4690      	mov	r8, r2
 8006972:	d82d      	bhi.n	80069d0 <__ssputs_r+0x70>
 8006974:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006978:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800697c:	d026      	beq.n	80069cc <__ssputs_r+0x6c>
 800697e:	6965      	ldr	r5, [r4, #20]
 8006980:	6909      	ldr	r1, [r1, #16]
 8006982:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006986:	eba3 0901 	sub.w	r9, r3, r1
 800698a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800698e:	1c7b      	adds	r3, r7, #1
 8006990:	444b      	add	r3, r9
 8006992:	106d      	asrs	r5, r5, #1
 8006994:	429d      	cmp	r5, r3
 8006996:	bf38      	it	cc
 8006998:	461d      	movcc	r5, r3
 800699a:	0553      	lsls	r3, r2, #21
 800699c:	d527      	bpl.n	80069ee <__ssputs_r+0x8e>
 800699e:	4629      	mov	r1, r5
 80069a0:	f7ff ff52 	bl	8006848 <_malloc_r>
 80069a4:	4606      	mov	r6, r0
 80069a6:	b360      	cbz	r0, 8006a02 <__ssputs_r+0xa2>
 80069a8:	6921      	ldr	r1, [r4, #16]
 80069aa:	464a      	mov	r2, r9
 80069ac:	f7ff fed2 	bl	8006754 <memcpy>
 80069b0:	89a3      	ldrh	r3, [r4, #12]
 80069b2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80069b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80069ba:	81a3      	strh	r3, [r4, #12]
 80069bc:	6126      	str	r6, [r4, #16]
 80069be:	6165      	str	r5, [r4, #20]
 80069c0:	444e      	add	r6, r9
 80069c2:	eba5 0509 	sub.w	r5, r5, r9
 80069c6:	6026      	str	r6, [r4, #0]
 80069c8:	60a5      	str	r5, [r4, #8]
 80069ca:	463e      	mov	r6, r7
 80069cc:	42be      	cmp	r6, r7
 80069ce:	d900      	bls.n	80069d2 <__ssputs_r+0x72>
 80069d0:	463e      	mov	r6, r7
 80069d2:	6820      	ldr	r0, [r4, #0]
 80069d4:	4632      	mov	r2, r6
 80069d6:	4641      	mov	r1, r8
 80069d8:	f000 faa8 	bl	8006f2c <memmove>
 80069dc:	68a3      	ldr	r3, [r4, #8]
 80069de:	1b9b      	subs	r3, r3, r6
 80069e0:	60a3      	str	r3, [r4, #8]
 80069e2:	6823      	ldr	r3, [r4, #0]
 80069e4:	4433      	add	r3, r6
 80069e6:	6023      	str	r3, [r4, #0]
 80069e8:	2000      	movs	r0, #0
 80069ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069ee:	462a      	mov	r2, r5
 80069f0:	f000 fac6 	bl	8006f80 <_realloc_r>
 80069f4:	4606      	mov	r6, r0
 80069f6:	2800      	cmp	r0, #0
 80069f8:	d1e0      	bne.n	80069bc <__ssputs_r+0x5c>
 80069fa:	6921      	ldr	r1, [r4, #16]
 80069fc:	4650      	mov	r0, sl
 80069fe:	f7ff feb7 	bl	8006770 <_free_r>
 8006a02:	230c      	movs	r3, #12
 8006a04:	f8ca 3000 	str.w	r3, [sl]
 8006a08:	89a3      	ldrh	r3, [r4, #12]
 8006a0a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006a0e:	81a3      	strh	r3, [r4, #12]
 8006a10:	f04f 30ff 	mov.w	r0, #4294967295
 8006a14:	e7e9      	b.n	80069ea <__ssputs_r+0x8a>
	...

08006a18 <_svfiprintf_r>:
 8006a18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a1c:	4698      	mov	r8, r3
 8006a1e:	898b      	ldrh	r3, [r1, #12]
 8006a20:	061b      	lsls	r3, r3, #24
 8006a22:	b09d      	sub	sp, #116	@ 0x74
 8006a24:	4607      	mov	r7, r0
 8006a26:	460d      	mov	r5, r1
 8006a28:	4614      	mov	r4, r2
 8006a2a:	d510      	bpl.n	8006a4e <_svfiprintf_r+0x36>
 8006a2c:	690b      	ldr	r3, [r1, #16]
 8006a2e:	b973      	cbnz	r3, 8006a4e <_svfiprintf_r+0x36>
 8006a30:	2140      	movs	r1, #64	@ 0x40
 8006a32:	f7ff ff09 	bl	8006848 <_malloc_r>
 8006a36:	6028      	str	r0, [r5, #0]
 8006a38:	6128      	str	r0, [r5, #16]
 8006a3a:	b930      	cbnz	r0, 8006a4a <_svfiprintf_r+0x32>
 8006a3c:	230c      	movs	r3, #12
 8006a3e:	603b      	str	r3, [r7, #0]
 8006a40:	f04f 30ff 	mov.w	r0, #4294967295
 8006a44:	b01d      	add	sp, #116	@ 0x74
 8006a46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a4a:	2340      	movs	r3, #64	@ 0x40
 8006a4c:	616b      	str	r3, [r5, #20]
 8006a4e:	2300      	movs	r3, #0
 8006a50:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a52:	2320      	movs	r3, #32
 8006a54:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006a58:	f8cd 800c 	str.w	r8, [sp, #12]
 8006a5c:	2330      	movs	r3, #48	@ 0x30
 8006a5e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006bfc <_svfiprintf_r+0x1e4>
 8006a62:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006a66:	f04f 0901 	mov.w	r9, #1
 8006a6a:	4623      	mov	r3, r4
 8006a6c:	469a      	mov	sl, r3
 8006a6e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006a72:	b10a      	cbz	r2, 8006a78 <_svfiprintf_r+0x60>
 8006a74:	2a25      	cmp	r2, #37	@ 0x25
 8006a76:	d1f9      	bne.n	8006a6c <_svfiprintf_r+0x54>
 8006a78:	ebba 0b04 	subs.w	fp, sl, r4
 8006a7c:	d00b      	beq.n	8006a96 <_svfiprintf_r+0x7e>
 8006a7e:	465b      	mov	r3, fp
 8006a80:	4622      	mov	r2, r4
 8006a82:	4629      	mov	r1, r5
 8006a84:	4638      	mov	r0, r7
 8006a86:	f7ff ff6b 	bl	8006960 <__ssputs_r>
 8006a8a:	3001      	adds	r0, #1
 8006a8c:	f000 80a7 	beq.w	8006bde <_svfiprintf_r+0x1c6>
 8006a90:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006a92:	445a      	add	r2, fp
 8006a94:	9209      	str	r2, [sp, #36]	@ 0x24
 8006a96:	f89a 3000 	ldrb.w	r3, [sl]
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	f000 809f 	beq.w	8006bde <_svfiprintf_r+0x1c6>
 8006aa0:	2300      	movs	r3, #0
 8006aa2:	f04f 32ff 	mov.w	r2, #4294967295
 8006aa6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006aaa:	f10a 0a01 	add.w	sl, sl, #1
 8006aae:	9304      	str	r3, [sp, #16]
 8006ab0:	9307      	str	r3, [sp, #28]
 8006ab2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006ab6:	931a      	str	r3, [sp, #104]	@ 0x68
 8006ab8:	4654      	mov	r4, sl
 8006aba:	2205      	movs	r2, #5
 8006abc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ac0:	484e      	ldr	r0, [pc, #312]	@ (8006bfc <_svfiprintf_r+0x1e4>)
 8006ac2:	f7f9 fb8d 	bl	80001e0 <memchr>
 8006ac6:	9a04      	ldr	r2, [sp, #16]
 8006ac8:	b9d8      	cbnz	r0, 8006b02 <_svfiprintf_r+0xea>
 8006aca:	06d0      	lsls	r0, r2, #27
 8006acc:	bf44      	itt	mi
 8006ace:	2320      	movmi	r3, #32
 8006ad0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006ad4:	0711      	lsls	r1, r2, #28
 8006ad6:	bf44      	itt	mi
 8006ad8:	232b      	movmi	r3, #43	@ 0x2b
 8006ada:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006ade:	f89a 3000 	ldrb.w	r3, [sl]
 8006ae2:	2b2a      	cmp	r3, #42	@ 0x2a
 8006ae4:	d015      	beq.n	8006b12 <_svfiprintf_r+0xfa>
 8006ae6:	9a07      	ldr	r2, [sp, #28]
 8006ae8:	4654      	mov	r4, sl
 8006aea:	2000      	movs	r0, #0
 8006aec:	f04f 0c0a 	mov.w	ip, #10
 8006af0:	4621      	mov	r1, r4
 8006af2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006af6:	3b30      	subs	r3, #48	@ 0x30
 8006af8:	2b09      	cmp	r3, #9
 8006afa:	d94b      	bls.n	8006b94 <_svfiprintf_r+0x17c>
 8006afc:	b1b0      	cbz	r0, 8006b2c <_svfiprintf_r+0x114>
 8006afe:	9207      	str	r2, [sp, #28]
 8006b00:	e014      	b.n	8006b2c <_svfiprintf_r+0x114>
 8006b02:	eba0 0308 	sub.w	r3, r0, r8
 8006b06:	fa09 f303 	lsl.w	r3, r9, r3
 8006b0a:	4313      	orrs	r3, r2
 8006b0c:	9304      	str	r3, [sp, #16]
 8006b0e:	46a2      	mov	sl, r4
 8006b10:	e7d2      	b.n	8006ab8 <_svfiprintf_r+0xa0>
 8006b12:	9b03      	ldr	r3, [sp, #12]
 8006b14:	1d19      	adds	r1, r3, #4
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	9103      	str	r1, [sp, #12]
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	bfbb      	ittet	lt
 8006b1e:	425b      	neglt	r3, r3
 8006b20:	f042 0202 	orrlt.w	r2, r2, #2
 8006b24:	9307      	strge	r3, [sp, #28]
 8006b26:	9307      	strlt	r3, [sp, #28]
 8006b28:	bfb8      	it	lt
 8006b2a:	9204      	strlt	r2, [sp, #16]
 8006b2c:	7823      	ldrb	r3, [r4, #0]
 8006b2e:	2b2e      	cmp	r3, #46	@ 0x2e
 8006b30:	d10a      	bne.n	8006b48 <_svfiprintf_r+0x130>
 8006b32:	7863      	ldrb	r3, [r4, #1]
 8006b34:	2b2a      	cmp	r3, #42	@ 0x2a
 8006b36:	d132      	bne.n	8006b9e <_svfiprintf_r+0x186>
 8006b38:	9b03      	ldr	r3, [sp, #12]
 8006b3a:	1d1a      	adds	r2, r3, #4
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	9203      	str	r2, [sp, #12]
 8006b40:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006b44:	3402      	adds	r4, #2
 8006b46:	9305      	str	r3, [sp, #20]
 8006b48:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006c0c <_svfiprintf_r+0x1f4>
 8006b4c:	7821      	ldrb	r1, [r4, #0]
 8006b4e:	2203      	movs	r2, #3
 8006b50:	4650      	mov	r0, sl
 8006b52:	f7f9 fb45 	bl	80001e0 <memchr>
 8006b56:	b138      	cbz	r0, 8006b68 <_svfiprintf_r+0x150>
 8006b58:	9b04      	ldr	r3, [sp, #16]
 8006b5a:	eba0 000a 	sub.w	r0, r0, sl
 8006b5e:	2240      	movs	r2, #64	@ 0x40
 8006b60:	4082      	lsls	r2, r0
 8006b62:	4313      	orrs	r3, r2
 8006b64:	3401      	adds	r4, #1
 8006b66:	9304      	str	r3, [sp, #16]
 8006b68:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b6c:	4824      	ldr	r0, [pc, #144]	@ (8006c00 <_svfiprintf_r+0x1e8>)
 8006b6e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006b72:	2206      	movs	r2, #6
 8006b74:	f7f9 fb34 	bl	80001e0 <memchr>
 8006b78:	2800      	cmp	r0, #0
 8006b7a:	d036      	beq.n	8006bea <_svfiprintf_r+0x1d2>
 8006b7c:	4b21      	ldr	r3, [pc, #132]	@ (8006c04 <_svfiprintf_r+0x1ec>)
 8006b7e:	bb1b      	cbnz	r3, 8006bc8 <_svfiprintf_r+0x1b0>
 8006b80:	9b03      	ldr	r3, [sp, #12]
 8006b82:	3307      	adds	r3, #7
 8006b84:	f023 0307 	bic.w	r3, r3, #7
 8006b88:	3308      	adds	r3, #8
 8006b8a:	9303      	str	r3, [sp, #12]
 8006b8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b8e:	4433      	add	r3, r6
 8006b90:	9309      	str	r3, [sp, #36]	@ 0x24
 8006b92:	e76a      	b.n	8006a6a <_svfiprintf_r+0x52>
 8006b94:	fb0c 3202 	mla	r2, ip, r2, r3
 8006b98:	460c      	mov	r4, r1
 8006b9a:	2001      	movs	r0, #1
 8006b9c:	e7a8      	b.n	8006af0 <_svfiprintf_r+0xd8>
 8006b9e:	2300      	movs	r3, #0
 8006ba0:	3401      	adds	r4, #1
 8006ba2:	9305      	str	r3, [sp, #20]
 8006ba4:	4619      	mov	r1, r3
 8006ba6:	f04f 0c0a 	mov.w	ip, #10
 8006baa:	4620      	mov	r0, r4
 8006bac:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006bb0:	3a30      	subs	r2, #48	@ 0x30
 8006bb2:	2a09      	cmp	r2, #9
 8006bb4:	d903      	bls.n	8006bbe <_svfiprintf_r+0x1a6>
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d0c6      	beq.n	8006b48 <_svfiprintf_r+0x130>
 8006bba:	9105      	str	r1, [sp, #20]
 8006bbc:	e7c4      	b.n	8006b48 <_svfiprintf_r+0x130>
 8006bbe:	fb0c 2101 	mla	r1, ip, r1, r2
 8006bc2:	4604      	mov	r4, r0
 8006bc4:	2301      	movs	r3, #1
 8006bc6:	e7f0      	b.n	8006baa <_svfiprintf_r+0x192>
 8006bc8:	ab03      	add	r3, sp, #12
 8006bca:	9300      	str	r3, [sp, #0]
 8006bcc:	462a      	mov	r2, r5
 8006bce:	4b0e      	ldr	r3, [pc, #56]	@ (8006c08 <_svfiprintf_r+0x1f0>)
 8006bd0:	a904      	add	r1, sp, #16
 8006bd2:	4638      	mov	r0, r7
 8006bd4:	f3af 8000 	nop.w
 8006bd8:	1c42      	adds	r2, r0, #1
 8006bda:	4606      	mov	r6, r0
 8006bdc:	d1d6      	bne.n	8006b8c <_svfiprintf_r+0x174>
 8006bde:	89ab      	ldrh	r3, [r5, #12]
 8006be0:	065b      	lsls	r3, r3, #25
 8006be2:	f53f af2d 	bmi.w	8006a40 <_svfiprintf_r+0x28>
 8006be6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006be8:	e72c      	b.n	8006a44 <_svfiprintf_r+0x2c>
 8006bea:	ab03      	add	r3, sp, #12
 8006bec:	9300      	str	r3, [sp, #0]
 8006bee:	462a      	mov	r2, r5
 8006bf0:	4b05      	ldr	r3, [pc, #20]	@ (8006c08 <_svfiprintf_r+0x1f0>)
 8006bf2:	a904      	add	r1, sp, #16
 8006bf4:	4638      	mov	r0, r7
 8006bf6:	f000 f879 	bl	8006cec <_printf_i>
 8006bfa:	e7ed      	b.n	8006bd8 <_svfiprintf_r+0x1c0>
 8006bfc:	0800711c 	.word	0x0800711c
 8006c00:	08007126 	.word	0x08007126
 8006c04:	00000000 	.word	0x00000000
 8006c08:	08006961 	.word	0x08006961
 8006c0c:	08007122 	.word	0x08007122

08006c10 <_printf_common>:
 8006c10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c14:	4616      	mov	r6, r2
 8006c16:	4698      	mov	r8, r3
 8006c18:	688a      	ldr	r2, [r1, #8]
 8006c1a:	690b      	ldr	r3, [r1, #16]
 8006c1c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006c20:	4293      	cmp	r3, r2
 8006c22:	bfb8      	it	lt
 8006c24:	4613      	movlt	r3, r2
 8006c26:	6033      	str	r3, [r6, #0]
 8006c28:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006c2c:	4607      	mov	r7, r0
 8006c2e:	460c      	mov	r4, r1
 8006c30:	b10a      	cbz	r2, 8006c36 <_printf_common+0x26>
 8006c32:	3301      	adds	r3, #1
 8006c34:	6033      	str	r3, [r6, #0]
 8006c36:	6823      	ldr	r3, [r4, #0]
 8006c38:	0699      	lsls	r1, r3, #26
 8006c3a:	bf42      	ittt	mi
 8006c3c:	6833      	ldrmi	r3, [r6, #0]
 8006c3e:	3302      	addmi	r3, #2
 8006c40:	6033      	strmi	r3, [r6, #0]
 8006c42:	6825      	ldr	r5, [r4, #0]
 8006c44:	f015 0506 	ands.w	r5, r5, #6
 8006c48:	d106      	bne.n	8006c58 <_printf_common+0x48>
 8006c4a:	f104 0a19 	add.w	sl, r4, #25
 8006c4e:	68e3      	ldr	r3, [r4, #12]
 8006c50:	6832      	ldr	r2, [r6, #0]
 8006c52:	1a9b      	subs	r3, r3, r2
 8006c54:	42ab      	cmp	r3, r5
 8006c56:	dc26      	bgt.n	8006ca6 <_printf_common+0x96>
 8006c58:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006c5c:	6822      	ldr	r2, [r4, #0]
 8006c5e:	3b00      	subs	r3, #0
 8006c60:	bf18      	it	ne
 8006c62:	2301      	movne	r3, #1
 8006c64:	0692      	lsls	r2, r2, #26
 8006c66:	d42b      	bmi.n	8006cc0 <_printf_common+0xb0>
 8006c68:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006c6c:	4641      	mov	r1, r8
 8006c6e:	4638      	mov	r0, r7
 8006c70:	47c8      	blx	r9
 8006c72:	3001      	adds	r0, #1
 8006c74:	d01e      	beq.n	8006cb4 <_printf_common+0xa4>
 8006c76:	6823      	ldr	r3, [r4, #0]
 8006c78:	6922      	ldr	r2, [r4, #16]
 8006c7a:	f003 0306 	and.w	r3, r3, #6
 8006c7e:	2b04      	cmp	r3, #4
 8006c80:	bf02      	ittt	eq
 8006c82:	68e5      	ldreq	r5, [r4, #12]
 8006c84:	6833      	ldreq	r3, [r6, #0]
 8006c86:	1aed      	subeq	r5, r5, r3
 8006c88:	68a3      	ldr	r3, [r4, #8]
 8006c8a:	bf0c      	ite	eq
 8006c8c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006c90:	2500      	movne	r5, #0
 8006c92:	4293      	cmp	r3, r2
 8006c94:	bfc4      	itt	gt
 8006c96:	1a9b      	subgt	r3, r3, r2
 8006c98:	18ed      	addgt	r5, r5, r3
 8006c9a:	2600      	movs	r6, #0
 8006c9c:	341a      	adds	r4, #26
 8006c9e:	42b5      	cmp	r5, r6
 8006ca0:	d11a      	bne.n	8006cd8 <_printf_common+0xc8>
 8006ca2:	2000      	movs	r0, #0
 8006ca4:	e008      	b.n	8006cb8 <_printf_common+0xa8>
 8006ca6:	2301      	movs	r3, #1
 8006ca8:	4652      	mov	r2, sl
 8006caa:	4641      	mov	r1, r8
 8006cac:	4638      	mov	r0, r7
 8006cae:	47c8      	blx	r9
 8006cb0:	3001      	adds	r0, #1
 8006cb2:	d103      	bne.n	8006cbc <_printf_common+0xac>
 8006cb4:	f04f 30ff 	mov.w	r0, #4294967295
 8006cb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006cbc:	3501      	adds	r5, #1
 8006cbe:	e7c6      	b.n	8006c4e <_printf_common+0x3e>
 8006cc0:	18e1      	adds	r1, r4, r3
 8006cc2:	1c5a      	adds	r2, r3, #1
 8006cc4:	2030      	movs	r0, #48	@ 0x30
 8006cc6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006cca:	4422      	add	r2, r4
 8006ccc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006cd0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006cd4:	3302      	adds	r3, #2
 8006cd6:	e7c7      	b.n	8006c68 <_printf_common+0x58>
 8006cd8:	2301      	movs	r3, #1
 8006cda:	4622      	mov	r2, r4
 8006cdc:	4641      	mov	r1, r8
 8006cde:	4638      	mov	r0, r7
 8006ce0:	47c8      	blx	r9
 8006ce2:	3001      	adds	r0, #1
 8006ce4:	d0e6      	beq.n	8006cb4 <_printf_common+0xa4>
 8006ce6:	3601      	adds	r6, #1
 8006ce8:	e7d9      	b.n	8006c9e <_printf_common+0x8e>
	...

08006cec <_printf_i>:
 8006cec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006cf0:	7e0f      	ldrb	r7, [r1, #24]
 8006cf2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006cf4:	2f78      	cmp	r7, #120	@ 0x78
 8006cf6:	4691      	mov	r9, r2
 8006cf8:	4680      	mov	r8, r0
 8006cfa:	460c      	mov	r4, r1
 8006cfc:	469a      	mov	sl, r3
 8006cfe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006d02:	d807      	bhi.n	8006d14 <_printf_i+0x28>
 8006d04:	2f62      	cmp	r7, #98	@ 0x62
 8006d06:	d80a      	bhi.n	8006d1e <_printf_i+0x32>
 8006d08:	2f00      	cmp	r7, #0
 8006d0a:	f000 80d2 	beq.w	8006eb2 <_printf_i+0x1c6>
 8006d0e:	2f58      	cmp	r7, #88	@ 0x58
 8006d10:	f000 80b9 	beq.w	8006e86 <_printf_i+0x19a>
 8006d14:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006d18:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006d1c:	e03a      	b.n	8006d94 <_printf_i+0xa8>
 8006d1e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006d22:	2b15      	cmp	r3, #21
 8006d24:	d8f6      	bhi.n	8006d14 <_printf_i+0x28>
 8006d26:	a101      	add	r1, pc, #4	@ (adr r1, 8006d2c <_printf_i+0x40>)
 8006d28:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006d2c:	08006d85 	.word	0x08006d85
 8006d30:	08006d99 	.word	0x08006d99
 8006d34:	08006d15 	.word	0x08006d15
 8006d38:	08006d15 	.word	0x08006d15
 8006d3c:	08006d15 	.word	0x08006d15
 8006d40:	08006d15 	.word	0x08006d15
 8006d44:	08006d99 	.word	0x08006d99
 8006d48:	08006d15 	.word	0x08006d15
 8006d4c:	08006d15 	.word	0x08006d15
 8006d50:	08006d15 	.word	0x08006d15
 8006d54:	08006d15 	.word	0x08006d15
 8006d58:	08006e99 	.word	0x08006e99
 8006d5c:	08006dc3 	.word	0x08006dc3
 8006d60:	08006e53 	.word	0x08006e53
 8006d64:	08006d15 	.word	0x08006d15
 8006d68:	08006d15 	.word	0x08006d15
 8006d6c:	08006ebb 	.word	0x08006ebb
 8006d70:	08006d15 	.word	0x08006d15
 8006d74:	08006dc3 	.word	0x08006dc3
 8006d78:	08006d15 	.word	0x08006d15
 8006d7c:	08006d15 	.word	0x08006d15
 8006d80:	08006e5b 	.word	0x08006e5b
 8006d84:	6833      	ldr	r3, [r6, #0]
 8006d86:	1d1a      	adds	r2, r3, #4
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	6032      	str	r2, [r6, #0]
 8006d8c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006d90:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006d94:	2301      	movs	r3, #1
 8006d96:	e09d      	b.n	8006ed4 <_printf_i+0x1e8>
 8006d98:	6833      	ldr	r3, [r6, #0]
 8006d9a:	6820      	ldr	r0, [r4, #0]
 8006d9c:	1d19      	adds	r1, r3, #4
 8006d9e:	6031      	str	r1, [r6, #0]
 8006da0:	0606      	lsls	r6, r0, #24
 8006da2:	d501      	bpl.n	8006da8 <_printf_i+0xbc>
 8006da4:	681d      	ldr	r5, [r3, #0]
 8006da6:	e003      	b.n	8006db0 <_printf_i+0xc4>
 8006da8:	0645      	lsls	r5, r0, #25
 8006daa:	d5fb      	bpl.n	8006da4 <_printf_i+0xb8>
 8006dac:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006db0:	2d00      	cmp	r5, #0
 8006db2:	da03      	bge.n	8006dbc <_printf_i+0xd0>
 8006db4:	232d      	movs	r3, #45	@ 0x2d
 8006db6:	426d      	negs	r5, r5
 8006db8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006dbc:	4859      	ldr	r0, [pc, #356]	@ (8006f24 <_printf_i+0x238>)
 8006dbe:	230a      	movs	r3, #10
 8006dc0:	e011      	b.n	8006de6 <_printf_i+0xfa>
 8006dc2:	6821      	ldr	r1, [r4, #0]
 8006dc4:	6833      	ldr	r3, [r6, #0]
 8006dc6:	0608      	lsls	r0, r1, #24
 8006dc8:	f853 5b04 	ldr.w	r5, [r3], #4
 8006dcc:	d402      	bmi.n	8006dd4 <_printf_i+0xe8>
 8006dce:	0649      	lsls	r1, r1, #25
 8006dd0:	bf48      	it	mi
 8006dd2:	b2ad      	uxthmi	r5, r5
 8006dd4:	2f6f      	cmp	r7, #111	@ 0x6f
 8006dd6:	4853      	ldr	r0, [pc, #332]	@ (8006f24 <_printf_i+0x238>)
 8006dd8:	6033      	str	r3, [r6, #0]
 8006dda:	bf14      	ite	ne
 8006ddc:	230a      	movne	r3, #10
 8006dde:	2308      	moveq	r3, #8
 8006de0:	2100      	movs	r1, #0
 8006de2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006de6:	6866      	ldr	r6, [r4, #4]
 8006de8:	60a6      	str	r6, [r4, #8]
 8006dea:	2e00      	cmp	r6, #0
 8006dec:	bfa2      	ittt	ge
 8006dee:	6821      	ldrge	r1, [r4, #0]
 8006df0:	f021 0104 	bicge.w	r1, r1, #4
 8006df4:	6021      	strge	r1, [r4, #0]
 8006df6:	b90d      	cbnz	r5, 8006dfc <_printf_i+0x110>
 8006df8:	2e00      	cmp	r6, #0
 8006dfa:	d04b      	beq.n	8006e94 <_printf_i+0x1a8>
 8006dfc:	4616      	mov	r6, r2
 8006dfe:	fbb5 f1f3 	udiv	r1, r5, r3
 8006e02:	fb03 5711 	mls	r7, r3, r1, r5
 8006e06:	5dc7      	ldrb	r7, [r0, r7]
 8006e08:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006e0c:	462f      	mov	r7, r5
 8006e0e:	42bb      	cmp	r3, r7
 8006e10:	460d      	mov	r5, r1
 8006e12:	d9f4      	bls.n	8006dfe <_printf_i+0x112>
 8006e14:	2b08      	cmp	r3, #8
 8006e16:	d10b      	bne.n	8006e30 <_printf_i+0x144>
 8006e18:	6823      	ldr	r3, [r4, #0]
 8006e1a:	07df      	lsls	r7, r3, #31
 8006e1c:	d508      	bpl.n	8006e30 <_printf_i+0x144>
 8006e1e:	6923      	ldr	r3, [r4, #16]
 8006e20:	6861      	ldr	r1, [r4, #4]
 8006e22:	4299      	cmp	r1, r3
 8006e24:	bfde      	ittt	le
 8006e26:	2330      	movle	r3, #48	@ 0x30
 8006e28:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006e2c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006e30:	1b92      	subs	r2, r2, r6
 8006e32:	6122      	str	r2, [r4, #16]
 8006e34:	f8cd a000 	str.w	sl, [sp]
 8006e38:	464b      	mov	r3, r9
 8006e3a:	aa03      	add	r2, sp, #12
 8006e3c:	4621      	mov	r1, r4
 8006e3e:	4640      	mov	r0, r8
 8006e40:	f7ff fee6 	bl	8006c10 <_printf_common>
 8006e44:	3001      	adds	r0, #1
 8006e46:	d14a      	bne.n	8006ede <_printf_i+0x1f2>
 8006e48:	f04f 30ff 	mov.w	r0, #4294967295
 8006e4c:	b004      	add	sp, #16
 8006e4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e52:	6823      	ldr	r3, [r4, #0]
 8006e54:	f043 0320 	orr.w	r3, r3, #32
 8006e58:	6023      	str	r3, [r4, #0]
 8006e5a:	4833      	ldr	r0, [pc, #204]	@ (8006f28 <_printf_i+0x23c>)
 8006e5c:	2778      	movs	r7, #120	@ 0x78
 8006e5e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006e62:	6823      	ldr	r3, [r4, #0]
 8006e64:	6831      	ldr	r1, [r6, #0]
 8006e66:	061f      	lsls	r7, r3, #24
 8006e68:	f851 5b04 	ldr.w	r5, [r1], #4
 8006e6c:	d402      	bmi.n	8006e74 <_printf_i+0x188>
 8006e6e:	065f      	lsls	r7, r3, #25
 8006e70:	bf48      	it	mi
 8006e72:	b2ad      	uxthmi	r5, r5
 8006e74:	6031      	str	r1, [r6, #0]
 8006e76:	07d9      	lsls	r1, r3, #31
 8006e78:	bf44      	itt	mi
 8006e7a:	f043 0320 	orrmi.w	r3, r3, #32
 8006e7e:	6023      	strmi	r3, [r4, #0]
 8006e80:	b11d      	cbz	r5, 8006e8a <_printf_i+0x19e>
 8006e82:	2310      	movs	r3, #16
 8006e84:	e7ac      	b.n	8006de0 <_printf_i+0xf4>
 8006e86:	4827      	ldr	r0, [pc, #156]	@ (8006f24 <_printf_i+0x238>)
 8006e88:	e7e9      	b.n	8006e5e <_printf_i+0x172>
 8006e8a:	6823      	ldr	r3, [r4, #0]
 8006e8c:	f023 0320 	bic.w	r3, r3, #32
 8006e90:	6023      	str	r3, [r4, #0]
 8006e92:	e7f6      	b.n	8006e82 <_printf_i+0x196>
 8006e94:	4616      	mov	r6, r2
 8006e96:	e7bd      	b.n	8006e14 <_printf_i+0x128>
 8006e98:	6833      	ldr	r3, [r6, #0]
 8006e9a:	6825      	ldr	r5, [r4, #0]
 8006e9c:	6961      	ldr	r1, [r4, #20]
 8006e9e:	1d18      	adds	r0, r3, #4
 8006ea0:	6030      	str	r0, [r6, #0]
 8006ea2:	062e      	lsls	r6, r5, #24
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	d501      	bpl.n	8006eac <_printf_i+0x1c0>
 8006ea8:	6019      	str	r1, [r3, #0]
 8006eaa:	e002      	b.n	8006eb2 <_printf_i+0x1c6>
 8006eac:	0668      	lsls	r0, r5, #25
 8006eae:	d5fb      	bpl.n	8006ea8 <_printf_i+0x1bc>
 8006eb0:	8019      	strh	r1, [r3, #0]
 8006eb2:	2300      	movs	r3, #0
 8006eb4:	6123      	str	r3, [r4, #16]
 8006eb6:	4616      	mov	r6, r2
 8006eb8:	e7bc      	b.n	8006e34 <_printf_i+0x148>
 8006eba:	6833      	ldr	r3, [r6, #0]
 8006ebc:	1d1a      	adds	r2, r3, #4
 8006ebe:	6032      	str	r2, [r6, #0]
 8006ec0:	681e      	ldr	r6, [r3, #0]
 8006ec2:	6862      	ldr	r2, [r4, #4]
 8006ec4:	2100      	movs	r1, #0
 8006ec6:	4630      	mov	r0, r6
 8006ec8:	f7f9 f98a 	bl	80001e0 <memchr>
 8006ecc:	b108      	cbz	r0, 8006ed2 <_printf_i+0x1e6>
 8006ece:	1b80      	subs	r0, r0, r6
 8006ed0:	6060      	str	r0, [r4, #4]
 8006ed2:	6863      	ldr	r3, [r4, #4]
 8006ed4:	6123      	str	r3, [r4, #16]
 8006ed6:	2300      	movs	r3, #0
 8006ed8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006edc:	e7aa      	b.n	8006e34 <_printf_i+0x148>
 8006ede:	6923      	ldr	r3, [r4, #16]
 8006ee0:	4632      	mov	r2, r6
 8006ee2:	4649      	mov	r1, r9
 8006ee4:	4640      	mov	r0, r8
 8006ee6:	47d0      	blx	sl
 8006ee8:	3001      	adds	r0, #1
 8006eea:	d0ad      	beq.n	8006e48 <_printf_i+0x15c>
 8006eec:	6823      	ldr	r3, [r4, #0]
 8006eee:	079b      	lsls	r3, r3, #30
 8006ef0:	d413      	bmi.n	8006f1a <_printf_i+0x22e>
 8006ef2:	68e0      	ldr	r0, [r4, #12]
 8006ef4:	9b03      	ldr	r3, [sp, #12]
 8006ef6:	4298      	cmp	r0, r3
 8006ef8:	bfb8      	it	lt
 8006efa:	4618      	movlt	r0, r3
 8006efc:	e7a6      	b.n	8006e4c <_printf_i+0x160>
 8006efe:	2301      	movs	r3, #1
 8006f00:	4632      	mov	r2, r6
 8006f02:	4649      	mov	r1, r9
 8006f04:	4640      	mov	r0, r8
 8006f06:	47d0      	blx	sl
 8006f08:	3001      	adds	r0, #1
 8006f0a:	d09d      	beq.n	8006e48 <_printf_i+0x15c>
 8006f0c:	3501      	adds	r5, #1
 8006f0e:	68e3      	ldr	r3, [r4, #12]
 8006f10:	9903      	ldr	r1, [sp, #12]
 8006f12:	1a5b      	subs	r3, r3, r1
 8006f14:	42ab      	cmp	r3, r5
 8006f16:	dcf2      	bgt.n	8006efe <_printf_i+0x212>
 8006f18:	e7eb      	b.n	8006ef2 <_printf_i+0x206>
 8006f1a:	2500      	movs	r5, #0
 8006f1c:	f104 0619 	add.w	r6, r4, #25
 8006f20:	e7f5      	b.n	8006f0e <_printf_i+0x222>
 8006f22:	bf00      	nop
 8006f24:	0800712d 	.word	0x0800712d
 8006f28:	0800713e 	.word	0x0800713e

08006f2c <memmove>:
 8006f2c:	4288      	cmp	r0, r1
 8006f2e:	b510      	push	{r4, lr}
 8006f30:	eb01 0402 	add.w	r4, r1, r2
 8006f34:	d902      	bls.n	8006f3c <memmove+0x10>
 8006f36:	4284      	cmp	r4, r0
 8006f38:	4623      	mov	r3, r4
 8006f3a:	d807      	bhi.n	8006f4c <memmove+0x20>
 8006f3c:	1e43      	subs	r3, r0, #1
 8006f3e:	42a1      	cmp	r1, r4
 8006f40:	d008      	beq.n	8006f54 <memmove+0x28>
 8006f42:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006f46:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006f4a:	e7f8      	b.n	8006f3e <memmove+0x12>
 8006f4c:	4402      	add	r2, r0
 8006f4e:	4601      	mov	r1, r0
 8006f50:	428a      	cmp	r2, r1
 8006f52:	d100      	bne.n	8006f56 <memmove+0x2a>
 8006f54:	bd10      	pop	{r4, pc}
 8006f56:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006f5a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006f5e:	e7f7      	b.n	8006f50 <memmove+0x24>

08006f60 <_sbrk_r>:
 8006f60:	b538      	push	{r3, r4, r5, lr}
 8006f62:	4d06      	ldr	r5, [pc, #24]	@ (8006f7c <_sbrk_r+0x1c>)
 8006f64:	2300      	movs	r3, #0
 8006f66:	4604      	mov	r4, r0
 8006f68:	4608      	mov	r0, r1
 8006f6a:	602b      	str	r3, [r5, #0]
 8006f6c:	f7f9 fdc0 	bl	8000af0 <_sbrk>
 8006f70:	1c43      	adds	r3, r0, #1
 8006f72:	d102      	bne.n	8006f7a <_sbrk_r+0x1a>
 8006f74:	682b      	ldr	r3, [r5, #0]
 8006f76:	b103      	cbz	r3, 8006f7a <_sbrk_r+0x1a>
 8006f78:	6023      	str	r3, [r4, #0]
 8006f7a:	bd38      	pop	{r3, r4, r5, pc}
 8006f7c:	20002138 	.word	0x20002138

08006f80 <_realloc_r>:
 8006f80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f84:	4680      	mov	r8, r0
 8006f86:	4615      	mov	r5, r2
 8006f88:	460c      	mov	r4, r1
 8006f8a:	b921      	cbnz	r1, 8006f96 <_realloc_r+0x16>
 8006f8c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006f90:	4611      	mov	r1, r2
 8006f92:	f7ff bc59 	b.w	8006848 <_malloc_r>
 8006f96:	b92a      	cbnz	r2, 8006fa4 <_realloc_r+0x24>
 8006f98:	f7ff fbea 	bl	8006770 <_free_r>
 8006f9c:	2400      	movs	r4, #0
 8006f9e:	4620      	mov	r0, r4
 8006fa0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006fa4:	f000 f81a 	bl	8006fdc <_malloc_usable_size_r>
 8006fa8:	4285      	cmp	r5, r0
 8006faa:	4606      	mov	r6, r0
 8006fac:	d802      	bhi.n	8006fb4 <_realloc_r+0x34>
 8006fae:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8006fb2:	d8f4      	bhi.n	8006f9e <_realloc_r+0x1e>
 8006fb4:	4629      	mov	r1, r5
 8006fb6:	4640      	mov	r0, r8
 8006fb8:	f7ff fc46 	bl	8006848 <_malloc_r>
 8006fbc:	4607      	mov	r7, r0
 8006fbe:	2800      	cmp	r0, #0
 8006fc0:	d0ec      	beq.n	8006f9c <_realloc_r+0x1c>
 8006fc2:	42b5      	cmp	r5, r6
 8006fc4:	462a      	mov	r2, r5
 8006fc6:	4621      	mov	r1, r4
 8006fc8:	bf28      	it	cs
 8006fca:	4632      	movcs	r2, r6
 8006fcc:	f7ff fbc2 	bl	8006754 <memcpy>
 8006fd0:	4621      	mov	r1, r4
 8006fd2:	4640      	mov	r0, r8
 8006fd4:	f7ff fbcc 	bl	8006770 <_free_r>
 8006fd8:	463c      	mov	r4, r7
 8006fda:	e7e0      	b.n	8006f9e <_realloc_r+0x1e>

08006fdc <_malloc_usable_size_r>:
 8006fdc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006fe0:	1f18      	subs	r0, r3, #4
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	bfbc      	itt	lt
 8006fe6:	580b      	ldrlt	r3, [r1, r0]
 8006fe8:	18c0      	addlt	r0, r0, r3
 8006fea:	4770      	bx	lr

08006fec <_init>:
 8006fec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006fee:	bf00      	nop
 8006ff0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006ff2:	bc08      	pop	{r3}
 8006ff4:	469e      	mov	lr, r3
 8006ff6:	4770      	bx	lr

08006ff8 <_fini>:
 8006ff8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ffa:	bf00      	nop
 8006ffc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006ffe:	bc08      	pop	{r3}
 8007000:	469e      	mov	lr, r3
 8007002:	4770      	bx	lr
