Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Mon Mar  6 01:23:27 2023
| Host         : ubuntu running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file uart_wrapper_timing_summary_routed.rpt -pb uart_wrapper_timing_summary_routed.pb -rpx uart_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.624        0.000                      0                  288        0.106        0.000                      0                  288        3.500        0.000                       0                   112  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.624        0.000                      0                  288        0.106        0.000                      0                  288        3.500        0.000                       0                   112  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.624ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.624ns  (required time - arrival time)
  Source:                 uart_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/UART_TX_INST/rBit_Current_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.347ns  (logic 1.058ns (31.609%)  route 2.289ns (68.390%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.300ns = ( 13.300 - 8.000 ) 
    Source Clock Delay      (SCD):    5.785ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.711     5.785    uart_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X55Y94         FDRE                                         r  uart_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94         FDRE (Prop_fdre_C_Q)         0.456     6.241 r  uart_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[9]/Q
                         net (fo=4, routed)           0.994     7.234    uart_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg_n_0_[9]
    SLICE_X54Y94         LUT4 (Prop_lut4_I1_O)        0.150     7.384 r  uart_i/uart_top_0/inst/UART_TX_INST/rBit_Current[2]_i_3/O
                         net (fo=2, routed)           0.675     8.060    uart_i/uart_top_0/inst/UART_TX_INST/rBit_Current[2]_i_3_n_0
    SLICE_X55Y94         LUT5 (Prop_lut5_I2_O)        0.328     8.388 r  uart_i/uart_top_0/inst/UART_TX_INST/rBit_Current[2]_i_2/O
                         net (fo=2, routed)           0.620     9.008    uart_i/uart_top_0/inst/UART_TX_INST/wBit_Next
    SLICE_X55Y95         LUT4 (Prop_lut4_I2_O)        0.124     9.132 r  uart_i/uart_top_0/inst/UART_TX_INST/rBit_Current[1]_i_1/O
                         net (fo=1, routed)           0.000     9.132    uart_i/uart_top_0/inst/UART_TX_INST/rBit_Current[1]_i_1_n_0
    SLICE_X55Y95         FDRE                                         r  uart_i/uart_top_0/inst/UART_TX_INST/rBit_Current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.536    13.300    uart_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X55Y95         FDRE                                         r  uart_i/uart_top_0/inst/UART_TX_INST/rBit_Current_reg[1]/C
                         clock pessimism              0.459    13.760    
                         clock uncertainty           -0.035    13.724    
    SLICE_X55Y95         FDRE (Setup_fdre_C_D)        0.031    13.755    uart_i/uart_top_0/inst/UART_TX_INST/rBit_Current_reg[1]
  -------------------------------------------------------------------
                         required time                         13.755    
                         arrival time                          -9.132    
  -------------------------------------------------------------------
                         slack                                  4.624    

Slack (MET) :             4.642ns  (required time - arrival time)
  Source:                 uart_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/UART_TX_INST/rBit_Current_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 1.084ns (32.137%)  route 2.289ns (67.863%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.300ns = ( 13.300 - 8.000 ) 
    Source Clock Delay      (SCD):    5.785ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.711     5.785    uart_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X55Y94         FDRE                                         r  uart_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94         FDRE (Prop_fdre_C_Q)         0.456     6.241 r  uart_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[9]/Q
                         net (fo=4, routed)           0.994     7.234    uart_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg_n_0_[9]
    SLICE_X54Y94         LUT4 (Prop_lut4_I1_O)        0.150     7.384 r  uart_i/uart_top_0/inst/UART_TX_INST/rBit_Current[2]_i_3/O
                         net (fo=2, routed)           0.675     8.060    uart_i/uart_top_0/inst/UART_TX_INST/rBit_Current[2]_i_3_n_0
    SLICE_X55Y94         LUT5 (Prop_lut5_I2_O)        0.328     8.388 r  uart_i/uart_top_0/inst/UART_TX_INST/rBit_Current[2]_i_2/O
                         net (fo=2, routed)           0.620     9.008    uart_i/uart_top_0/inst/UART_TX_INST/wBit_Next
    SLICE_X55Y95         LUT5 (Prop_lut5_I3_O)        0.150     9.158 r  uart_i/uart_top_0/inst/UART_TX_INST/rBit_Current[2]_i_1/O
                         net (fo=1, routed)           0.000     9.158    uart_i/uart_top_0/inst/UART_TX_INST/rBit_Current[2]_i_1_n_0
    SLICE_X55Y95         FDRE                                         r  uart_i/uart_top_0/inst/UART_TX_INST/rBit_Current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.536    13.300    uart_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X55Y95         FDRE                                         r  uart_i/uart_top_0/inst/UART_TX_INST/rBit_Current_reg[2]/C
                         clock pessimism              0.459    13.760    
                         clock uncertainty           -0.035    13.724    
    SLICE_X55Y95         FDRE (Setup_fdre_C_D)        0.075    13.799    uart_i/uart_top_0/inst/UART_TX_INST/rBit_Current_reg[2]
  -------------------------------------------------------------------
                         required time                         13.799    
                         arrival time                          -9.158    
  -------------------------------------------------------------------
                         slack                                  4.642    

Slack (MET) :             4.650ns  (required time - arrival time)
  Source:                 uart_i/Debounce_Switch_0/inst/r_Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/Debounce_Switch_0/inst/r_Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.885ns  (logic 0.934ns (32.370%)  route 1.951ns (67.630%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.304ns = ( 13.304 - 8.000 ) 
    Source Clock Delay      (SCD):    5.788ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.714     5.788    uart_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X60Y94         FDRE                                         r  uart_i/Debounce_Switch_0/inst/r_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDRE (Prop_fdre_C_Q)         0.456     6.244 r  uart_i/Debounce_Switch_0/inst/r_Count_reg[6]/Q
                         net (fo=3, routed)           0.860     7.103    uart_i/Debounce_Switch_0/inst/r_Count_reg[6]
    SLICE_X61Y94         LUT4 (Prop_lut4_I2_O)        0.152     7.255 r  uart_i/Debounce_Switch_0/inst/r_Count[0]_i_4/O
                         net (fo=1, routed)           0.433     7.689    uart_i/Debounce_Switch_0/inst/r_Count[0]_i_4_n_0
    SLICE_X61Y94         LUT6 (Prop_lut6_I5_O)        0.326     8.015 r  uart_i/Debounce_Switch_0/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.658     8.673    uart_i/Debounce_Switch_0/inst/p_0_in
    SLICE_X60Y94         FDRE                                         r  uart_i/Debounce_Switch_0/inst/r_Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.540    13.304    uart_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X60Y94         FDRE                                         r  uart_i/Debounce_Switch_0/inst/r_Count_reg[4]/C
                         clock pessimism              0.483    13.788    
                         clock uncertainty           -0.035    13.752    
    SLICE_X60Y94         FDRE (Setup_fdre_C_R)       -0.429    13.323    uart_i/Debounce_Switch_0/inst/r_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         13.323    
                         arrival time                          -8.673    
  -------------------------------------------------------------------
                         slack                                  4.650    

Slack (MET) :             4.650ns  (required time - arrival time)
  Source:                 uart_i/Debounce_Switch_0/inst/r_Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/Debounce_Switch_0/inst/r_Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.885ns  (logic 0.934ns (32.370%)  route 1.951ns (67.630%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.304ns = ( 13.304 - 8.000 ) 
    Source Clock Delay      (SCD):    5.788ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.714     5.788    uart_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X60Y94         FDRE                                         r  uart_i/Debounce_Switch_0/inst/r_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDRE (Prop_fdre_C_Q)         0.456     6.244 r  uart_i/Debounce_Switch_0/inst/r_Count_reg[6]/Q
                         net (fo=3, routed)           0.860     7.103    uart_i/Debounce_Switch_0/inst/r_Count_reg[6]
    SLICE_X61Y94         LUT4 (Prop_lut4_I2_O)        0.152     7.255 r  uart_i/Debounce_Switch_0/inst/r_Count[0]_i_4/O
                         net (fo=1, routed)           0.433     7.689    uart_i/Debounce_Switch_0/inst/r_Count[0]_i_4_n_0
    SLICE_X61Y94         LUT6 (Prop_lut6_I5_O)        0.326     8.015 r  uart_i/Debounce_Switch_0/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.658     8.673    uart_i/Debounce_Switch_0/inst/p_0_in
    SLICE_X60Y94         FDRE                                         r  uart_i/Debounce_Switch_0/inst/r_Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.540    13.304    uart_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X60Y94         FDRE                                         r  uart_i/Debounce_Switch_0/inst/r_Count_reg[5]/C
                         clock pessimism              0.483    13.788    
                         clock uncertainty           -0.035    13.752    
    SLICE_X60Y94         FDRE (Setup_fdre_C_R)       -0.429    13.323    uart_i/Debounce_Switch_0/inst/r_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         13.323    
                         arrival time                          -8.673    
  -------------------------------------------------------------------
                         slack                                  4.650    

Slack (MET) :             4.650ns  (required time - arrival time)
  Source:                 uart_i/Debounce_Switch_0/inst/r_Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/Debounce_Switch_0/inst/r_Count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.885ns  (logic 0.934ns (32.370%)  route 1.951ns (67.630%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.304ns = ( 13.304 - 8.000 ) 
    Source Clock Delay      (SCD):    5.788ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.714     5.788    uart_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X60Y94         FDRE                                         r  uart_i/Debounce_Switch_0/inst/r_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDRE (Prop_fdre_C_Q)         0.456     6.244 r  uart_i/Debounce_Switch_0/inst/r_Count_reg[6]/Q
                         net (fo=3, routed)           0.860     7.103    uart_i/Debounce_Switch_0/inst/r_Count_reg[6]
    SLICE_X61Y94         LUT4 (Prop_lut4_I2_O)        0.152     7.255 r  uart_i/Debounce_Switch_0/inst/r_Count[0]_i_4/O
                         net (fo=1, routed)           0.433     7.689    uart_i/Debounce_Switch_0/inst/r_Count[0]_i_4_n_0
    SLICE_X61Y94         LUT6 (Prop_lut6_I5_O)        0.326     8.015 r  uart_i/Debounce_Switch_0/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.658     8.673    uart_i/Debounce_Switch_0/inst/p_0_in
    SLICE_X60Y94         FDRE                                         r  uart_i/Debounce_Switch_0/inst/r_Count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.540    13.304    uart_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X60Y94         FDRE                                         r  uart_i/Debounce_Switch_0/inst/r_Count_reg[6]/C
                         clock pessimism              0.483    13.788    
                         clock uncertainty           -0.035    13.752    
    SLICE_X60Y94         FDRE (Setup_fdre_C_R)       -0.429    13.323    uart_i/Debounce_Switch_0/inst/r_Count_reg[6]
  -------------------------------------------------------------------
                         required time                         13.323    
                         arrival time                          -8.673    
  -------------------------------------------------------------------
                         slack                                  4.650    

Slack (MET) :             4.650ns  (required time - arrival time)
  Source:                 uart_i/Debounce_Switch_0/inst/r_Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/Debounce_Switch_0/inst/r_Count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.885ns  (logic 0.934ns (32.370%)  route 1.951ns (67.630%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.304ns = ( 13.304 - 8.000 ) 
    Source Clock Delay      (SCD):    5.788ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.714     5.788    uart_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X60Y94         FDRE                                         r  uart_i/Debounce_Switch_0/inst/r_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDRE (Prop_fdre_C_Q)         0.456     6.244 r  uart_i/Debounce_Switch_0/inst/r_Count_reg[6]/Q
                         net (fo=3, routed)           0.860     7.103    uart_i/Debounce_Switch_0/inst/r_Count_reg[6]
    SLICE_X61Y94         LUT4 (Prop_lut4_I2_O)        0.152     7.255 r  uart_i/Debounce_Switch_0/inst/r_Count[0]_i_4/O
                         net (fo=1, routed)           0.433     7.689    uart_i/Debounce_Switch_0/inst/r_Count[0]_i_4_n_0
    SLICE_X61Y94         LUT6 (Prop_lut6_I5_O)        0.326     8.015 r  uart_i/Debounce_Switch_0/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.658     8.673    uart_i/Debounce_Switch_0/inst/p_0_in
    SLICE_X60Y94         FDRE                                         r  uart_i/Debounce_Switch_0/inst/r_Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.540    13.304    uart_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X60Y94         FDRE                                         r  uart_i/Debounce_Switch_0/inst/r_Count_reg[7]/C
                         clock pessimism              0.483    13.788    
                         clock uncertainty           -0.035    13.752    
    SLICE_X60Y94         FDRE (Setup_fdre_C_R)       -0.429    13.323    uart_i/Debounce_Switch_0/inst/r_Count_reg[7]
  -------------------------------------------------------------------
                         required time                         13.323    
                         arrival time                          -8.673    
  -------------------------------------------------------------------
                         slack                                  4.650    

Slack (MET) :             4.764ns  (required time - arrival time)
  Source:                 uart_i/Debounce_Switch_0/inst/r_Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/Debounce_Switch_0/inst/r_Count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 0.934ns (34.001%)  route 1.813ns (65.999%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.304ns = ( 13.304 - 8.000 ) 
    Source Clock Delay      (SCD):    5.788ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.714     5.788    uart_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X60Y94         FDRE                                         r  uart_i/Debounce_Switch_0/inst/r_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDRE (Prop_fdre_C_Q)         0.456     6.244 r  uart_i/Debounce_Switch_0/inst/r_Count_reg[6]/Q
                         net (fo=3, routed)           0.860     7.103    uart_i/Debounce_Switch_0/inst/r_Count_reg[6]
    SLICE_X61Y94         LUT4 (Prop_lut4_I2_O)        0.152     7.255 r  uart_i/Debounce_Switch_0/inst/r_Count[0]_i_4/O
                         net (fo=1, routed)           0.433     7.689    uart_i/Debounce_Switch_0/inst/r_Count[0]_i_4_n_0
    SLICE_X61Y94         LUT6 (Prop_lut6_I5_O)        0.326     8.015 r  uart_i/Debounce_Switch_0/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.520     8.535    uart_i/Debounce_Switch_0/inst/p_0_in
    SLICE_X60Y93         FDRE                                         r  uart_i/Debounce_Switch_0/inst/r_Count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.540    13.304    uart_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X60Y93         FDRE                                         r  uart_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
                         clock pessimism              0.458    13.763    
                         clock uncertainty           -0.035    13.727    
    SLICE_X60Y93         FDRE (Setup_fdre_C_R)       -0.429    13.298    uart_i/Debounce_Switch_0/inst/r_Count_reg[0]
  -------------------------------------------------------------------
                         required time                         13.298    
                         arrival time                          -8.535    
  -------------------------------------------------------------------
                         slack                                  4.764    

Slack (MET) :             4.764ns  (required time - arrival time)
  Source:                 uart_i/Debounce_Switch_0/inst/r_Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/Debounce_Switch_0/inst/r_Count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 0.934ns (34.001%)  route 1.813ns (65.999%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.304ns = ( 13.304 - 8.000 ) 
    Source Clock Delay      (SCD):    5.788ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.714     5.788    uart_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X60Y94         FDRE                                         r  uart_i/Debounce_Switch_0/inst/r_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDRE (Prop_fdre_C_Q)         0.456     6.244 r  uart_i/Debounce_Switch_0/inst/r_Count_reg[6]/Q
                         net (fo=3, routed)           0.860     7.103    uart_i/Debounce_Switch_0/inst/r_Count_reg[6]
    SLICE_X61Y94         LUT4 (Prop_lut4_I2_O)        0.152     7.255 r  uart_i/Debounce_Switch_0/inst/r_Count[0]_i_4/O
                         net (fo=1, routed)           0.433     7.689    uart_i/Debounce_Switch_0/inst/r_Count[0]_i_4_n_0
    SLICE_X61Y94         LUT6 (Prop_lut6_I5_O)        0.326     8.015 r  uart_i/Debounce_Switch_0/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.520     8.535    uart_i/Debounce_Switch_0/inst/p_0_in
    SLICE_X60Y93         FDRE                                         r  uart_i/Debounce_Switch_0/inst/r_Count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.540    13.304    uart_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X60Y93         FDRE                                         r  uart_i/Debounce_Switch_0/inst/r_Count_reg[1]/C
                         clock pessimism              0.458    13.763    
                         clock uncertainty           -0.035    13.727    
    SLICE_X60Y93         FDRE (Setup_fdre_C_R)       -0.429    13.298    uart_i/Debounce_Switch_0/inst/r_Count_reg[1]
  -------------------------------------------------------------------
                         required time                         13.298    
                         arrival time                          -8.535    
  -------------------------------------------------------------------
                         slack                                  4.764    

Slack (MET) :             4.764ns  (required time - arrival time)
  Source:                 uart_i/Debounce_Switch_0/inst/r_Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/Debounce_Switch_0/inst/r_Count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 0.934ns (34.001%)  route 1.813ns (65.999%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.304ns = ( 13.304 - 8.000 ) 
    Source Clock Delay      (SCD):    5.788ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.714     5.788    uart_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X60Y94         FDRE                                         r  uart_i/Debounce_Switch_0/inst/r_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDRE (Prop_fdre_C_Q)         0.456     6.244 r  uart_i/Debounce_Switch_0/inst/r_Count_reg[6]/Q
                         net (fo=3, routed)           0.860     7.103    uart_i/Debounce_Switch_0/inst/r_Count_reg[6]
    SLICE_X61Y94         LUT4 (Prop_lut4_I2_O)        0.152     7.255 r  uart_i/Debounce_Switch_0/inst/r_Count[0]_i_4/O
                         net (fo=1, routed)           0.433     7.689    uart_i/Debounce_Switch_0/inst/r_Count[0]_i_4_n_0
    SLICE_X61Y94         LUT6 (Prop_lut6_I5_O)        0.326     8.015 r  uart_i/Debounce_Switch_0/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.520     8.535    uart_i/Debounce_Switch_0/inst/p_0_in
    SLICE_X60Y93         FDRE                                         r  uart_i/Debounce_Switch_0/inst/r_Count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.540    13.304    uart_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X60Y93         FDRE                                         r  uart_i/Debounce_Switch_0/inst/r_Count_reg[2]/C
                         clock pessimism              0.458    13.763    
                         clock uncertainty           -0.035    13.727    
    SLICE_X60Y93         FDRE (Setup_fdre_C_R)       -0.429    13.298    uart_i/Debounce_Switch_0/inst/r_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         13.298    
                         arrival time                          -8.535    
  -------------------------------------------------------------------
                         slack                                  4.764    

Slack (MET) :             4.764ns  (required time - arrival time)
  Source:                 uart_i/Debounce_Switch_0/inst/r_Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/Debounce_Switch_0/inst/r_Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 0.934ns (34.001%)  route 1.813ns (65.999%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.304ns = ( 13.304 - 8.000 ) 
    Source Clock Delay      (SCD):    5.788ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.714     5.788    uart_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X60Y94         FDRE                                         r  uart_i/Debounce_Switch_0/inst/r_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDRE (Prop_fdre_C_Q)         0.456     6.244 r  uart_i/Debounce_Switch_0/inst/r_Count_reg[6]/Q
                         net (fo=3, routed)           0.860     7.103    uart_i/Debounce_Switch_0/inst/r_Count_reg[6]
    SLICE_X61Y94         LUT4 (Prop_lut4_I2_O)        0.152     7.255 r  uart_i/Debounce_Switch_0/inst/r_Count[0]_i_4/O
                         net (fo=1, routed)           0.433     7.689    uart_i/Debounce_Switch_0/inst/r_Count[0]_i_4_n_0
    SLICE_X61Y94         LUT6 (Prop_lut6_I5_O)        0.326     8.015 r  uart_i/Debounce_Switch_0/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.520     8.535    uart_i/Debounce_Switch_0/inst/p_0_in
    SLICE_X60Y93         FDRE                                         r  uart_i/Debounce_Switch_0/inst/r_Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.540    13.304    uart_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X60Y93         FDRE                                         r  uart_i/Debounce_Switch_0/inst/r_Count_reg[3]/C
                         clock pessimism              0.458    13.763    
                         clock uncertainty           -0.035    13.727    
    SLICE_X60Y93         FDRE (Setup_fdre_C_R)       -0.429    13.298    uart_i/Debounce_Switch_0/inst/r_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         13.298    
                         arrival time                          -8.535    
  -------------------------------------------------------------------
                         slack                                  4.764    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 uart_i/uart_top_0/inst/rTxByte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.576     1.662    uart_i/uart_top_0/inst/iClk
    SLICE_X55Y96         FDRE                                         r  uart_i/uart_top_0/inst/rTxByte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.141     1.803 r  uart_i/uart_top_0/inst/rTxByte_reg[3]/Q
                         net (fo=1, routed)           0.054     1.857    uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[6]_0[3]
    SLICE_X54Y96         LUT5 (Prop_lut5_I0_O)        0.045     1.902 r  uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[3]_i_1/O
                         net (fo=1, routed)           0.000     1.902    uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[3]_i_1_n_0
    SLICE_X54Y96         FDRE                                         r  uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.845     2.187    uart_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X54Y96         FDRE                                         r  uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[3]/C
                         clock pessimism             -0.512     1.675    
    SLICE_X54Y96         FDRE (Hold_fdre_C_D)         0.121     1.796    uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 uart_i/uart_top_0/inst/rTxByte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.576     1.662    uart_i/uart_top_0/inst/iClk
    SLICE_X55Y96         FDRE                                         r  uart_i/uart_top_0/inst/rTxByte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.141     1.803 r  uart_i/uart_top_0/inst/rTxByte_reg[1]/Q
                         net (fo=1, routed)           0.087     1.890    uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[6]_0[1]
    SLICE_X54Y96         LUT5 (Prop_lut5_I0_O)        0.045     1.935 r  uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[1]_i_1/O
                         net (fo=1, routed)           0.000     1.935    uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[1]_i_1_n_0
    SLICE_X54Y96         FDRE                                         r  uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.845     2.187    uart_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X54Y96         FDRE                                         r  uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[1]/C
                         clock pessimism             -0.512     1.675    
    SLICE_X54Y96         FDRE (Hold_fdre_C_D)         0.120     1.795    uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.119%)  route 0.057ns (18.881%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.576     1.662    uart_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X54Y95         FDRE                                         r  uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDRE (Prop_fdre_C_Q)         0.148     1.810 r  uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[6]/Q
                         net (fo=1, routed)           0.057     1.867    uart_i/uart_top_0/inst/UART_TX_INST/in7[5]
    SLICE_X54Y95         LUT5 (Prop_lut5_I3_O)        0.098     1.965 r  uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[5]_i_1/O
                         net (fo=1, routed)           0.000     1.965    uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[5]_i_1_n_0
    SLICE_X54Y95         FDRE                                         r  uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.845     2.187    uart_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X54Y95         FDRE                                         r  uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[5]/C
                         clock pessimism             -0.525     1.662    
    SLICE_X54Y95         FDRE (Hold_fdre_C_D)         0.121     1.783    uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.850%)  route 0.132ns (41.150%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.577     1.663    uart_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X56Y95         FDRE                                         r  uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y95         FDRE (Prop_fdre_C_Q)         0.141     1.804 r  uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[3]/Q
                         net (fo=9, routed)           0.132     1.936    uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg_n_0_[3]
    SLICE_X57Y95         LUT2 (Prop_lut2_I0_O)        0.048     1.984 r  uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current[4]_i_1/O
                         net (fo=1, routed)           0.000     1.984    uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current[4]_i_1_n_0
    SLICE_X57Y95         FDRE                                         r  uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.847     2.189    uart_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X57Y95         FDRE                                         r  uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[4]/C
                         clock pessimism             -0.513     1.676    
    SLICE_X57Y95         FDRE (Hold_fdre_C_D)         0.107     1.783    uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 uart_i/uart_top_0/inst/rBuffer_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/rBuffer_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.189ns (57.768%)  route 0.138ns (42.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.577     1.663    uart_i/uart_top_0/inst/iClk
    SLICE_X59Y96         FDRE                                         r  uart_i/uart_top_0/inst/rBuffer_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.141     1.804 r  uart_i/uart_top_0/inst/rBuffer_reg[41]/Q
                         net (fo=2, routed)           0.138     1.942    uart_i/uart_top_0/inst/in5[49]
    SLICE_X59Y97         LUT2 (Prop_lut2_I1_O)        0.048     1.990 r  uart_i/uart_top_0/inst/rBuffer[49]_i_1/O
                         net (fo=1, routed)           0.000     1.990    uart_i/uart_top_0/inst/rBuffer[49]_i_1_n_0
    SLICE_X59Y97         FDRE                                         r  uart_i/uart_top_0/inst/rBuffer_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.848     2.190    uart_i/uart_top_0/inst/iClk
    SLICE_X59Y97         FDRE                                         r  uart_i/uart_top_0/inst/rBuffer_reg[49]/C
                         clock pessimism             -0.510     1.680    
    SLICE_X59Y97         FDRE (Hold_fdre_C_D)         0.107     1.787    uart_i/uart_top_0/inst/rBuffer_reg[49]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 uart_i/uart_top_0/inst/rBuffer_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/rBuffer_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.232ns (73.062%)  route 0.086ns (26.938%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.578     1.664    uart_i/uart_top_0/inst/iClk
    SLICE_X59Y97         FDRE                                         r  uart_i/uart_top_0/inst/rBuffer_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97         FDRE (Prop_fdre_C_Q)         0.128     1.792 r  uart_i/uart_top_0/inst/rBuffer_reg[46]/Q
                         net (fo=1, routed)           0.086     1.878    uart_i/uart_top_0/inst/in5[54]
    SLICE_X59Y97         LUT2 (Prop_lut2_I1_O)        0.104     1.982 r  uart_i/uart_top_0/inst/rBuffer[54]_i_1/O
                         net (fo=1, routed)           0.000     1.982    uart_i/uart_top_0/inst/rBuffer[54]_i_1_n_0
    SLICE_X59Y97         FDRE                                         r  uart_i/uart_top_0/inst/rBuffer_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.848     2.190    uart_i/uart_top_0/inst/iClk
    SLICE_X59Y97         FDRE                                         r  uart_i/uart_top_0/inst/rBuffer_reg[54]/C
                         clock pessimism             -0.526     1.664    
    SLICE_X59Y97         FDRE (Hold_fdre_C_D)         0.107     1.771    uart_i/uart_top_0/inst/rBuffer_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 uart_i/uart_top_0/inst/rBuffer_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/rBuffer_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.578     1.664    uart_i/uart_top_0/inst/iClk
    SLICE_X59Y97         FDRE                                         r  uart_i/uart_top_0/inst/rBuffer_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97         FDRE (Prop_fdre_C_Q)         0.141     1.805 r  uart_i/uart_top_0/inst/rBuffer_reg[52]/Q
                         net (fo=1, routed)           0.136     1.941    uart_i/uart_top_0/inst/in5[60]
    SLICE_X59Y98         LUT2 (Prop_lut2_I1_O)        0.045     1.986 r  uart_i/uart_top_0/inst/rBuffer[60]_i_1/O
                         net (fo=1, routed)           0.000     1.986    uart_i/uart_top_0/inst/rBuffer[60]_i_1_n_0
    SLICE_X59Y98         FDRE                                         r  uart_i/uart_top_0/inst/rBuffer_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.848     2.190    uart_i/uart_top_0/inst/iClk
    SLICE_X59Y98         FDRE                                         r  uart_i/uart_top_0/inst/rBuffer_reg[60]/C
                         clock pessimism             -0.510     1.680    
    SLICE_X59Y98         FDRE (Hold_fdre_C_D)         0.091     1.771    uart_i/uart_top_0/inst/rBuffer_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 uart_i/uart_top_0/inst/rBuffer_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/rBuffer_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.377%)  route 0.138ns (42.623%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.577     1.663    uart_i/uart_top_0/inst/iClk
    SLICE_X59Y96         FDRE                                         r  uart_i/uart_top_0/inst/rBuffer_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.141     1.804 r  uart_i/uart_top_0/inst/rBuffer_reg[41]/Q
                         net (fo=2, routed)           0.138     1.942    uart_i/uart_top_0/inst/in5[49]
    SLICE_X59Y97         LUT3 (Prop_lut3_I1_O)        0.045     1.987 r  uart_i/uart_top_0/inst/rBuffer[38]_i_1/O
                         net (fo=1, routed)           0.000     1.987    uart_i/uart_top_0/inst/rBuffer[38]_i_1_n_0
    SLICE_X59Y97         FDRE                                         r  uart_i/uart_top_0/inst/rBuffer_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.848     2.190    uart_i/uart_top_0/inst/iClk
    SLICE_X59Y97         FDRE                                         r  uart_i/uart_top_0/inst/rBuffer_reg[38]/C
                         clock pessimism             -0.510     1.680    
    SLICE_X59Y97         FDRE (Hold_fdre_C_D)         0.091     1.771    uart_i/uart_top_0/inst/rBuffer_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 uart_i/uart_top_0/inst/rTxByte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.323%)  route 0.143ns (40.677%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.577     1.663    uart_i/uart_top_0/inst/iClk
    SLICE_X54Y97         FDRE                                         r  uart_i/uart_top_0/inst/rTxByte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDRE (Prop_fdre_C_Q)         0.164     1.827 r  uart_i/uart_top_0/inst/rTxByte_reg[2]/Q
                         net (fo=1, routed)           0.143     1.970    uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[6]_0[2]
    SLICE_X54Y96         LUT5 (Prop_lut5_I0_O)        0.045     2.015 r  uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[2]_i_1/O
                         net (fo=1, routed)           0.000     2.015    uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[2]_i_1_n_0
    SLICE_X54Y96         FDRE                                         r  uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.845     2.187    uart_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X54Y96         FDRE                                         r  uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[2]/C
                         clock pessimism             -0.509     1.678    
    SLICE_X54Y96         FDRE (Hold_fdre_C_D)         0.121     1.799    uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/UART_TX_INST/rBit_Current_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.227ns (72.779%)  route 0.085ns (27.221%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.577     1.663    uart_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X57Y95         FDRE                                         r  uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y95         FDRE (Prop_fdre_C_Q)         0.128     1.791 r  uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[4]/Q
                         net (fo=19, routed)          0.085     1.876    uart_i/uart_top_0/inst/UART_TX_INST/wTxDone
    SLICE_X57Y95         LUT6 (Prop_lut6_I3_O)        0.099     1.975 r  uart_i/uart_top_0/inst/UART_TX_INST/rBit_Current[0]_i_1/O
                         net (fo=1, routed)           0.000     1.975    uart_i/uart_top_0/inst/UART_TX_INST/rBit_Current[0]_i_1_n_0
    SLICE_X57Y95         FDRE                                         r  uart_i/uart_top_0/inst/UART_TX_INST/rBit_Current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.847     2.189    uart_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X57Y95         FDRE                                         r  uart_i/uart_top_0/inst/UART_TX_INST/rBit_Current_reg[0]/C
                         clock pessimism             -0.526     1.663    
    SLICE_X57Y95         FDRE (Hold_fdre_C_D)         0.092     1.755    uart_i/uart_top_0/inst/UART_TX_INST/rBit_Current_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  iClk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X60Y93    uart_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X60Y95    uart_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X60Y95    uart_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X60Y96    uart_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X60Y96    uart_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X60Y96    uart_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X60Y96    uart_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X60Y97    uart_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X60Y97    uart_i/Debounce_Switch_0/inst/r_Count_reg[17]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X56Y95    uart_i/uart_top_0/inst/FSM_onehot_rFSM_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X56Y95    uart_i/uart_top_0/inst/FSM_onehot_rFSM_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X55Y95    uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X57Y95    uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X55Y95    uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X56Y95    uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X57Y95    uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X57Y95    uart_i/uart_top_0/inst/UART_TX_INST/rBit_Current_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X55Y95    uart_i/uart_top_0/inst/UART_TX_INST/rBit_Current_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X55Y95    uart_i/uart_top_0/inst/UART_TX_INST/rBit_Current_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X60Y93    uart_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X60Y95    uart_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X60Y95    uart_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X60Y96    uart_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X60Y96    uart_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X60Y96    uart_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X60Y96    uart_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X60Y97    uart_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X60Y97    uart_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X60Y97    uart_i/Debounce_Switch_0/inst/r_Count_reg[17]/C



