Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: A:/Xillinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto eebe66cc68df4dfda42b759f06711f27 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2572] too many parameters for module instance ALU [A:/AUC/Arch-Lab/khouly_proj/khouly_proj.srcs/sources_1/new/TOP.v:170]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux2x1
Compiling module xil_defaultlib.DFlipFlop
Compiling module xil_defaultlib.nBitRegister(n=32)
Compiling module xil_defaultlib.mMuxes(n=32)
Compiling module xil_defaultlib.nBitRegister(n=64)
Compiling module xil_defaultlib.mMuxes(n=16)
Compiling module xil_defaultlib.nBitRegister(n=163)
Compiling module xil_defaultlib.Mux4x1(n=32)
Compiling module xil_defaultlib.mMuxes(n=13)
Compiling module xil_defaultlib.nBitRegister(n=153)
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.nBitRegister(n=139)
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.hazardCU
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.sl1(n=32)
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.ALUcu
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
