// Seed: 399784097
module module_0;
  logic id_1;
  module_2 modCall_1 (
      id_1,
      id_1
  );
  wire id_2;
endmodule
module module_1 (
    input  uwire   id_0,
    output supply0 id_1
);
  assign id_1 = id_0;
  localparam id_3 = 1'h0;
  module_0 modCall_1 ();
  parameter id_4 = 1;
  wire [-1 : -1] id_5;
  buf primCall (id_1, id_3);
endmodule
module module_2 #(
    parameter id_3 = 32'd44
) (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire _id_3;
  wire id_4;
  ;
  logic [id_3 : -1] id_5 = id_1;
  wire id_6;
  assign id_3 = id_6;
  id_7 :
  assert property (@(negedge -1 !== (id_6)) -1)
  else assign id_5 = -1 * id_3;
endmodule
