{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1734292897483 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1734292897483 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 15 17:01:37 2024 " "Processing started: Sun Dec 15 17:01:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1734292897483 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1734292897483 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mic1 -c mic1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mic1 -c mic1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1734292897483 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1734292898043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter+ula.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shifter+ula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFTER+ULA " "Found entity 1: SHIFTER+ULA" {  } { { "SHIFTER+ULA.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/SHIFTER+ULA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734292898109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734292898109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpc_generator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mpc_generator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MPC_GENERATOR " "Found entity 1: MPC_GENERATOR" {  } { { "MPC_GENERATOR.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MPC_GENERATOR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734292898117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734292898117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/RAM.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734292898666 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/RAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734292898666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734292898666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_store.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_store.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_store-SYN " "Found design unit 1: control_store-SYN" {  } { { "control_store.vhd" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/control_store.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734292898666 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_store " "Found entity 1: control_store" {  } { { "control_store.vhd" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/control_store.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734292898666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734292898666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2to4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder2to4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2to4 " "Found entity 1: decoder2to4" {  } { { "decoder2to4.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/decoder2to4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734292898672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734292898672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3to8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder3to8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder3to8 " "Found entity 1: decoder3to8" {  } { { "decoder3to8.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/decoder3to8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734292898672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734292898672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fulladder_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder_1bit " "Found entity 1: FullAdder_1bit" {  } { { "FullAdder_1bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/FullAdder_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734292898672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734292898672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fulladder_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder_8bit " "Found entity 1: FullAdder_8bit" {  } { { "FullAdder_8bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/FullAdder_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734292898672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734292898672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_1bit " "Found entity 1: ULA_1bit" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734292898680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734292898680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_32bit " "Found entity 1: ULA_32bit" {  } { { "ULA_32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734292898680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734292898680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_8bit " "Found entity 1: ULA_8bit" {  } { { "ULA_8bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734292898680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734292898680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shifter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFTER " "Found entity 1: SHIFTER" {  } { { "SHIFTER.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/SHIFTER.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734292898680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734292898680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bank_reg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bank_reg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BANK_REG " "Found entity 1: BANK_REG" {  } { { "BANK_REG.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/BANK_REG.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734292898688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734292898688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mar.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Found entity 1: MAR" {  } { { "MAR.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MAR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734292898688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734292898688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER32bit " "Found entity 1: REGISTER32bit" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734292898688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734292898688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mdr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MDR.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MDR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734292898696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734292898696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/PC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734292898696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734292898696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mbr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mbr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MBR " "Found entity 1: MBR" {  } { { "MBR.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MBR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734292898696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734292898696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mbr_extensor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mbr_extensor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MBR_extensor " "Found entity 1: MBR_extensor" {  } { { "MBR_extensor.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MBR_extensor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734292898702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734292898702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SP " "Found entity 1: SP" {  } { { "SP.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/SP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734292898704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734292898704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lv.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lv.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LV " "Found entity 1: LV" {  } { { "LV.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/LV.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734292898706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734292898706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lv_init.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lv_init.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LV_init " "Found entity 1: LV_init" {  } { { "LV_init.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/LV_init.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734292898709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734292898709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPP " "Found entity 1: CPP" {  } { { "CPP.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734292898710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734292898710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpp_init.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpp_init.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPP_init " "Found entity 1: CPP_init" {  } { { "CPP_init.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPP_init.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734292898710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734292898710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tos.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tos.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOS " "Found entity 1: TOS" {  } { { "TOS.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/TOS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734292898713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734292898713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file opc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OPC " "Found entity 1: OPC" {  } { { "OPC.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/OPC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734292898713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734292898713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "h.bdf 1 1 " "Found 1 design units, including 1 entities, in source file h.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 H " "Found entity 1: H" {  } { { "H.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/H.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734292898713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734292898713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ram_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_TEST " "Found entity 1: RAM_TEST" {  } { { "RAM_TEST.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/RAM_TEST.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734292898721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734292898721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register4bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER4bit " "Found entity 1: REGISTER4bit" {  } { { "REGISTER4bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734292898721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734292898721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mic1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mic1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mic1 " "Found entity 1: mic1" {  } { { "mic1.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/mic1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734292898721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734292898721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DATAPATH " "Found entity 1: DATAPATH" {  } { { "DATAPATH.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/DATAPATH.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734292898729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734292898729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter_ula.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shifter_ula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFTER_ULA " "Found entity 1: SHIFTER_ULA" {  } { { "SHIFTER_ULA.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/SHIFTER_ULA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734292898729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734292898729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER8bit " "Found entity 1: REGISTER8bit" {  } { { "REGISTER8bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734292898729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734292898729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734292898737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734292898737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL_UNIT " "Found entity 1: CONTROL_UNIT" {  } { { "CONTROL_UNIT.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CONTROL_UNIT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734292898737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734292898737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2x4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder2x4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DECODER2x4 " "Found entity 1: DECODER2x4" {  } { { "DECODER2x4.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/DECODER2x4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734292898737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734292898737 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1734292898793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL_UNIT CONTROL_UNIT:inst1 " "Elaborating entity \"CONTROL_UNIT\" for hierarchy \"CONTROL_UNIT:inst1\"" {  } { { "CPU.bdf" "inst1" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 248 832 1024 376 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734292898793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_store CONTROL_UNIT:inst1\|control_store:inst1 " "Elaborating entity \"control_store\" for hierarchy \"CONTROL_UNIT:inst1\|control_store:inst1\"" {  } { { "CONTROL_UNIT.bdf" "inst1" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CONTROL_UNIT.bdf" { { 256 960 1176 384 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734292898801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component\"" {  } { { "control_store.vhd" "altsyncram_component" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/control_store.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734292898833 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component\"" {  } { { "control_store.vhd" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/control_store.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734292898833 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734292898833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734292898833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734292898833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file microcode.mif " "Parameter \"init_file\" = \"microcode.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734292898833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734292898833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734292898833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734292898833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734292898833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734292898833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734292898833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734292898833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734292898833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Parameter \"width_a\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734292898833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734292898833 ""}  } { { "control_store.vhd" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/control_store.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734292898833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_55a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_55a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_55a1 " "Found entity 1: altsyncram_55a1" {  } { { "db/altsyncram_55a1.tdf" "" { Text "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/db/altsyncram_55a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734292898897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734292898897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_55a1 CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component\|altsyncram_55a1:auto_generated " "Elaborating entity \"altsyncram_55a1\" for hierarchy \"CONTROL_UNIT:inst1\|control_store:inst1\|altsyncram:altsyncram_component\|altsyncram_55a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734292898898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPC_GENERATOR CONTROL_UNIT:inst1\|MPC_GENERATOR:inst " "Elaborating entity \"MPC_GENERATOR\" for hierarchy \"CONTROL_UNIT:inst1\|MPC_GENERATOR:inst\"" {  } { { "CONTROL_UNIT.bdf" "inst" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CONTROL_UNIT.bdf" { { 256 512 744 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734292898964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATAPATH DATAPATH:inst2 " "Elaborating entity \"DATAPATH\" for hierarchy \"DATAPATH:inst2\"" {  } { { "CPU.bdf" "inst2" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPU.bdf" { { 392 560 784 584 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734292898967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFTER_ULA DATAPATH:inst2\|SHIFTER_ULA:inst " "Elaborating entity \"SHIFTER_ULA\" for hierarchy \"DATAPATH:inst2\|SHIFTER_ULA:inst\"" {  } { { "DATAPATH.bdf" "inst" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/DATAPATH.bdf" { { 232 592 784 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734292898967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_32bit DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst " "Elaborating entity \"ULA_32bit\" for hierarchy \"DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\"" {  } { { "SHIFTER_ULA.bdf" "inst" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/SHIFTER_ULA.bdf" { { 440 384 568 632 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734292898972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_8bit DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4 " "Elaborating entity \"ULA_8bit\" for hierarchy \"DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\"" {  } { { "ULA_32bit.bdf" "inst4" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_32bit.bdf" { { 1216 632 800 1408 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734292898972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_1bit DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8 " "Elaborating entity \"ULA_1bit\" for hierarchy \"DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\"" {  } { { "ULA_8bit.bdf" "inst8" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_8bit.bdf" { { 1208 952 1048 1400 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734292898972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder_1bit DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst " "Elaborating entity \"FullAdder_1bit\" for hierarchy \"DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\"" {  } { { "ULA_1bit.bdf" "inst" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_1bit.bdf" { { 288 736 880 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734292898980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR3 DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\|XOR3:inst9 " "Elaborating entity \"XOR3\" for hierarchy \"DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\|XOR3:inst9\"" {  } { { "FullAdder_1bit.bdf" "inst9" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/FullAdder_1bit.bdf" { { 696 744 848 776 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734292898989 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\|XOR3:inst9 " "Elaborated megafunction instantiation \"DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\|XOR3:inst9\"" {  } { { "FullAdder_1bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/FullAdder_1bit.bdf" { { 696 744 848 776 "inst9" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734292898989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR4 DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\|XOR4:inst8 " "Elaborating entity \"XOR4\" for hierarchy \"DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\|XOR4:inst8\"" {  } { { "FullAdder_1bit.bdf" "inst8" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/FullAdder_1bit.bdf" { { 344 672 776 440 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734292898997 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\|XOR4:inst8 " "Elaborated megafunction instantiation \"DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|FullAdder_1bit:inst\|XOR4:inst8\"" {  } { { "FullAdder_1bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/FullAdder_1bit.bdf" { { 344 672 776 440 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734292898997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2to4 DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|decoder2to4:inst2 " "Elaborating entity \"decoder2to4\" for hierarchy \"DATAPATH:inst2\|SHIFTER_ULA:inst\|ULA_32bit:inst\|ULA_8bit:inst4\|ULA_1bit:inst8\|decoder2to4:inst2\"" {  } { { "ULA_1bit.bdf" "inst2" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_1bit.bdf" { { 400 496 592 528 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734292899005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER2x4 DATAPATH:inst2\|SHIFTER_ULA:inst\|DECODER2x4:inst13 " "Elaborating entity \"DECODER2x4\" for hierarchy \"DATAPATH:inst2\|SHIFTER_ULA:inst\|DECODER2x4:inst13\"" {  } { { "SHIFTER_ULA.bdf" "inst13" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/SHIFTER_ULA.bdf" { { 248 704 800 376 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734292899254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BANK_REG DATAPATH:inst2\|BANK_REG:inst1 " "Elaborating entity \"BANK_REG\" for hierarchy \"DATAPATH:inst2\|BANK_REG:inst1\"" {  } { { "DATAPATH.bdf" "inst1" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/DATAPATH.bdf" { { 192 88 312 352 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734292899263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst " "Elaborating entity \"MAR\" for hierarchy \"DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\"" {  } { { "BANK_REG.bdf" "inst" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/BANK_REG.bdf" { { -112 328 560 16 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734292899263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER32bit DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst " "Elaborating entity \"REGISTER32bit\" for hierarchy \"DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\"" {  } { { "MAR.bdf" "inst" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MAR.bdf" { { 24 632 888 216 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734292899267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER8bit DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|REGISTER8bit:inst " "Elaborating entity \"REGISTER8bit\" for hierarchy \"DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|REGISTER8bit:inst\"" {  } { { "REGISTER32bit.bdf" "inst" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 152 464 648 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734292899270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MBR DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5 " "Elaborating entity \"MBR\" for hierarchy \"DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\"" {  } { { "BANK_REG.bdf" "inst5" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/BANK_REG.bdf" { { 304 312 584 432 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734292899279 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "REGISTER32bit inst " "Block or symbol \"REGISTER32bit\" of instance \"inst\" overlaps another block or symbol" {  } { { "MBR.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MBR.bdf" { { 88 488 744 280 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1734292899279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3 " "Elaborating entity \"MDR\" for hierarchy \"DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\"" {  } { { "BANK_REG.bdf" "inst3" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/BANK_REG.bdf" { { 24 328 568 152 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734292899296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "H DATAPATH:inst2\|BANK_REG:inst1\|H:inst10 " "Elaborating entity \"H\" for hierarchy \"DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\"" {  } { { "BANK_REG.bdf" "inst10" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/BANK_REG.bdf" { { 1144 384 576 1272 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734292899304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4 " "Elaborating entity \"PC\" for hierarchy \"DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\"" {  } { { "BANK_REG.bdf" "inst4" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/BANK_REG.bdf" { { 160 312 584 288 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734292899312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SP DATAPATH:inst2\|BANK_REG:inst1\|SP:inst1 " "Elaborating entity \"SP\" for hierarchy \"DATAPATH:inst2\|BANK_REG:inst1\|SP:inst1\"" {  } { { "BANK_REG.bdf" "inst1" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/BANK_REG.bdf" { { 448 384 576 576 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734292899320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LV DATAPATH:inst2\|BANK_REG:inst1\|LV:inst2 " "Elaborating entity \"LV\" for hierarchy \"DATAPATH:inst2\|BANK_REG:inst1\|LV:inst2\"" {  } { { "BANK_REG.bdf" "inst2" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/BANK_REG.bdf" { { 584 384 576 712 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734292899336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LV_init DATAPATH:inst2\|BANK_REG:inst1\|LV:inst2\|LV_init:inst2 " "Elaborating entity \"LV_init\" for hierarchy \"DATAPATH:inst2\|BANK_REG:inst1\|LV:inst2\|LV_init:inst2\"" {  } { { "LV.bdf" "inst2" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/LV.bdf" { { 304 392 528 400 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734292899345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPP DATAPATH:inst2\|BANK_REG:inst1\|CPP:inst6 " "Elaborating entity \"CPP\" for hierarchy \"DATAPATH:inst2\|BANK_REG:inst1\|CPP:inst6\"" {  } { { "BANK_REG.bdf" "inst6" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/BANK_REG.bdf" { { 720 384 576 848 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734292899345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOS DATAPATH:inst2\|BANK_REG:inst1\|TOS:inst7 " "Elaborating entity \"TOS\" for hierarchy \"DATAPATH:inst2\|BANK_REG:inst1\|TOS:inst7\"" {  } { { "BANK_REG.bdf" "inst7" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/BANK_REG.bdf" { { 872 384 576 1000 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734292899361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OPC DATAPATH:inst2\|BANK_REG:inst1\|OPC:inst8 " "Elaborating entity \"OPC\" for hierarchy \"DATAPATH:inst2\|BANK_REG:inst1\|OPC:inst8\"" {  } { { "BANK_REG.bdf" "inst8" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/BANK_REG.bdf" { { 1008 384 576 1136 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734292899369 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:inst2\|BANK_REG:inst1\|OUT_B\[31\]\" " "Converted tri-state node \"DATAPATH:inst2\|BANK_REG:inst1\|OUT_B\[31\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_1bit.bdf" { { 232 376 440 280 "inst43" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1734292899826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:inst2\|BANK_REG:inst1\|OUT_B\[30\]\" " "Converted tri-state node \"DATAPATH:inst2\|BANK_REG:inst1\|OUT_B\[30\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_1bit.bdf" { { 232 376 440 280 "inst43" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1734292899826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:inst2\|BANK_REG:inst1\|OUT_B\[29\]\" " "Converted tri-state node \"DATAPATH:inst2\|BANK_REG:inst1\|OUT_B\[29\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_1bit.bdf" { { 232 376 440 280 "inst43" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1734292899826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:inst2\|BANK_REG:inst1\|OUT_B\[28\]\" " "Converted tri-state node \"DATAPATH:inst2\|BANK_REG:inst1\|OUT_B\[28\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_1bit.bdf" { { 232 376 440 280 "inst43" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1734292899826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:inst2\|BANK_REG:inst1\|OUT_B\[27\]\" " "Converted tri-state node \"DATAPATH:inst2\|BANK_REG:inst1\|OUT_B\[27\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_1bit.bdf" { { 232 376 440 280 "inst43" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1734292899826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:inst2\|BANK_REG:inst1\|OUT_B\[26\]\" " "Converted tri-state node \"DATAPATH:inst2\|BANK_REG:inst1\|OUT_B\[26\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_1bit.bdf" { { 232 376 440 280 "inst43" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1734292899826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:inst2\|BANK_REG:inst1\|OUT_B\[25\]\" " "Converted tri-state node \"DATAPATH:inst2\|BANK_REG:inst1\|OUT_B\[25\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_1bit.bdf" { { 232 376 440 280 "inst43" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1734292899826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:inst2\|BANK_REG:inst1\|OUT_B\[24\]\" " "Converted tri-state node \"DATAPATH:inst2\|BANK_REG:inst1\|OUT_B\[24\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_1bit.bdf" { { 232 376 440 280 "inst43" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1734292899826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:inst2\|BANK_REG:inst1\|OUT_B\[23\]\" " "Converted tri-state node \"DATAPATH:inst2\|BANK_REG:inst1\|OUT_B\[23\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_1bit.bdf" { { 232 376 440 280 "inst43" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1734292899826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:inst2\|BANK_REG:inst1\|OUT_B\[22\]\" " "Converted tri-state node \"DATAPATH:inst2\|BANK_REG:inst1\|OUT_B\[22\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_1bit.bdf" { { 232 376 440 280 "inst43" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1734292899826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:inst2\|BANK_REG:inst1\|OUT_B\[21\]\" " "Converted tri-state node \"DATAPATH:inst2\|BANK_REG:inst1\|OUT_B\[21\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_1bit.bdf" { { 232 376 440 280 "inst43" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1734292899826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:inst2\|BANK_REG:inst1\|OUT_B\[20\]\" " "Converted tri-state node \"DATAPATH:inst2\|BANK_REG:inst1\|OUT_B\[20\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_1bit.bdf" { { 232 376 440 280 "inst43" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1734292899826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:inst2\|BANK_REG:inst1\|OUT_B\[19\]\" " "Converted tri-state node \"DATAPATH:inst2\|BANK_REG:inst1\|OUT_B\[19\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_1bit.bdf" { { 232 376 440 280 "inst43" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1734292899826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:inst2\|BANK_REG:inst1\|OUT_B\[18\]\" " "Converted tri-state node \"DATAPATH:inst2\|BANK_REG:inst1\|OUT_B\[18\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_1bit.bdf" { { 232 376 440 280 "inst43" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1734292899826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:inst2\|BANK_REG:inst1\|OUT_B\[17\]\" " "Converted tri-state node \"DATAPATH:inst2\|BANK_REG:inst1\|OUT_B\[17\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_1bit.bdf" { { 232 376 440 280 "inst43" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1734292899826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:inst2\|BANK_REG:inst1\|OUT_B\[16\]\" " "Converted tri-state node \"DATAPATH:inst2\|BANK_REG:inst1\|OUT_B\[16\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_1bit.bdf" { { 232 376 440 280 "inst43" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1734292899826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:inst2\|BANK_REG:inst1\|OUT_B\[15\]\" " "Converted tri-state node \"DATAPATH:inst2\|BANK_REG:inst1\|OUT_B\[15\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_1bit.bdf" { { 232 376 440 280 "inst43" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1734292899826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:inst2\|BANK_REG:inst1\|OUT_B\[14\]\" " "Converted tri-state node \"DATAPATH:inst2\|BANK_REG:inst1\|OUT_B\[14\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_1bit.bdf" { { 232 376 440 280 "inst43" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1734292899826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:inst2\|BANK_REG:inst1\|OUT_B\[13\]\" " "Converted tri-state node \"DATAPATH:inst2\|BANK_REG:inst1\|OUT_B\[13\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_1bit.bdf" { { 232 376 440 280 "inst43" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1734292899826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:inst2\|BANK_REG:inst1\|OUT_B\[12\]\" " "Converted tri-state node \"DATAPATH:inst2\|BANK_REG:inst1\|OUT_B\[12\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_1bit.bdf" { { 232 376 440 280 "inst43" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1734292899826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:inst2\|BANK_REG:inst1\|OUT_B\[11\]\" " "Converted tri-state node \"DATAPATH:inst2\|BANK_REG:inst1\|OUT_B\[11\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_1bit.bdf" { { 232 376 440 280 "inst43" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1734292899826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:inst2\|BANK_REG:inst1\|OUT_B\[10\]\" " "Converted tri-state node \"DATAPATH:inst2\|BANK_REG:inst1\|OUT_B\[10\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_1bit.bdf" { { 232 376 440 280 "inst43" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1734292899826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:inst2\|BANK_REG:inst1\|OUT_B\[9\]\" " "Converted tri-state node \"DATAPATH:inst2\|BANK_REG:inst1\|OUT_B\[9\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_1bit.bdf" { { 232 376 440 280 "inst43" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1734292899826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:inst2\|BANK_REG:inst1\|OUT_B\[8\]\" " "Converted tri-state node \"DATAPATH:inst2\|BANK_REG:inst1\|OUT_B\[8\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_1bit.bdf" { { 232 376 440 280 "inst43" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1734292899826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:inst2\|BANK_REG:inst1\|OUT_B\[7\]\" " "Converted tri-state node \"DATAPATH:inst2\|BANK_REG:inst1\|OUT_B\[7\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_1bit.bdf" { { 232 376 440 280 "inst43" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1734292899826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:inst2\|BANK_REG:inst1\|OUT_B\[6\]\" " "Converted tri-state node \"DATAPATH:inst2\|BANK_REG:inst1\|OUT_B\[6\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_1bit.bdf" { { 232 376 440 280 "inst43" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1734292899826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:inst2\|BANK_REG:inst1\|OUT_B\[5\]\" " "Converted tri-state node \"DATAPATH:inst2\|BANK_REG:inst1\|OUT_B\[5\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_1bit.bdf" { { 232 376 440 280 "inst43" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1734292899826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:inst2\|BANK_REG:inst1\|OUT_B\[4\]\" " "Converted tri-state node \"DATAPATH:inst2\|BANK_REG:inst1\|OUT_B\[4\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_1bit.bdf" { { 232 376 440 280 "inst43" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1734292899826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:inst2\|BANK_REG:inst1\|OUT_B\[3\]\" " "Converted tri-state node \"DATAPATH:inst2\|BANK_REG:inst1\|OUT_B\[3\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_1bit.bdf" { { 232 376 440 280 "inst43" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1734292899826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:inst2\|BANK_REG:inst1\|OUT_B\[2\]\" " "Converted tri-state node \"DATAPATH:inst2\|BANK_REG:inst1\|OUT_B\[2\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_1bit.bdf" { { 232 376 440 280 "inst43" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1734292899826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:inst2\|BANK_REG:inst1\|OUT_B\[1\]\" " "Converted tri-state node \"DATAPATH:inst2\|BANK_REG:inst1\|OUT_B\[1\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_1bit.bdf" { { 232 376 440 280 "inst43" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1734292899826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DATAPATH:inst2\|BANK_REG:inst1\|OUT_B\[0\]\" " "Converted tri-state node \"DATAPATH:inst2\|BANK_REG:inst1\|OUT_B\[0\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_1bit.bdf" { { 232 376 440 280 "inst43" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1734292899826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[31\] " "Converted tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[31\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734292899826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[30\] " "Converted tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[30\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734292899826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[29\] " "Converted tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[29\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734292899826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[28\] " "Converted tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[28\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734292899826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[27\] " "Converted tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[27\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734292899826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[26\] " "Converted tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[26\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734292899826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[25\] " "Converted tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[25\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734292899826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[24\] " "Converted tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[24\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734292899826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[23\] " "Converted tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[23\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734292899826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[22\] " "Converted tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[22\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734292899826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[21\] " "Converted tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[21\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734292899826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[20\] " "Converted tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[20\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734292899826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[19\] " "Converted tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[19\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734292899826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[18\] " "Converted tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[18\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734292899826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[17\] " "Converted tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[17\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734292899826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[16\] " "Converted tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[16\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734292899826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[15\] " "Converted tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[15\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734292899826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[14\] " "Converted tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[14\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734292899826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[13\] " "Converted tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[13\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734292899826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[12\] " "Converted tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[12\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734292899826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[11\] " "Converted tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[11\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734292899826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[10\] " "Converted tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[10\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734292899826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[9\] " "Converted tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[9\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734292899826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[8\] " "Converted tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[8\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734292899826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[7\] " "Converted tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[7\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734292899826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[6\] " "Converted tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[6\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734292899826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[5\] " "Converted tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[5\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734292899826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[4\] " "Converted tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[4\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734292899826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[3\] " "Converted tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[3\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734292899826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[2\] " "Converted tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[2\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734292899826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[1\] " "Converted tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[1\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734292899826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[0\] " "Converted tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|H:inst10\|REGISTER32bit:inst\|inst4\[0\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 168 864 912 200 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734292899826 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1734292899826 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[31\] DATA_MEM_ADDR\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[31\]\" to the node \"DATA_MEM_ADDR\[31\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[30\] DATA_MEM_ADDR\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[30\]\" to the node \"DATA_MEM_ADDR\[30\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[29\] DATA_MEM_ADDR\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[29\]\" to the node \"DATA_MEM_ADDR\[29\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[28\] DATA_MEM_ADDR\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[28\]\" to the node \"DATA_MEM_ADDR\[28\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[27\] DATA_MEM_ADDR\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[27\]\" to the node \"DATA_MEM_ADDR\[27\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[26\] DATA_MEM_ADDR\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[26\]\" to the node \"DATA_MEM_ADDR\[26\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[25\] DATA_MEM_ADDR\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[25\]\" to the node \"DATA_MEM_ADDR\[25\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[24\] DATA_MEM_ADDR\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[24\]\" to the node \"DATA_MEM_ADDR\[24\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[23\] DATA_MEM_ADDR\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[23\]\" to the node \"DATA_MEM_ADDR\[23\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[22\] DATA_MEM_ADDR\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[22\]\" to the node \"DATA_MEM_ADDR\[22\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[21\] DATA_MEM_ADDR\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[21\]\" to the node \"DATA_MEM_ADDR\[21\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[20\] DATA_MEM_ADDR\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[20\]\" to the node \"DATA_MEM_ADDR\[20\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[19\] DATA_MEM_ADDR\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[19\]\" to the node \"DATA_MEM_ADDR\[19\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[18\] DATA_MEM_ADDR\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[18\]\" to the node \"DATA_MEM_ADDR\[18\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[17\] DATA_MEM_ADDR\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[17\]\" to the node \"DATA_MEM_ADDR\[17\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[16\] DATA_MEM_ADDR\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[16\]\" to the node \"DATA_MEM_ADDR\[16\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[15\] DATA_MEM_ADDR\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[15\]\" to the node \"DATA_MEM_ADDR\[15\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[14\] DATA_MEM_ADDR\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[14\]\" to the node \"DATA_MEM_ADDR\[14\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[13\] DATA_MEM_ADDR\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[13\]\" to the node \"DATA_MEM_ADDR\[13\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[12\] DATA_MEM_ADDR\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[12\]\" to the node \"DATA_MEM_ADDR\[12\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[11\] DATA_MEM_ADDR\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[11\]\" to the node \"DATA_MEM_ADDR\[11\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[10\] DATA_MEM_ADDR\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[10\]\" to the node \"DATA_MEM_ADDR\[10\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[9\] DATA_MEM_ADDR\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[9\]\" to the node \"DATA_MEM_ADDR\[9\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[8\] DATA_MEM_ADDR\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[8\]\" to the node \"DATA_MEM_ADDR\[8\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[7\] DATA_MEM_ADDR\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[7\]\" to the node \"DATA_MEM_ADDR\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[6\] DATA_MEM_ADDR\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[6\]\" to the node \"DATA_MEM_ADDR\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[5\] DATA_MEM_ADDR\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[5\]\" to the node \"DATA_MEM_ADDR\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[4\] DATA_MEM_ADDR\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[4\]\" to the node \"DATA_MEM_ADDR\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[3\] DATA_MEM_ADDR\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[3\]\" to the node \"DATA_MEM_ADDR\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[2\] DATA_MEM_ADDR\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[2\]\" to the node \"DATA_MEM_ADDR\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[1\] DATA_MEM_ADDR\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[1\]\" to the node \"DATA_MEM_ADDR\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[0\] DATA_MEM_ADDR\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MAR:inst\|REGISTER32bit:inst\|inst10\[0\]\" to the node \"DATA_MEM_ADDR\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[31\] DATA_MEM_OUT\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[31\]\" to the node \"DATA_MEM_OUT\[31\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[30\] DATA_MEM_OUT\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[30\]\" to the node \"DATA_MEM_OUT\[30\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[29\] DATA_MEM_OUT\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[29\]\" to the node \"DATA_MEM_OUT\[29\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[28\] DATA_MEM_OUT\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[28\]\" to the node \"DATA_MEM_OUT\[28\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[27\] DATA_MEM_OUT\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[27\]\" to the node \"DATA_MEM_OUT\[27\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[26\] DATA_MEM_OUT\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[26\]\" to the node \"DATA_MEM_OUT\[26\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[25\] DATA_MEM_OUT\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[25\]\" to the node \"DATA_MEM_OUT\[25\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[24\] DATA_MEM_OUT\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[24\]\" to the node \"DATA_MEM_OUT\[24\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[23\] DATA_MEM_OUT\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[23\]\" to the node \"DATA_MEM_OUT\[23\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[22\] DATA_MEM_OUT\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[22\]\" to the node \"DATA_MEM_OUT\[22\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[21\] DATA_MEM_OUT\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[21\]\" to the node \"DATA_MEM_OUT\[21\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[20\] DATA_MEM_OUT\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[20\]\" to the node \"DATA_MEM_OUT\[20\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[19\] DATA_MEM_OUT\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[19\]\" to the node \"DATA_MEM_OUT\[19\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[18\] DATA_MEM_OUT\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[18\]\" to the node \"DATA_MEM_OUT\[18\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[17\] DATA_MEM_OUT\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[17\]\" to the node \"DATA_MEM_OUT\[17\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[16\] DATA_MEM_OUT\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[16\]\" to the node \"DATA_MEM_OUT\[16\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[15\] DATA_MEM_OUT\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[15\]\" to the node \"DATA_MEM_OUT\[15\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[14\] DATA_MEM_OUT\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[14\]\" to the node \"DATA_MEM_OUT\[14\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[13\] DATA_MEM_OUT\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[13\]\" to the node \"DATA_MEM_OUT\[13\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[12\] DATA_MEM_OUT\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[12\]\" to the node \"DATA_MEM_OUT\[12\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[11\] DATA_MEM_OUT\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[11\]\" to the node \"DATA_MEM_OUT\[11\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[10\] DATA_MEM_OUT\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[10\]\" to the node \"DATA_MEM_OUT\[10\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[9\] DATA_MEM_OUT\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[9\]\" to the node \"DATA_MEM_OUT\[9\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[8\] DATA_MEM_OUT\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[8\]\" to the node \"DATA_MEM_OUT\[8\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[7\] DATA_MEM_OUT\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[7\]\" to the node \"DATA_MEM_OUT\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[6\] DATA_MEM_OUT\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[6\]\" to the node \"DATA_MEM_OUT\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[5\] DATA_MEM_OUT\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[5\]\" to the node \"DATA_MEM_OUT\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[4\] DATA_MEM_OUT\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[4\]\" to the node \"DATA_MEM_OUT\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[3\] DATA_MEM_OUT\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[3\]\" to the node \"DATA_MEM_OUT\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[2\] DATA_MEM_OUT\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[2\]\" to the node \"DATA_MEM_OUT\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[1\] DATA_MEM_OUT\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[1\]\" to the node \"DATA_MEM_OUT\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[0\] DATA_MEM_OUT\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MDR:inst3\|REGISTER32bit:inst1\|inst10\[0\]\" to the node \"DATA_MEM_OUT\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[31\] PC\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[31\]\" to the node \"PC\[31\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[30\] PC\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[30\]\" to the node \"PC\[30\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[29\] PC\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[29\]\" to the node \"PC\[29\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[28\] PC\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[28\]\" to the node \"PC\[28\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[27\] PC\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[27\]\" to the node \"PC\[27\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[26\] PC\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[26\]\" to the node \"PC\[26\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[25\] PC\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[25\]\" to the node \"PC\[25\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[24\] PC\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[24\]\" to the node \"PC\[24\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[23\] PC\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[23\]\" to the node \"PC\[23\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[22\] PC\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[22\]\" to the node \"PC\[22\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[21\] PC\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[21\]\" to the node \"PC\[21\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[20\] PC\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[20\]\" to the node \"PC\[20\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[19\] PC\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[19\]\" to the node \"PC\[19\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[18\] PC\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[18\]\" to the node \"PC\[18\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[17\] PC\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[17\]\" to the node \"PC\[17\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[16\] PC\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[16\]\" to the node \"PC\[16\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[15\] PC\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[15\]\" to the node \"PC\[15\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[14\] PC\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[14\]\" to the node \"PC\[14\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[13\] PC\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[13\]\" to the node \"PC\[13\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[12\] PC\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[12\]\" to the node \"PC\[12\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[11\] PC\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[11\]\" to the node \"PC\[11\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[10\] PC\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[10\]\" to the node \"PC\[10\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[9\] PC\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[9\]\" to the node \"PC\[9\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[8\] PC\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[8\]\" to the node \"PC\[8\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[7\] PC\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[7\]\" to the node \"PC\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[6\] PC\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[6\]\" to the node \"PC\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[5\] PC\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[5\]\" to the node \"PC\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[4\] PC\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[4\]\" to the node \"PC\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[3\] PC\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[3\]\" to the node \"PC\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[2\] PC\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[2\]\" to the node \"PC\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[1\] PC\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[1\]\" to the node \"PC\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[0\] PC\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|PC:inst4\|REGISTER32bit:inst\|inst10\[0\]\" to the node \"PC\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[7\] MBR_OUT\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[7\]\" to the node \"MBR_OUT\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[6\] MBR_OUT\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[6\]\" to the node \"MBR_OUT\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[5\] MBR_OUT\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[5\]\" to the node \"MBR_OUT\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[4\] MBR_OUT\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[4\]\" to the node \"MBR_OUT\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[3\] MBR_OUT\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[3\]\" to the node \"MBR_OUT\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[2\] MBR_OUT\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[2\]\" to the node \"MBR_OUT\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[1\] MBR_OUT\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[1\]\" to the node \"MBR_OUT\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[0\] MBR_OUT\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[0\]\" to the node \"MBR_OUT\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[7\] CONTROL_UNIT:inst1\|inst4\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[7\]\" to the node \"CONTROL_UNIT:inst1\|inst4\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[6\] CONTROL_UNIT:inst1\|inst4\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[6\]\" to the node \"CONTROL_UNIT:inst1\|inst4\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[5\] CONTROL_UNIT:inst1\|inst4\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[5\]\" to the node \"CONTROL_UNIT:inst1\|inst4\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[4\] CONTROL_UNIT:inst1\|inst4\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[4\]\" to the node \"CONTROL_UNIT:inst1\|inst4\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[3\] CONTROL_UNIT:inst1\|inst4\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[3\]\" to the node \"CONTROL_UNIT:inst1\|inst4\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[2\] CONTROL_UNIT:inst1\|inst4\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[2\]\" to the node \"CONTROL_UNIT:inst1\|inst4\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[1\] CONTROL_UNIT:inst1\|inst4\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[1\]\" to the node \"CONTROL_UNIT:inst1\|inst4\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[0\] CONTROL_UNIT:inst1\|inst4\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst2\|BANK_REG:inst1\|MBR:inst5\|REGISTER32bit:inst3\|inst10\[0\]\" to the node \"CONTROL_UNIT:inst1\|inst4\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf" { { 240 864 912 272 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734292900455 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1734292900455 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "REGISTER8bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER8bit.bdf" { { 728 1080 1144 808 "inst28" "" } } } } { "REGISTER8bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER8bit.bdf" { { 160 768 832 240 "inst" "" } } } } { "REGISTER8bit.bdf" "" { Schematic "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER8bit.bdf" { { 160 1080 1144 240 "inst16" "" } } } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1734292900471 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1734292900471 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1734292901381 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734292901381 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "972 " "Implemented 972 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "42 " "Implemented 42 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1734292901472 ""} { "Info" "ICUT_CUT_TM_OPINS" "150 " "Implemented 150 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1734292901472 ""} { "Info" "ICUT_CUT_TM_LCELLS" "744 " "Implemented 744 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1734292901472 ""} { "Info" "ICUT_CUT_TM_RAMS" "36 " "Implemented 36 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1734292901472 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1734292901472 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 180 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 180 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4654 " "Peak virtual memory: 4654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1734292901506 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 15 17:01:41 2024 " "Processing ended: Sun Dec 15 17:01:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1734292901506 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1734292901506 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1734292901506 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1734292901506 ""}
