\hypertarget{struct__hw__enet__tcsrn_1_1__hw__enet__tcsrn__bitfields}{}\section{\+\_\+hw\+\_\+enet\+\_\+tcsrn\+:\+:\+\_\+hw\+\_\+enet\+\_\+tcsrn\+\_\+bitfields Struct Reference}
\label{struct__hw__enet__tcsrn_1_1__hw__enet__tcsrn__bitfields}\index{\+\_\+hw\+\_\+enet\+\_\+tcsrn\+::\+\_\+hw\+\_\+enet\+\_\+tcsrn\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+tcsrn\+::\+\_\+hw\+\_\+enet\+\_\+tcsrn\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct__hw__enet__tcsrn_1_1__hw__enet__tcsrn__bitfields_ac54a8b4d6c7b6bda9be14a58ab6bee5b}{T\+D\+RE}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__enet__tcsrn_1_1__hw__enet__tcsrn__bitfields_af1cced40bdaf76d46f90c48b0190c72d}{R\+E\+S\+E\+R\+V\+E\+D0}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__enet__tcsrn_1_1__hw__enet__tcsrn__bitfields_adb53544c4a8293bdfa502a7b67235e6e}{T\+M\+O\+DE}\+: 4
\item 
uint32\+\_\+t \hyperlink{struct__hw__enet__tcsrn_1_1__hw__enet__tcsrn__bitfields_a1737ff55f9c67d7271d9fdb6cbdf0f33}{T\+IE}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__enet__tcsrn_1_1__hw__enet__tcsrn__bitfields_aa946888b084a27327f1e16b942f76eca}{TF}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__enet__tcsrn_1_1__hw__enet__tcsrn__bitfields_a06c848824674c1d7194d46f208c90d56}{R\+E\+S\+E\+R\+V\+E\+D1}\+: 24
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+enet\+\_\+tcsrn\+::\+\_\+hw\+\_\+enet\+\_\+tcsrn\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+tcsrn\+::\+\_\+hw\+\_\+enet\+\_\+tcsrn\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!\+\_\+hw\+\_\+enet\+\_\+tcsrn\+::\+\_\+hw\+\_\+enet\+\_\+tcsrn\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+tcsrn\+::\+\_\+hw\+\_\+enet\+\_\+tcsrn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+enet\+\_\+tcsrn\+::\+\_\+hw\+\_\+enet\+\_\+tcsrn\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct__hw__enet__tcsrn_1_1__hw__enet__tcsrn__bitfields_af1cced40bdaf76d46f90c48b0190c72d}{}\label{struct__hw__enet__tcsrn_1_1__hw__enet__tcsrn__bitfields_af1cced40bdaf76d46f90c48b0190c72d}
\mbox{[}1\mbox{]} \index{\+\_\+hw\+\_\+enet\+\_\+tcsrn\+::\+\_\+hw\+\_\+enet\+\_\+tcsrn\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+tcsrn\+::\+\_\+hw\+\_\+enet\+\_\+tcsrn\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!\+\_\+hw\+\_\+enet\+\_\+tcsrn\+::\+\_\+hw\+\_\+enet\+\_\+tcsrn\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+tcsrn\+::\+\_\+hw\+\_\+enet\+\_\+tcsrn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+enet\+\_\+tcsrn\+::\+\_\+hw\+\_\+enet\+\_\+tcsrn\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D1}\hypertarget{struct__hw__enet__tcsrn_1_1__hw__enet__tcsrn__bitfields_a06c848824674c1d7194d46f208c90d56}{}\label{struct__hw__enet__tcsrn_1_1__hw__enet__tcsrn__bitfields_a06c848824674c1d7194d46f208c90d56}
\mbox{[}31\+:8\mbox{]} \index{\+\_\+hw\+\_\+enet\+\_\+tcsrn\+::\+\_\+hw\+\_\+enet\+\_\+tcsrn\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+tcsrn\+::\+\_\+hw\+\_\+enet\+\_\+tcsrn\+\_\+bitfields}!T\+D\+RE@{T\+D\+RE}}
\index{T\+D\+RE@{T\+D\+RE}!\+\_\+hw\+\_\+enet\+\_\+tcsrn\+::\+\_\+hw\+\_\+enet\+\_\+tcsrn\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+tcsrn\+::\+\_\+hw\+\_\+enet\+\_\+tcsrn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{T\+D\+RE}{TDRE}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+enet\+\_\+tcsrn\+::\+\_\+hw\+\_\+enet\+\_\+tcsrn\+\_\+bitfields\+::\+T\+D\+RE}\hypertarget{struct__hw__enet__tcsrn_1_1__hw__enet__tcsrn__bitfields_ac54a8b4d6c7b6bda9be14a58ab6bee5b}{}\label{struct__hw__enet__tcsrn_1_1__hw__enet__tcsrn__bitfields_ac54a8b4d6c7b6bda9be14a58ab6bee5b}
\mbox{[}0\mbox{]} Timer D\+MA Request Enable \index{\+\_\+hw\+\_\+enet\+\_\+tcsrn\+::\+\_\+hw\+\_\+enet\+\_\+tcsrn\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+tcsrn\+::\+\_\+hw\+\_\+enet\+\_\+tcsrn\+\_\+bitfields}!TF@{TF}}
\index{TF@{TF}!\+\_\+hw\+\_\+enet\+\_\+tcsrn\+::\+\_\+hw\+\_\+enet\+\_\+tcsrn\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+tcsrn\+::\+\_\+hw\+\_\+enet\+\_\+tcsrn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{TF}{TF}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+enet\+\_\+tcsrn\+::\+\_\+hw\+\_\+enet\+\_\+tcsrn\+\_\+bitfields\+::\+TF}\hypertarget{struct__hw__enet__tcsrn_1_1__hw__enet__tcsrn__bitfields_aa946888b084a27327f1e16b942f76eca}{}\label{struct__hw__enet__tcsrn_1_1__hw__enet__tcsrn__bitfields_aa946888b084a27327f1e16b942f76eca}
\mbox{[}7\mbox{]} Timer Flag \index{\+\_\+hw\+\_\+enet\+\_\+tcsrn\+::\+\_\+hw\+\_\+enet\+\_\+tcsrn\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+tcsrn\+::\+\_\+hw\+\_\+enet\+\_\+tcsrn\+\_\+bitfields}!T\+IE@{T\+IE}}
\index{T\+IE@{T\+IE}!\+\_\+hw\+\_\+enet\+\_\+tcsrn\+::\+\_\+hw\+\_\+enet\+\_\+tcsrn\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+tcsrn\+::\+\_\+hw\+\_\+enet\+\_\+tcsrn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{T\+IE}{TIE}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+enet\+\_\+tcsrn\+::\+\_\+hw\+\_\+enet\+\_\+tcsrn\+\_\+bitfields\+::\+T\+IE}\hypertarget{struct__hw__enet__tcsrn_1_1__hw__enet__tcsrn__bitfields_a1737ff55f9c67d7271d9fdb6cbdf0f33}{}\label{struct__hw__enet__tcsrn_1_1__hw__enet__tcsrn__bitfields_a1737ff55f9c67d7271d9fdb6cbdf0f33}
\mbox{[}6\mbox{]} Timer Interrupt Enable \index{\+\_\+hw\+\_\+enet\+\_\+tcsrn\+::\+\_\+hw\+\_\+enet\+\_\+tcsrn\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+tcsrn\+::\+\_\+hw\+\_\+enet\+\_\+tcsrn\+\_\+bitfields}!T\+M\+O\+DE@{T\+M\+O\+DE}}
\index{T\+M\+O\+DE@{T\+M\+O\+DE}!\+\_\+hw\+\_\+enet\+\_\+tcsrn\+::\+\_\+hw\+\_\+enet\+\_\+tcsrn\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+tcsrn\+::\+\_\+hw\+\_\+enet\+\_\+tcsrn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{T\+M\+O\+DE}{TMODE}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+enet\+\_\+tcsrn\+::\+\_\+hw\+\_\+enet\+\_\+tcsrn\+\_\+bitfields\+::\+T\+M\+O\+DE}\hypertarget{struct__hw__enet__tcsrn_1_1__hw__enet__tcsrn__bitfields_adb53544c4a8293bdfa502a7b67235e6e}{}\label{struct__hw__enet__tcsrn_1_1__hw__enet__tcsrn__bitfields_adb53544c4a8293bdfa502a7b67235e6e}
\mbox{[}5\+:2\mbox{]} Timer Mode 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+enet.\+h\end{DoxyCompactItemize}
