{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731572743908 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731572743908 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 14 11:25:43 2024 " "Processing started: Thu Nov 14 11:25:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731572743908 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731572743908 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off num_syst -c num_syst " "Command: quartus_map --read_settings_files=on --write_settings_files=off num_syst -c num_syst" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731572743925 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731572745159 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731572745159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num_syst.v 3 3 " "Found 3 design units, including 3 entities, in source file num_syst.v" { { "Info" "ISGN_ENTITY_NAME" "1 dd_iter " "Found entity 1: dd_iter" {  } { { "dd_iter.v" "" { Text "C:/progs/rtl/basa_hw/fpga/num_syst/dd_iter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731573364479 ""} { "Info" "ISGN_ENTITY_NAME" "2 double_dabble " "Found entity 2: double_dabble" {  } { { "double_dabble.v" "" { Text "C:/progs/rtl/basa_hw/fpga/num_syst/double_dabble.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731573364479 ""} { "Info" "ISGN_ENTITY_NAME" "3 num_syst " "Found entity 3: num_syst" {  } { { "num_syst.v" "" { Text "C:/progs/rtl/basa_hw/fpga/num_syst/num_syst.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731573364479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731573364479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/progs/rtl/basa_hw/fpga/num_syst/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731573364479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731573364479 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "num_syst " "Elaborating entity \"num_syst\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731573364614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:dec_hex_right " "Elaborating entity \"decoder\" for hierarchy \"decoder:dec_hex_right\"" {  } { { "num_syst.v" "dec_hex_right" { Text "C:/progs/rtl/basa_hw/fpga/num_syst/num_syst.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731573364647 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 decoder.v(8) " "Verilog HDL assignment warning at decoder.v(8): truncated value with size 32 to match size of target (7)" {  } { { "decoder.v" "" { Text "C:/progs/rtl/basa_hw/fpga/num_syst/decoder.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731573364696 "|num_syst|decoder:dec_hex_right"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "double_dabble double_dabble:vin_to_bcd " "Elaborating entity \"double_dabble\" for hierarchy \"double_dabble:vin_to_bcd\"" {  } { { "num_syst.v" "vin_to_bcd" { Text "C:/progs/rtl/basa_hw/fpga/num_syst/num_syst.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731573364696 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "right_init double_dabble.v(40) " "Verilog HDL or VHDL warning at double_dabble.v(40): object \"right_init\" assigned a value but never read" {  } { { "double_dabble.v" "" { Text "C:/progs/rtl/basa_hw/fpga/num_syst/double_dabble.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731573364713 "|num_syst|double_dabble:vin_to_bcd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "left_init double_dabble.v(41) " "Verilog HDL or VHDL warning at double_dabble.v(41): object \"left_init\" assigned a value but never read" {  } { { "double_dabble.v" "" { Text "C:/progs/rtl/basa_hw/fpga/num_syst/double_dabble.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731573364713 "|num_syst|double_dabble:vin_to_bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 double_dabble.v(27) " "Verilog HDL assignment warning at double_dabble.v(27): truncated value with size 32 to match size of target (5)" {  } { { "double_dabble.v" "" { Text "C:/progs/rtl/basa_hw/fpga/num_syst/double_dabble.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731573364713 "|num_syst|double_dabble:vin_to_bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 double_dabble.v(31) " "Verilog HDL assignment warning at double_dabble.v(31): truncated value with size 32 to match size of target (4)" {  } { { "double_dabble.v" "" { Text "C:/progs/rtl/basa_hw/fpga/num_syst/double_dabble.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731573364713 "|num_syst|double_dabble:vin_to_bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 double_dabble.v(42) " "Verilog HDL assignment warning at double_dabble.v(42): truncated value with size 5 to match size of target (4)" {  } { { "double_dabble.v" "" { Text "C:/progs/rtl/basa_hw/fpga/num_syst/double_dabble.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731573364721 "|num_syst|double_dabble:vin_to_bcd"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1731573367731 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1731573369966 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731573369966 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "151 " "Implemented 151 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1731573370166 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1731573370166 ""} { "Info" "ICUT_CUT_TM_LCELLS" "103 " "Implemented 103 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1731573370166 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1731573370166 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4744 " "Peak virtual memory: 4744 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731573370250 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 14 11:36:10 2024 " "Processing ended: Thu Nov 14 11:36:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731573370250 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:10:27 " "Elapsed time: 00:10:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731573370250 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731573370250 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731573370250 ""}
