# software workflow

[reference1](https://vvviy.github.io/2018/09/17/nv_small-FPGA-Mapping-Workflow-II/)  
[reference2](https://zhuanlan.zhihu.com/p/378202360)  
[reference3]()  

These are excellent references. Here, I will provide just a few details:  
1: Combine all the references to correct problems in the mapping process.  