Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Jun 24 19:22:45 2025
| Host         : DESKTOP-FS2AEQ7 running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/stereolbm_axis_cambm_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+---------------------------------------------------------------------------------+
|      Characteristics      |                                     Path #1                                     |
+---------------------------+---------------------------------------------------------------------------------+
| Requirement               | 10.000                                                                          |
| Path Delay                | 5.952                                                                           |
| Logic Delay               | 3.155(54%)                                                                      |
| Net Delay                 | 2.797(46%)                                                                      |
| Clock Skew                | -0.049                                                                          |
| Slack                     | 2.263                                                                           |
| Clock Uncertainty         | 0.035                                                                           |
| Clock Relationship        | Safely Timed                                                                    |
| Clock Delay Group         | Same Clock                                                                      |
| Logic Levels              | 7                                                                               |
| Routes                    | NA                                                                              |
| Logical Path              | FDRE/C-(2)-LUT3-(1)-CARRY4-CARRY4-LUT1-(1)-CARRY4-CARRY4-LUT6-(3)-DSP48E1/C[12] |
| Start Point Clock         | ap_clk                                                                          |
| End Point Clock           | ap_clk                                                                          |
| DSP Block                 | Seq                                                                             |
| RAM Registers             | None-None                                                                       |
| IO Crossings              | 0                                                                               |
| Config Crossings          | 0                                                                               |
| SLR Crossings             | 0                                                                               |
| PBlocks                   | 0                                                                               |
| High Fanout               | 3                                                                               |
| Dont Touch                | 0                                                                               |
| Mark Debug                | 0                                                                               |
| Start Point Pin Primitive | FDRE/C                                                                          |
| End Point Pin Primitive   | DSP48E1/C[12]                                                                   |
| Start Point Pin           | result_9_reg_1937_reg[6]/C                                                      |
| End Point Pin             | empty_151_fu_1358_p2/C[12]                                                      |
+---------------------------+---------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+----+----+-----+-----+-----+-----+----+----+----+
| End Point Clock | Requirement |  1  |  4 |  5 |  6  |  7  |  8  |  9  | 10 | 11 | 12 |
+-----------------+-------------+-----+----+----+-----+-----+-----+-----+----+----+----+
| ap_clk          | 10.000ns    | 116 | 18 | 38 | 126 | 156 | 220 | 172 | 33 | 48 | 73 |
+-----------------+-------------+-----+----+----+-----+-----+-----+-----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


