{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632408855760 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632408855760 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 23 11:54:15 2021 " "Processing started: Thu Sep 23 11:54:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632408855760 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632408855760 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ram4K -c Ram4K " "Command: quartus_map --read_settings_files=on --write_settings_files=off Ram4K -c Ram4K" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632408855760 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1632408855916 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1632408855916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Ram4K.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Ram4K.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ram4K-arch " "Found design unit 1: Ram4K-arch" {  } { { "Ram4K.vhd" "" { Text "/home/borg/Elementos/Z01.1-CMaisMais2/Projetos/D-LogicaSequencial/src/Ram4K.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632408860870 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ram4K " "Found entity 1: Ram4K" {  } { { "Ram4K.vhd" "" { Text "/home/borg/Elementos/Z01.1-CMaisMais2/Projetos/D-LogicaSequencial/src/Ram4K.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632408860870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632408860870 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Ram4K " "Elaborating entity \"Ram4K\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1632408860905 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Ram512.vhd 2 1 " "Using design file Ram512.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ram512-arch " "Found design unit 1: Ram512-arch" {  } { { "Ram512.vhd" "" { Text "/home/borg/Elementos/Z01.1-CMaisMais2/Projetos/D-LogicaSequencial/src/Ram512.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632408860939 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ram512 " "Found entity 1: Ram512" {  } { { "Ram512.vhd" "" { Text "/home/borg/Elementos/Z01.1-CMaisMais2/Projetos/D-LogicaSequencial/src/Ram512.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632408860939 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1632408860939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ram512 Ram512:ram0 " "Elaborating entity \"Ram512\" for hierarchy \"Ram512:ram0\"" {  } { { "Ram4K.vhd" "ram0" { Text "/home/borg/Elementos/Z01.1-CMaisMais2/Projetos/D-LogicaSequencial/src/Ram4K.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632408860940 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Ram64.vhd 2 1 " "Using design file Ram64.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ram64-arch " "Found design unit 1: Ram64-arch" {  } { { "Ram64.vhd" "" { Text "/home/borg/Elementos/Z01.1-CMaisMais2/Projetos/D-LogicaSequencial/src/Ram64.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632408860947 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ram64 " "Found entity 1: Ram64" {  } { { "Ram64.vhd" "" { Text "/home/borg/Elementos/Z01.1-CMaisMais2/Projetos/D-LogicaSequencial/src/Ram64.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632408860947 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1632408860947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ram64 Ram512:ram0\|Ram64:RAM0 " "Elaborating entity \"Ram64\" for hierarchy \"Ram512:ram0\|Ram64:RAM0\"" {  } { { "Ram512.vhd" "RAM0" { Text "/home/borg/Elementos/Z01.1-CMaisMais2/Projetos/D-LogicaSequencial/src/Ram512.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632408860947 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Ram8.vhd 2 1 " "Using design file Ram8.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ram8-arch " "Found design unit 1: Ram8-arch" {  } { { "Ram8.vhd" "" { Text "/home/borg/Elementos/Z01.1-CMaisMais2/Projetos/D-LogicaSequencial/src/Ram8.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632408860954 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ram8 " "Found entity 1: Ram8" {  } { { "Ram8.vhd" "" { Text "/home/borg/Elementos/Z01.1-CMaisMais2/Projetos/D-LogicaSequencial/src/Ram8.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632408860954 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1632408860954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ram8 Ram512:ram0\|Ram64:RAM0\|Ram8:r1 " "Elaborating entity \"Ram8\" for hierarchy \"Ram512:ram0\|Ram64:RAM0\|Ram8:r1\"" {  } { { "Ram64.vhd" "r1" { Text "/home/borg/Elementos/Z01.1-CMaisMais2/Projetos/D-LogicaSequencial/src/Ram64.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632408860955 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Register16.vhd 2 1 " "Using design file Register16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register16-arch " "Found design unit 1: Register16-arch" {  } { { "Register16.vhd" "" { Text "/home/borg/Elementos/Z01.1-CMaisMais2/Projetos/D-LogicaSequencial/src/Register16.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632408860961 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register16 " "Found entity 1: Register16" {  } { { "Register16.vhd" "" { Text "/home/borg/Elementos/Z01.1-CMaisMais2/Projetos/D-LogicaSequencial/src/Register16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632408860961 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1632408860961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register16 Ram512:ram0\|Ram64:RAM0\|Ram8:r1\|Register16:r1 " "Elaborating entity \"Register16\" for hierarchy \"Ram512:ram0\|Ram64:RAM0\|Ram8:r1\|Register16:r1\"" {  } { { "Ram8.vhd" "r1" { Text "/home/borg/Elementos/Z01.1-CMaisMais2/Projetos/D-LogicaSequencial/src/Ram8.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632408860962 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Register8.vhd 2 1 " "Using design file Register8.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register8-arch " "Found design unit 1: Register8-arch" {  } { { "Register8.vhd" "" { Text "/home/borg/Elementos/Z01.1-CMaisMais2/Projetos/D-LogicaSequencial/src/Register8.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632408860964 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register8 " "Found entity 1: Register8" {  } { { "Register8.vhd" "" { Text "/home/borg/Elementos/Z01.1-CMaisMais2/Projetos/D-LogicaSequencial/src/Register8.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632408860964 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1632408860964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register8 Ram512:ram0\|Ram64:RAM0\|Ram8:r1\|Register16:r1\|Register8:RG1 " "Elaborating entity \"Register8\" for hierarchy \"Ram512:ram0\|Ram64:RAM0\|Ram8:r1\|Register16:r1\|Register8:RG1\"" {  } { { "Register16.vhd" "RG1" { Text "/home/borg/Elementos/Z01.1-CMaisMais2/Projetos/D-LogicaSequencial/src/Register16.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632408860965 ""}
{ "Warning" "WSGN_SEARCH_FILE" "BinaryDigit.vhd 2 1 " "Using design file BinaryDigit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinaryDigit-arch " "Found design unit 1: BinaryDigit-arch" {  } { { "BinaryDigit.vhd" "" { Text "/home/borg/Elementos/Z01.1-CMaisMais2/Projetos/D-LogicaSequencial/src/BinaryDigit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632408860967 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinaryDigit " "Found entity 1: BinaryDigit" {  } { { "BinaryDigit.vhd" "" { Text "/home/borg/Elementos/Z01.1-CMaisMais2/Projetos/D-LogicaSequencial/src/BinaryDigit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632408860967 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1632408860967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinaryDigit Ram512:ram0\|Ram64:RAM0\|Ram8:r1\|Register16:r1\|Register8:RG1\|BinaryDigit:BD0 " "Elaborating entity \"BinaryDigit\" for hierarchy \"Ram512:ram0\|Ram64:RAM0\|Ram8:r1\|Register16:r1\|Register8:RG1\|BinaryDigit:BD0\"" {  } { { "Register8.vhd" "BD0" { Text "/home/borg/Elementos/Z01.1-CMaisMais2/Projetos/D-LogicaSequencial/src/Register8.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632408860968 ""}
{ "Warning" "WSGN_SEARCH_FILE" "FlipFlopD.vhd 2 1 " "Using design file FlipFlopD.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipFlopD-arch " "Found design unit 1: FlipFlopD-arch" {  } { { "FlipFlopD.vhd" "" { Text "/home/borg/Elementos/Z01.1-CMaisMais2/Projetos/D-LogicaSequencial/src/FlipFlopD.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632408860971 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipFlopD " "Found entity 1: FlipFlopD" {  } { { "FlipFlopD.vhd" "" { Text "/home/borg/Elementos/Z01.1-CMaisMais2/Projetos/D-LogicaSequencial/src/FlipFlopD.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632408860971 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1632408860971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipFlopD Ram512:ram0\|Ram64:RAM0\|Ram8:r1\|Register16:r1\|Register8:RG1\|BinaryDigit:BD0\|FlipFlopD:FFD " "Elaborating entity \"FlipFlopD\" for hierarchy \"Ram512:ram0\|Ram64:RAM0\|Ram8:r1\|Register16:r1\|Register8:RG1\|BinaryDigit:BD0\|FlipFlopD:FFD\"" {  } { { "BinaryDigit.vhd" "FFD" { Text "/home/borg/Elementos/Z01.1-CMaisMais2/Projetos/D-LogicaSequencial/src/BinaryDigit.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632408860971 ""}
