Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Thu Apr  6 11:51:52 2017
| Host         : brian-Linux-16-04 running 64-bit Ubuntu 16.04.2 LTS
| Command      : report_methodology -file modulator_ip_wrapper_methodology_drc_routed.rpt -rpx modulator_ip_wrapper_methodology_drc_routed.rpx
| Design       : modulator_ip_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 3
+-----------+----------+--------------------------------------------+------------+
| Rule      | Severity | Description                                | Violations |
+-----------+----------+--------------------------------------------+------------+
| SYNTH-6   | Warning  | Timing of a block RAM might be sub-optimal | 1          |
| TIMING-18 | Warning  | Missing input or output delay              | 2          |
+-----------+----------+--------------------------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-6#1 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance modulatorip/sine/inst/sine_out_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on sw0 relative to clock(s) clk_p 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on pwm_out relative to clock(s) clk_p 
Related violations: <none>


