$date
	Tue Oct 24 11:56:55 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module one_bit_register_tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 2 # delay0 [1:0] $end
$var reg 2 $ delay1 [1:0] $end
$var reg 1 % enable $end
$var reg 1 & in $end
$var reg 1 ' reset $end
$var integer 32 ( i [31:0] $end
$scope module reg0 $end
$var wire 1 " clk $end
$var wire 1 % enable $end
$var wire 1 & in $end
$var wire 1 ' reset $end
$var wire 1 ) w0 $end
$var wire 1 * w1 $end
$var wire 1 + w3 $end
$var wire 1 ! out $end
$scope module d_flip_flop0 $end
$var wire 1 " clk $end
$var wire 1 , clk_bar $end
$var wire 1 + d $end
$var wire 1 ! q $end
$var wire 1 - w1 $end
$var wire 1 . w3 $end
$var wire 1 / w2 $end
$scope module master $end
$var wire 1 , clk $end
$var wire 1 " clk_bar $end
$var wire 1 - d $end
$var wire 1 / q_bar $end
$var wire 1 0 w0 $end
$var wire 1 1 w1 $end
$upscope $end
$scope module slave $end
$var wire 1 " clk $end
$var wire 1 , clk_bar $end
$var wire 1 / d $end
$var wire 1 . q_bar $end
$var wire 1 2 w0 $end
$var wire 1 3 w1 $end
$upscope $end
$upscope $end
$scope module mux0 $end
$var wire 1 & a $end
$var wire 1 ! b $end
$var wire 1 ) q $end
$var wire 1 % select $end
$var wire 1 4 select_bar $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
14
x3
x2
11
10
0/
x.
1-
1,
0+
0*
x)
bx (
1'
0&
0%
bx $
bx #
0"
x!
$end
#3
03
0)
0!
1.
02
0,
1"
#6
1,
0"
#9
0,
1"
#10
1&
#12
01
1/
00
0-
04
1+
1)
1%
1*
1,
b1 $
b0 #
b0 (
0'
0"
#13
11
0/
10
1-
0+
b11 $
b1 #
b1 (
0)
0&
#14
14
0%
#15
0,
1"
#17
b1 $
b10 (
1&
#18
01
1/
00
0-
04
1+
1,
1)
1%
0"
#19
11
0/
10
1-
0+
b10 $
b11 (
0)
0&
#20
14
0%
#21
0,
1"
#22
b1 $
b100 (
1&
#23
0-
04
1+
1)
1%
#24
1-
11
0+
1,
02
0/
b101 (
0)
0&
10
0"
#26
0*
1'
#27
0,
1"
#30
1,
0"
#31
