Loading plugins phase: Elapsed time ==> 0s.241ms
Initializing data phase: Elapsed time ==> 3s.397ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Geo\Documents\Projects\Electric Skateboard\Firmware\PSoC\Skateboard Remote.cydsn\Skateboard Remote.cyprj -d CY8C5246AXI-054 -s C:\Users\Geo\Documents\Projects\Electric Skateboard\Firmware\PSoC\Skateboard Remote.cydsn\Generated_Source\PSoC5 -w 0 -- -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 9s.148ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.186ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Skateboard Remote.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Geo\Documents\Projects\Electric Skateboard\Firmware\PSoC\Skateboard Remote.cydsn\Skateboard Remote.cyprj -dcpsoc3 Skateboard Remote.v -verilog
======================================================================

======================================================================
Compiling:  Skateboard Remote.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Geo\Documents\Projects\Electric Skateboard\Firmware\PSoC\Skateboard Remote.cydsn\Skateboard Remote.cyprj -dcpsoc3 Skateboard Remote.v -verilog
======================================================================

======================================================================
Compiling:  Skateboard Remote.v
Program  :   vlogfe
Options  :    -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Geo\Documents\Projects\Electric Skateboard\Firmware\PSoC\Skateboard Remote.cydsn\Skateboard Remote.cyprj -dcpsoc3 -verilog Skateboard Remote.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sat Jun 09 16:48:01 2012


======================================================================
Compiling:  Skateboard Remote.v
Program  :   vpp
Options  :    -yv2 -q10 Skateboard Remote.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sat Jun 09 16:48:01 2012

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_50\cy_vref_v1_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_AMux_v3_10\CapSense_CSD_AMux_v3_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_MeasureCh_v3_10\CapSense_CSD_MeasureCh_v3_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_ClockGen_v3_10\CapSense_CSD_ClockGen_v3_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_10\B_UART_v2_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_50\AMux_v1_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_20\B_Timer_v2_20.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Skateboard Remote.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_10\B_UART_v2_10.v (line 1086, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_10\B_UART_v2_10.v (line 1095, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_10\B_UART_v2_10.v (line 1352, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_10\B_UART_v2_10.v (line 1387, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_10\B_UART_v2_10.v (line 1499, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_10\B_UART_v2_10.v (line 1555, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_10\B_UART_v2_10.v (line 1556, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_20\B_Timer_v2_20.v (line 371, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_20\B_Timer_v2_20.v (line 377, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Skateboard Remote.v
Program  :   tovif
Options  :    -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Geo\Documents\Projects\Electric Skateboard\Firmware\PSoC\Skateboard Remote.cydsn\Skateboard Remote.cyprj -dcpsoc3 -verilog Skateboard Remote.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sat Jun 09 16:48:02 2012

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Geo\Documents\Projects\Electric Skateboard\Firmware\PSoC\Skateboard Remote.cydsn\codegentemp\Skateboard Remote.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\Geo\Documents\Projects\Electric Skateboard\Firmware\PSoC\Skateboard Remote.cydsn\codegentemp\Skateboard Remote.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_50\cy_vref_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_AMux_v3_10\CapSense_CSD_AMux_v3_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_MeasureCh_v3_10\CapSense_CSD_MeasureCh_v3_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_ClockGen_v3_10\CapSense_CSD_ClockGen_v3_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_10\B_UART_v2_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_50\AMux_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_20\B_Timer_v2_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Skateboard Remote.v
Program  :   topld
Options  :    -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Geo\Documents\Projects\Electric Skateboard\Firmware\PSoC\Skateboard Remote.cydsn\Skateboard Remote.cyprj -dcpsoc3 -verilog Skateboard Remote.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sat Jun 09 16:48:04 2012

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Geo\Documents\Projects\Electric Skateboard\Firmware\PSoC\Skateboard Remote.cydsn\codegentemp\Skateboard Remote.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\Geo\Documents\Projects\Electric Skateboard\Firmware\PSoC\Skateboard Remote.cydsn\codegentemp\Skateboard Remote.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_50\cy_vref_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_AMux_v3_10\CapSense_CSD_AMux_v3_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_MeasureCh_v3_10\CapSense_CSD_MeasureCh_v3_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_ClockGen_v3_10\CapSense_CSD_ClockGen_v3_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_10\B_UART_v2_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_50\AMux_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_20\B_Timer_v2_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\CapSense:Net_414\
	\CapSense:Net_417\
	\CapSense:Net_415\
	\CapSense:Net_419\
	\CapSense:MeasureCH0:cmp_in_inv\
	\CapSense:ShieldSignal\
	\CapSense:Net_1358\
	\CapSense:ClockGen:ch1en\
	\CapSense:Net_374\
	\CapSense:Net_458\
	Net_14
	Net_12
	\UartXbee:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UartXbee:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UartXbee:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	Net_140
	\UartXbee:BUART:sRX:MODULE_3:g2:a0:gta_0\
	\UartXbee:BUART:sRX:MODULE_4:g1:a0:gx:u0:albi_1\
	\UartXbee:BUART:sRX:MODULE_4:g1:a0:gx:u0:agbi_1\
	\UartXbee:BUART:sRX:MODULE_4:g1:a0:gx:u0:lt_0\
	\UartXbee:BUART:sRX:MODULE_4:g1:a0:gx:u0:gt_0\
	\UartXbee:BUART:sRX:MODULE_4:g1:a0:gx:u0:lti_0\
	\UartXbee:BUART:sRX:MODULE_4:g1:a0:gx:u0:gti_0\
	\UartXbee:BUART:sRX:MODULE_4:g1:a0:gx:u0:albi_0\
	\UartXbee:BUART:sRX:MODULE_4:g1:a0:gx:u0:agbi_0\
	\UartXbee:BUART:sRX:MODULE_4:g1:a0:xeq\
	\UartXbee:BUART:sRX:MODULE_4:g1:a0:xlt\
	\UartXbee:BUART:sRX:MODULE_4:g1:a0:xlte\
	\UartXbee:BUART:sRX:MODULE_4:g1:a0:xgt\
	\UartXbee:BUART:sRX:MODULE_4:g1:a0:xgte\
	\UartXbee:BUART:sRX:MODULE_4:lt\
	\UartXbee:BUART:sRX:MODULE_4:eq\
	\UartXbee:BUART:sRX:MODULE_4:gt\
	\UartXbee:BUART:sRX:MODULE_4:gte\
	\UartXbee:BUART:sRX:MODULE_4:lte\
	\UartDebug:BUART:HalfDuplexSend\
	\UartDebug:BUART:FinalAddrMode_2\
	\UartDebug:BUART:FinalAddrMode_1\
	\UartDebug:BUART:FinalAddrMode_0\
	Net_134
	\TimerMainTick:Net_260\
	Net_230
	\TimerMainTick:TimerUDB:ctrl_ten\
	\TimerMainTick:TimerUDB:ctrl_cmode_0\
	\TimerMainTick:TimerUDB:ctrl_tmode_1\
	\TimerMainTick:TimerUDB:ctrl_tmode_0\
	\TimerMainTick:TimerUDB:ctrl_ic_1\
	\TimerMainTick:TimerUDB:ctrl_ic_0\
	Net_244
	\TimerMainTick:Net_102\
	\TimerMainTick:Net_266\


Deleted 51 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing tmpOE__PinLedMotorOn_net_0 to tmpOE__PinLedAlarm_net_0
Aliasing tmpOE__PinLedInRange_net_0 to tmpOE__PinLedAlarm_net_0
Aliasing tmpOE__PinLedRemoteBattLevelHigh_net_0 to tmpOE__PinLedAlarm_net_0
Aliasing tmpOE__PinLedRemoteBattLevelMed_net_0 to tmpOE__PinLedAlarm_net_0
Aliasing tmpOE__PinLedRemoteBattLevelLow_net_0 to tmpOE__PinLedAlarm_net_0
Aliasing tmpOE__PinLedBoardBattLevelHigh_net_0 to tmpOE__PinLedAlarm_net_0
Aliasing tmpOE__PinLedBoardBattLevelMed_net_0 to tmpOE__PinLedAlarm_net_0
Aliasing tmpOE__PinLedBoardBattLevelLow_net_0 to tmpOE__PinLedAlarm_net_0
Aliasing \CapSense:Net_404\ to zero
Aliasing \CapSense:Net_405\ to zero
Aliasing \CapSense:Net_407\ to zero
Aliasing \CapSense:Net_409\ to zero
Aliasing \CapSense:CompCH0:clock\ to zero
Aliasing \CapSense:tmpOE__CmodCH0_net_0\ to tmpOE__PinLedAlarm_net_0
Aliasing \CapSense:tmpOE__PortCH0_net_0\ to zero
Aliasing \CapSense:Net_375\ to zero
Aliasing \CapSense:Net_373\ to tmpOE__PinLedAlarm_net_0
Aliasing \CapSense:Net_371\ to tmpOE__PinLedAlarm_net_0
Aliasing one to tmpOE__PinLedAlarm_net_0
Aliasing \CapSense:ClockGen:cs_addr_2\ to zero
Aliasing \CapSense:ClockGen:prs_cs_addr_2\ to \CapSense:ClockGen:cs_addr_0\
Aliasing \CapSense:ClockGen:prs_cs_addr_1\ to zero
Aliasing \UartXbee:BUART:reset_reg_dp\ to zero
Aliasing \UartXbee:BUART:tx_hd_send_break\ to zero
Aliasing \UartXbee:BUART:HalfDuplexSend\ to zero
Aliasing \UartXbee:BUART:FinalParityType_1\ to zero
Aliasing \UartXbee:BUART:FinalParityType_0\ to zero
Aliasing \UartXbee:BUART:FinalAddrMode_2\ to zero
Aliasing \UartXbee:BUART:FinalAddrMode_1\ to zero
Aliasing \UartXbee:BUART:FinalAddrMode_0\ to zero
Aliasing \UartXbee:BUART:tx_ctrl_mark\ to zero
Aliasing \UartXbee:BUART:tx_status_6\ to zero
Aliasing \UartXbee:BUART:tx_status_5\ to zero
Aliasing \UartXbee:BUART:tx_status_4\ to zero
Aliasing \UartXbee:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UartXbee:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__PinLedAlarm_net_0
Aliasing MODIN2_1 to MODIN1_1
Aliasing MODIN2_0 to MODIN1_0
Aliasing \UartXbee:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to tmpOE__PinLedAlarm_net_0
Aliasing \UartXbee:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to zero
Aliasing \UartXbee:BUART:rx_status_1\ to zero
Aliasing \UartXbee:BUART:sRX:MODULE_3:g2:a0:newa_6\ to zero
Aliasing \UartXbee:BUART:sRX:MODULE_3:g2:a0:newa_5\ to zero
Aliasing \UartXbee:BUART:sRX:MODULE_3:g2:a0:newa_4\ to zero
Aliasing \UartXbee:BUART:sRX:MODULE_3:g2:a0:newb_6\ to zero
Aliasing \UartXbee:BUART:sRX:MODULE_3:g2:a0:newb_5\ to zero
Aliasing \UartXbee:BUART:sRX:MODULE_3:g2:a0:newb_4\ to zero
Aliasing \UartXbee:BUART:sRX:MODULE_3:g2:a0:newb_3\ to zero
Aliasing \UartXbee:BUART:sRX:MODULE_3:g2:a0:newb_2\ to tmpOE__PinLedAlarm_net_0
Aliasing \UartXbee:BUART:sRX:MODULE_3:g2:a0:newb_1\ to tmpOE__PinLedAlarm_net_0
Aliasing \UartXbee:BUART:sRX:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \UartXbee:BUART:sRX:MODULE_4:g1:a0:gx:u0:aeqb_0\ to tmpOE__PinLedAlarm_net_0
Aliasing tmpOE__PinUartXbeeRx_net_0 to tmpOE__PinLedAlarm_net_0
Aliasing tmpOE__PinUartXbeeTx_net_0 to tmpOE__PinLedAlarm_net_0
Aliasing tmpOE__PinXbeeIsSleep_net_0 to tmpOE__PinLedAlarm_net_0
Aliasing \AdcSar:vp_ctl_0\ to zero
Aliasing \AdcSar:vp_ctl_2\ to zero
Aliasing \AdcSar:vn_ctl_1\ to zero
Aliasing \AdcSar:vn_ctl_3\ to zero
Aliasing \AdcSar:vp_ctl_1\ to zero
Aliasing \AdcSar:vp_ctl_3\ to zero
Aliasing \AdcSar:vn_ctl_0\ to zero
Aliasing \AdcSar:vn_ctl_2\ to zero
Aliasing \AdcSar:soc\ to tmpOE__PinLedAlarm_net_0
Aliasing tmpOE__PinBattVolt_net_0 to tmpOE__PinLedAlarm_net_0
Aliasing tmpOE__PinThrottleVolt_net_0 to tmpOE__PinLedAlarm_net_0
Aliasing \UartDebug:BUART:reset_reg_dp\ to zero
Aliasing \UartDebug:BUART:tx_hd_send_break\ to zero
Aliasing \UartDebug:BUART:FinalParityType_1\ to zero
Aliasing \UartDebug:BUART:FinalParityType_0\ to zero
Aliasing \UartDebug:BUART:tx_ctrl_mark\ to zero
Aliasing \UartDebug:BUART:tx_status_6\ to zero
Aliasing \UartDebug:BUART:tx_status_5\ to zero
Aliasing \UartDebug:BUART:tx_status_4\ to zero
Aliasing tmpOE__PinDebug_net_0 to tmpOE__PinLedAlarm_net_0
Aliasing tmpOE__PinUartDebugTx_net_0 to tmpOE__PinLedAlarm_net_0
Aliasing Net_220 to zero
Aliasing \TimerMainTick:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \TimerMainTick:TimerUDB:trigger_enable\ to tmpOE__PinLedAlarm_net_0
Aliasing \TimerMainTick:TimerUDB:status_6\ to zero
Aliasing \TimerMainTick:TimerUDB:status_5\ to zero
Aliasing \TimerMainTick:TimerUDB:status_4\ to zero
Aliasing \TimerMainTick:TimerUDB:status_0\ to \TimerMainTick:TimerUDB:tc_i\
Aliasing tmpOE__PinXbeeSleep_net_0 to tmpOE__PinLedAlarm_net_0
Aliasing \CapSense:ClockGen:tmp_ppulse_dly\\D\ to \CapSense:ClockGen:prescaler\
Aliasing \UartXbee:BUART:reset_reg\\D\ to zero
Aliasing Net_141D to zero
Aliasing \UartXbee:BUART:rx_break_status\\D\ to zero
Aliasing \UartDebug:BUART:reset_reg\\D\ to zero
Aliasing Net_130D to zero
Aliasing \TimerMainTick:TimerUDB:capture_last\\D\ to zero
Aliasing \TimerMainTick:TimerUDB:hwEnable_reg\\D\ to \TimerMainTick:TimerUDB:run_mode\
Aliasing \TimerMainTick:TimerUDB:capture_out_reg_i\\D\ to \TimerMainTick:TimerUDB:capt_fifo_load_int\
Removing Lhs of wire tmpOE__PinLedMotorOn_net_0[8] = tmpOE__PinLedAlarm_net_0[1]
Removing Lhs of wire tmpOE__PinLedInRange_net_0[14] = tmpOE__PinLedAlarm_net_0[1]
Removing Lhs of wire tmpOE__PinLedRemoteBattLevelHigh_net_0[20] = tmpOE__PinLedAlarm_net_0[1]
Removing Lhs of wire tmpOE__PinLedRemoteBattLevelMed_net_0[26] = tmpOE__PinLedAlarm_net_0[1]
Removing Lhs of wire tmpOE__PinLedRemoteBattLevelLow_net_0[32] = tmpOE__PinLedAlarm_net_0[1]
Removing Lhs of wire tmpOE__PinLedBoardBattLevelHigh_net_0[38] = tmpOE__PinLedAlarm_net_0[1]
Removing Lhs of wire tmpOE__PinLedBoardBattLevelMed_net_0[44] = tmpOE__PinLedAlarm_net_0[1]
Removing Lhs of wire tmpOE__PinLedBoardBattLevelLow_net_0[50] = tmpOE__PinLedAlarm_net_0[1]
Removing Lhs of wire \CapSense:Net_404\[56] = zero[2]
Removing Lhs of wire \CapSense:Net_405\[57] = zero[2]
Removing Rhs of wire \CapSense:Ioff_CH0\[58] = \CapSense:MeasureCH0:cmp_in_reg\[107]
Removing Lhs of wire \CapSense:Net_407\[59] = zero[2]
Removing Lhs of wire \CapSense:Net_409\[60] = zero[2]
Removing Lhs of wire \CapSense:CompCH0:clock\[70] = zero[2]
Removing Rhs of wire \CapSense:Cmp_CH0\[72] = \CapSense:CompCH0:Net_1\[71]
Removing Lhs of wire \CapSense:tmpOE__CmodCH0_net_0\[75] = tmpOE__PinLedAlarm_net_0[1]
Removing Lhs of wire \CapSense:tmpOE__PortCH0_net_0\[82] = zero[2]
Removing Rhs of wire \CapSense:PreChargeClk\[87] = \CapSense:ClockGen:tmp_pclk\[345]
Removing Lhs of wire \CapSense:Net_375\[98] = zero[2]
Removing Rhs of wire \CapSense:clk\[100] = \CapSense:Net_1644\[354]
Removing Lhs of wire \CapSense:Net_373\[101] = tmpOE__PinLedAlarm_net_0[1]
Removing Rhs of wire \CapSense:DigitalClk\[104] = \CapSense:ClockGen:tmp_dpulse\[212]
Removing Rhs of wire \CapSense:mrst\[181] = \CapSense:ClockGen:cstate_1\[339]
Removing Lhs of wire \CapSense:MeasureCH0:load_enable\[187] = \CapSense:MeasureCH0:wndState_0\[184]
Removing Rhs of wire \CapSense:Net_1603\[191] = \CapSense:MeasureCH0:wndState_3\[180]
Removing Lhs of wire \CapSense:Net_371\[193] = tmpOE__PinLedAlarm_net_0[1]
Removing Lhs of wire one[196] = tmpOE__PinLedAlarm_net_0[1]
Removing Rhs of wire \CapSense:ClockGen:inter_reset\[211] = \CapSense:ClockGen:cstate_0\[340]
Removing Lhs of wire \CapSense:ClockGen:cs_addr_2\[214] = zero[2]
Removing Rhs of wire \CapSense:ClockGen:cs_addr_1\[215] = \CapSense:ClockGen:z0\[219]
Removing Lhs of wire \CapSense:ClockGen:cs_addr_0\[216] = \CapSense:ClockGen:inter_reset\[211]
Removing Lhs of wire \CapSense:ClockGen:prs_cs_addr_2\[250] = \CapSense:ClockGen:inter_reset\[211]
Removing Lhs of wire \CapSense:ClockGen:prs_cs_addr_1\[251] = zero[2]
Removing Lhs of wire \CapSense:ClockGen:prs_cs_addr_0\[252] = \CapSense:ClockGen:clock_detect_reg\[199]
Removing Lhs of wire \CapSense:ClockGen:tmp_ppulse\[336] = \CapSense:ClockGen:tmp_ppulse_reg\[333]
Removing Lhs of wire \CapSense:ClockGen:mesen\[341] = \CapSense:ClockGen:control_1\[208]
Removing Lhs of wire \CapSense:ClockGen:syncen\[342] = \CapSense:ClockGen:control_0\[209]
Removing Lhs of wire \CapSense:ClockGen:prescaler\[343] = \CapSense:ClockGen:tmp_ppulse_reg\[333]
Removing Lhs of wire \CapSense:ClockGen:bitstream\[344] = \CapSense:ClockGen:cmsb_reg\[327]
Removing Lhs of wire \CapSense:ClockGen:work_en\[347] = \CapSense:ClockGen:cstate_2\[338]
Removing Lhs of wire \CapSense:ClockGen:ch0en\[348] = \CapSense:ClockGen:control_2\[207]
Removing Rhs of wire Net_144[388] = \UartXbee:BUART:tx_interrupt_out\[408]
Removing Rhs of wire Net_145[392] = \UartXbee:BUART:rx_interrupt_out\[409]
Removing Lhs of wire \UartXbee:Net_61\[393] = \UartXbee:Net_9\[390]
Removing Lhs of wire \UartXbee:BUART:reset_reg_dp\[397] = zero[2]
Removing Lhs of wire \UartXbee:BUART:tx_hd_send_break\[398] = zero[2]
Removing Lhs of wire \UartXbee:BUART:HalfDuplexSend\[399] = zero[2]
Removing Lhs of wire \UartXbee:BUART:FinalParityType_1\[400] = zero[2]
Removing Lhs of wire \UartXbee:BUART:FinalParityType_0\[401] = zero[2]
Removing Lhs of wire \UartXbee:BUART:FinalAddrMode_2\[402] = zero[2]
Removing Lhs of wire \UartXbee:BUART:FinalAddrMode_1\[403] = zero[2]
Removing Lhs of wire \UartXbee:BUART:FinalAddrMode_0\[404] = zero[2]
Removing Lhs of wire \UartXbee:BUART:tx_ctrl_mark\[405] = zero[2]
Removing Lhs of wire \UartXbee:BUART:tx_status_6\[462] = zero[2]
Removing Lhs of wire \UartXbee:BUART:tx_status_5\[463] = zero[2]
Removing Lhs of wire \UartXbee:BUART:tx_status_4\[464] = zero[2]
Removing Lhs of wire \UartXbee:BUART:tx_status_1\[466] = \UartXbee:BUART:tx_fifo_empty\[427]
Removing Lhs of wire \UartXbee:BUART:tx_status_3\[468] = \UartXbee:BUART:tx_fifo_notfull\[426]
Removing Lhs of wire \UartXbee:BUART:rx_count7_bit8_wire\[527] = zero[2]
Removing Rhs of wire add_vv_vv_MODGEN_1_1[536] = \UartXbee:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[546]
Removing Rhs of wire add_vv_vv_MODGEN_1_0[538] = \UartXbee:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[547]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[539] = \UartXbee:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[563]
Removing Lhs of wire \UartXbee:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[540] = MODIN1_1[541]
Removing Rhs of wire MODIN1_1[541] = \UartXbee:BUART:pollcount_1\[534]
Removing Lhs of wire \UartXbee:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[542] = MODIN1_0[543]
Removing Rhs of wire MODIN1_0[543] = \UartXbee:BUART:pollcount_0\[537]
Removing Lhs of wire \UartXbee:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[549] = tmpOE__PinLedAlarm_net_0[1]
Removing Lhs of wire \UartXbee:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[550] = tmpOE__PinLedAlarm_net_0[1]
Removing Lhs of wire \UartXbee:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[551] = MODIN1_1[541]
Removing Lhs of wire MODIN2_1[552] = MODIN1_1[541]
Removing Lhs of wire \UartXbee:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[553] = MODIN1_0[543]
Removing Lhs of wire MODIN2_0[554] = MODIN1_0[543]
Removing Lhs of wire \UartXbee:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[555] = tmpOE__PinLedAlarm_net_0[1]
Removing Lhs of wire \UartXbee:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[556] = zero[2]
Removing Lhs of wire \UartXbee:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[557] = MODIN1_1[541]
Removing Lhs of wire \UartXbee:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[558] = MODIN1_0[543]
Removing Lhs of wire \UartXbee:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[559] = tmpOE__PinLedAlarm_net_0[1]
Removing Lhs of wire \UartXbee:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[560] = zero[2]
Removing Lhs of wire \UartXbee:BUART:rx_status_1\[567] = zero[2]
Removing Rhs of wire \UartXbee:BUART:rx_status_2\[568] = \UartXbee:BUART:rx_parity_error_status\[569]
Removing Rhs of wire \UartXbee:BUART:rx_status_3\[570] = \UartXbee:BUART:rx_stop_bit_error\[571]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[581] = \UartXbee:BUART:sRX:MODULE_3:g2:a0:lta_0\[630]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[585] = \UartXbee:BUART:sRX:MODULE_4:g1:a0:xneq\[652]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_3:g2:a0:newa_6\[586] = zero[2]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_3:g2:a0:newa_5\[587] = zero[2]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_3:g2:a0:newa_4\[588] = zero[2]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_3:g2:a0:newa_3\[589] = MODIN3_6[590]
Removing Rhs of wire MODIN3_6[590] = \UartXbee:BUART:rx_count_6\[522]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_3:g2:a0:newa_2\[591] = MODIN3_5[592]
Removing Rhs of wire MODIN3_5[592] = \UartXbee:BUART:rx_count_5\[523]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_3:g2:a0:newa_1\[593] = MODIN3_4[594]
Removing Rhs of wire MODIN3_4[594] = \UartXbee:BUART:rx_count_4\[524]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_3:g2:a0:newa_0\[595] = MODIN3_3[596]
Removing Rhs of wire MODIN3_3[596] = \UartXbee:BUART:rx_count_3\[525]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_3:g2:a0:newb_6\[597] = zero[2]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_3:g2:a0:newb_5\[598] = zero[2]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_3:g2:a0:newb_4\[599] = zero[2]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_3:g2:a0:newb_3\[600] = zero[2]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_3:g2:a0:newb_2\[601] = tmpOE__PinLedAlarm_net_0[1]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_3:g2:a0:newb_1\[602] = tmpOE__PinLedAlarm_net_0[1]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_3:g2:a0:newb_0\[603] = zero[2]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_3:g2:a0:dataa_6\[604] = zero[2]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_3:g2:a0:dataa_5\[605] = zero[2]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_3:g2:a0:dataa_4\[606] = zero[2]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_3:g2:a0:dataa_3\[607] = MODIN3_6[590]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_3:g2:a0:dataa_2\[608] = MODIN3_5[592]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_3:g2:a0:dataa_1\[609] = MODIN3_4[594]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_3:g2:a0:dataa_0\[610] = MODIN3_3[596]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_3:g2:a0:datab_6\[611] = zero[2]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_3:g2:a0:datab_5\[612] = zero[2]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_3:g2:a0:datab_4\[613] = zero[2]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_3:g2:a0:datab_3\[614] = zero[2]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_3:g2:a0:datab_2\[615] = tmpOE__PinLedAlarm_net_0[1]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_3:g2:a0:datab_1\[616] = tmpOE__PinLedAlarm_net_0[1]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_3:g2:a0:datab_0\[617] = zero[2]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_4:g1:a0:newa_0\[632] = \UartXbee:BUART:rx_postpoll\[481]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_4:g1:a0:newb_0\[633] = \UartXbee:BUART:rx_parity_bit\[584]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_4:g1:a0:dataa_0\[634] = \UartXbee:BUART:rx_postpoll\[481]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_4:g1:a0:datab_0\[635] = \UartXbee:BUART:rx_parity_bit\[584]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_4:g1:a0:gx:u0:a_0\[636] = \UartXbee:BUART:rx_postpoll\[481]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_4:g1:a0:gx:u0:b_0\[637] = \UartXbee:BUART:rx_parity_bit\[584]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_4:g1:a0:gx:u0:aeqb_0\[639] = tmpOE__PinLedAlarm_net_0[1]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_4:g1:a0:gx:u0:eq_0\[640] = \UartXbee:BUART:sRX:MODULE_4:g1:a0:gx:u0:xnor_array_0\[638]
Removing Lhs of wire \UartXbee:BUART:sRX:MODULE_4:g1:a0:gx:u0:eqi_0\[641] = \UartXbee:BUART:sRX:MODULE_4:g1:a0:gx:u0:xnor_array_0\[638]
Removing Lhs of wire tmpOE__PinUartXbeeRx_net_0[663] = tmpOE__PinLedAlarm_net_0[1]
Removing Lhs of wire tmpOE__PinUartXbeeTx_net_0[668] = tmpOE__PinLedAlarm_net_0[1]
Removing Lhs of wire tmpOE__PinXbeeIsSleep_net_0[674] = tmpOE__PinLedAlarm_net_0[1]
Removing Lhs of wire \AdcSar:vp_ctl_0\[684] = zero[2]
Removing Lhs of wire \AdcSar:vp_ctl_2\[685] = zero[2]
Removing Lhs of wire \AdcSar:vn_ctl_1\[686] = zero[2]
Removing Lhs of wire \AdcSar:vn_ctl_3\[687] = zero[2]
Removing Lhs of wire \AdcSar:vp_ctl_1\[688] = zero[2]
Removing Lhs of wire \AdcSar:vp_ctl_3\[689] = zero[2]
Removing Lhs of wire \AdcSar:vn_ctl_0\[690] = zero[2]
Removing Lhs of wire \AdcSar:vn_ctl_2\[691] = zero[2]
Removing Lhs of wire \AdcSar:Net_188\[694] = \AdcSar:Net_221\[693]
Removing Lhs of wire \AdcSar:soc\[700] = tmpOE__PinLedAlarm_net_0[1]
Removing Lhs of wire tmpOE__PinBattVolt_net_0[724] = tmpOE__PinLedAlarm_net_0[1]
Removing Lhs of wire tmpOE__PinThrottleVolt_net_0[733] = tmpOE__PinLedAlarm_net_0[1]
Removing Rhs of wire Net_133[739] = \UartDebug:BUART:tx_interrupt_out\[757]
Removing Lhs of wire \UartDebug:Net_61\[742] = \UartDebug:Net_9\[741]
Removing Lhs of wire \UartDebug:BUART:reset_reg_dp\[746] = zero[2]
Removing Lhs of wire \UartDebug:BUART:tx_hd_send_break\[747] = zero[2]
Removing Lhs of wire \UartDebug:BUART:FinalParityType_1\[749] = zero[2]
Removing Lhs of wire \UartDebug:BUART:FinalParityType_0\[750] = zero[2]
Removing Lhs of wire \UartDebug:BUART:tx_ctrl_mark\[754] = zero[2]
Removing Lhs of wire \UartDebug:BUART:tx_status_6\[811] = zero[2]
Removing Lhs of wire \UartDebug:BUART:tx_status_5\[812] = zero[2]
Removing Lhs of wire \UartDebug:BUART:tx_status_4\[813] = zero[2]
Removing Lhs of wire \UartDebug:BUART:tx_status_1\[815] = \UartDebug:BUART:tx_fifo_empty\[776]
Removing Lhs of wire \UartDebug:BUART:tx_status_3\[817] = \UartDebug:BUART:tx_fifo_notfull\[775]
Removing Lhs of wire tmpOE__PinDebug_net_0[824] = tmpOE__PinLedAlarm_net_0[1]
Removing Lhs of wire tmpOE__PinUartDebugTx_net_0[830] = tmpOE__PinLedAlarm_net_0[1]
Removing Lhs of wire Net_220[835] = zero[2]
Removing Rhs of wire Net_245[839] = \TimerMainTick:Net_53\[840]
Removing Rhs of wire Net_245[839] = \TimerMainTick:TimerUDB:tc_reg_i\[871]
Removing Lhs of wire \TimerMainTick:TimerUDB:ctrl_enable\[853] = \TimerMainTick:TimerUDB:control_7\[845]
Removing Lhs of wire \TimerMainTick:TimerUDB:ctrl_cmode_1\[855] = zero[2]
Removing Rhs of wire \TimerMainTick:TimerUDB:timer_enable\[864] = \TimerMainTick:TimerUDB:runmode_enable\[876]
Removing Rhs of wire \TimerMainTick:TimerUDB:run_mode\[865] = \TimerMainTick:TimerUDB:hwEnable\[866]
Removing Lhs of wire \TimerMainTick:TimerUDB:run_mode\[865] = \TimerMainTick:TimerUDB:control_7\[845]
Removing Lhs of wire \TimerMainTick:TimerUDB:trigger_enable\[868] = tmpOE__PinLedAlarm_net_0[1]
Removing Lhs of wire \TimerMainTick:TimerUDB:tc_i\[870] = \TimerMainTick:TimerUDB:status_tc\[867]
Removing Lhs of wire \TimerMainTick:TimerUDB:capt_fifo_load_int\[875] = \TimerMainTick:TimerUDB:capt_fifo_load\[863]
Removing Lhs of wire \TimerMainTick:TimerUDB:status_6\[878] = zero[2]
Removing Lhs of wire \TimerMainTick:TimerUDB:status_5\[879] = zero[2]
Removing Lhs of wire \TimerMainTick:TimerUDB:status_4\[880] = zero[2]
Removing Lhs of wire \TimerMainTick:TimerUDB:status_0\[881] = \TimerMainTick:TimerUDB:status_tc\[867]
Removing Lhs of wire \TimerMainTick:TimerUDB:status_1\[882] = \TimerMainTick:TimerUDB:capt_fifo_load\[863]
Removing Rhs of wire \TimerMainTick:TimerUDB:status_2\[883] = \TimerMainTick:TimerUDB:fifo_full\[884]
Removing Rhs of wire \TimerMainTick:TimerUDB:status_3\[885] = \TimerMainTick:TimerUDB:fifo_nempty\[886]
Removing Lhs of wire \TimerMainTick:TimerUDB:cs_addr_2\[888] = zero[2]
Removing Lhs of wire \TimerMainTick:TimerUDB:cs_addr_1\[889] = \TimerMainTick:TimerUDB:trig_reg\[877]
Removing Lhs of wire \TimerMainTick:TimerUDB:cs_addr_0\[890] = \TimerMainTick:TimerUDB:per_zero\[869]
Removing Lhs of wire tmpOE__PinXbeeSleep_net_0[926] = tmpOE__PinLedAlarm_net_0[1]
Removing Lhs of wire \CapSense:ClockGen:clock_detect_reg\\D\[935] = \CapSense:ClockGen:clock_detect\[337]
Removing Lhs of wire \CapSense:ClockGen:tmp_ppulse_reg\\D\[936] = \CapSense:ClockGen:tmp_ppulse_udb\[334]
Removing Lhs of wire \CapSense:ClockGen:tmp_ppulse_dly\\D\[937] = \CapSense:ClockGen:tmp_ppulse_reg\[333]
Removing Lhs of wire \UartXbee:BUART:reset_reg\\D\[941] = zero[2]
Removing Lhs of wire \UartXbee:BUART:tx_bitclk\\D\[946] = \UartXbee:BUART:tx_bitclk_enable_pre\[413]
Removing Lhs of wire Net_141D[947] = zero[2]
Removing Lhs of wire \UartXbee:BUART:rx_bitclk\\D\[956] = \UartXbee:BUART:rx_bitclk_pre\[516]
Removing Lhs of wire \UartXbee:BUART:rx_parity_error_pre\\D\[965] = \UartXbee:BUART:rx_parity_error_pre\[579]
Removing Lhs of wire \UartXbee:BUART:rx_break_status\\D\[966] = zero[2]
Removing Lhs of wire \UartDebug:BUART:reset_reg\\D\[970] = zero[2]
Removing Lhs of wire \UartDebug:BUART:tx_bitclk\\D\[975] = \UartDebug:BUART:tx_bitclk_enable_pre\[762]
Removing Lhs of wire Net_130D[976] = zero[2]
Removing Lhs of wire \TimerMainTick:TimerUDB:capture_last\\D\[980] = zero[2]
Removing Lhs of wire \TimerMainTick:TimerUDB:tc_reg_i\\D\[981] = \TimerMainTick:TimerUDB:status_tc\[867]
Removing Lhs of wire \TimerMainTick:TimerUDB:hwEnable_reg\\D\[982] = \TimerMainTick:TimerUDB:control_7\[845]
Removing Lhs of wire \TimerMainTick:TimerUDB:capture_out_reg_i\\D\[983] = \TimerMainTick:TimerUDB:capt_fifo_load\[863]

------------------------------------------------------
Aliased 0 equations, 191 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__PinLedAlarm_net_0' (cost = 0):
tmpOE__PinLedAlarm_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\CapSense:MeasureCH0:int\' (cost = 5):
\CapSense:MeasureCH0:int\ <= ((\CapSense:MeasureCH0:zw0\ and \CapSense:MeasureCH0:zw1\));

Note:  Expanding virtual equation for '\CapSense:Net_1350\' (cost = 2):
\CapSense:Net_1350\ <= ((\CapSense:ClockGen:control_2\ and \CapSense:ClockGen:cstate_2\));

Note:  Expanding virtual equation for '\UartXbee:BUART:counter_load\' (cost = 3):
\UartXbee:BUART:counter_load\ <= ((not \UartXbee:BUART:tx_state_1\ and not \UartXbee:BUART:tx_state_0\ and \UartXbee:BUART:tx_bitclk\)
	OR (not \UartXbee:BUART:tx_state_1\ and not \UartXbee:BUART:tx_state_0\ and not \UartXbee:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\UartXbee:BUART:tx_counter_tc\' (cost = 0):
\UartXbee:BUART:tx_counter_tc\ <= (not \UartXbee:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\UartXbee:BUART:rx_addressmatch\' (cost = 0):
\UartXbee:BUART:rx_addressmatch\ <= (\UartXbee:BUART:rx_addressmatch2\
	OR \UartXbee:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UartXbee:BUART:rx_bitclk_pre\' (cost = 1):
\UartXbee:BUART:rx_bitclk_pre\ <= ((not \UartXbee:BUART:rx_count_2\ and not \UartXbee:BUART:rx_count_1\ and not \UartXbee:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UartXbee:BUART:rx_bitclk_pre16x\' (cost = 0):
\UartXbee:BUART:rx_bitclk_pre16x\ <= ((not \UartXbee:BUART:rx_count_1\ and \UartXbee:BUART:rx_count_2\ and \UartXbee:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UartXbee:BUART:rx_poll_bit0\' (cost = 1):
\UartXbee:BUART:rx_poll_bit0\ <= ((not \UartXbee:BUART:rx_count_2\ and not \UartXbee:BUART:rx_count_0\ and \UartXbee:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UartXbee:BUART:rx_poll_bit1\' (cost = 1):
\UartXbee:BUART:rx_poll_bit1\ <= ((not \UartXbee:BUART:rx_count_2\ and not \UartXbee:BUART:rx_count_1\ and \UartXbee:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UartXbee:BUART:rx_poll_bit2\' (cost = 1):
\UartXbee:BUART:rx_poll_bit2\ <= ((not \UartXbee:BUART:rx_count_2\ and not \UartXbee:BUART:rx_count_1\ and not \UartXbee:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UartXbee:BUART:pollingrange\' (cost = 8):
\UartXbee:BUART:pollingrange\ <= ((not \UartXbee:BUART:rx_count_2\ and not \UartXbee:BUART:rx_count_1\)
	OR (not \UartXbee:BUART:rx_count_2\ and not \UartXbee:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UartXbee:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UartXbee:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN1_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_0' (cost = 0):
add_vv_vv_MODGEN_1_0 <= (not MODIN1_0);

Note:  Expanding virtual equation for '\UartXbee:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UartXbee:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <= (not MODIN1_1);

Note:  Expanding virtual equation for '\UartXbee:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UartXbee:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UartXbee:BUART:sRX:MODULE_3:g2:a0:lta_6\' (cost = 0):
\UartXbee:BUART:sRX:MODULE_3:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UartXbee:BUART:sRX:MODULE_3:g2:a0:gta_6\' (cost = 0):
\UartXbee:BUART:sRX:MODULE_3:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UartXbee:BUART:sRX:MODULE_3:g2:a0:lta_5\' (cost = 0):
\UartXbee:BUART:sRX:MODULE_3:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UartXbee:BUART:sRX:MODULE_3:g2:a0:gta_5\' (cost = 0):
\UartXbee:BUART:sRX:MODULE_3:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UartXbee:BUART:sRX:MODULE_3:g2:a0:lta_4\' (cost = 0):
\UartXbee:BUART:sRX:MODULE_3:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UartXbee:BUART:sRX:MODULE_3:g2:a0:gta_4\' (cost = 0):
\UartXbee:BUART:sRX:MODULE_3:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UartXbee:BUART:sRX:MODULE_3:g2:a0:lta_3\' (cost = 0):
\UartXbee:BUART:sRX:MODULE_3:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UartXbee:BUART:sRX:MODULE_3:g2:a0:gta_3\' (cost = 0):
\UartXbee:BUART:sRX:MODULE_3:g2:a0:gta_3\ <= (MODIN3_6);

Note:  Expanding virtual equation for '\UartXbee:BUART:sRX:MODULE_3:g2:a0:lta_2\' (cost = 1):
\UartXbee:BUART:sRX:MODULE_3:g2:a0:lta_2\ <= ((not MODIN3_6 and not MODIN3_5));

Note:  Expanding virtual equation for '\UartXbee:BUART:sRX:MODULE_3:g2:a0:gta_2\' (cost = 0):
\UartXbee:BUART:sRX:MODULE_3:g2:a0:gta_2\ <= (MODIN3_6);

Note:  Expanding virtual equation for '\UartXbee:BUART:sRX:MODULE_3:g2:a0:lta_1\' (cost = 2):
\UartXbee:BUART:sRX:MODULE_3:g2:a0:lta_1\ <= ((not MODIN3_6 and not MODIN3_4)
	OR (not MODIN3_6 and not MODIN3_5));

Note:  Expanding virtual equation for '\UartXbee:BUART:sRX:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UartXbee:BUART:sRX:MODULE_3:g2:a0:gta_1\ <= (MODIN3_6);

Note:  Expanding virtual equation for '\UartXbee:BUART:sRX:MODULE_3:g2:a0:lta_0\' (cost = 8):
\UartXbee:BUART:sRX:MODULE_3:g2:a0:lta_0\ <= ((not MODIN3_6 and not MODIN3_4)
	OR (not MODIN3_6 and not MODIN3_5));

Note:  Expanding virtual equation for '\UartDebug:BUART:counter_load\' (cost = 3):
\UartDebug:BUART:counter_load\ <= ((not \UartDebug:BUART:tx_state_1\ and not \UartDebug:BUART:tx_state_0\ and \UartDebug:BUART:tx_bitclk\)
	OR (not \UartDebug:BUART:tx_state_1\ and not \UartDebug:BUART:tx_state_0\ and not \UartDebug:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\UartDebug:BUART:tx_counter_tc\' (cost = 0):
\UartDebug:BUART:tx_counter_tc\ <= (not \UartDebug:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\TimerMainTick:TimerUDB:fifo_load_polarized\' (cost = 0):
\TimerMainTick:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\TimerMainTick:TimerUDB:timer_enable\' (cost = 0):
\TimerMainTick:TimerUDB:timer_enable\ <= (\TimerMainTick:TimerUDB:control_7\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\CapSense:MeasureCH0:win_enable\' (cost = 8):
\CapSense:MeasureCH0:win_enable\ <= ((not \CapSense:MeasureCH0:zw0\ and \CapSense:MeasureCH0:wndState_2\)
	OR (not \CapSense:MeasureCH0:zw1\ and \CapSense:MeasureCH0:wndState_2\));

Note:  Expanding virtual equation for '\CapSense:MeasureCH0:cnt_enable\' (cost = 6):
\CapSense:MeasureCH0:cnt_enable\ <= ((not \CapSense:Ioff_CH0\ and not \CapSense:MeasureCH0:zw0\ and \CapSense:MeasureCH0:wndState_2\)
	OR (not \CapSense:Ioff_CH0\ and not \CapSense:MeasureCH0:zw1\ and \CapSense:MeasureCH0:wndState_2\));

Note:  Expanding virtual equation for '\UartXbee:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 0):
\UartXbee:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= (not MODIN1_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_1' (cost = 4):
add_vv_vv_MODGEN_1_1 <= ((not MODIN1_0 and MODIN1_1)
	OR (not MODIN1_1 and MODIN1_0));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UartXbee:BUART:rx_postpoll\' (cost = 0):
\UartXbee:BUART:rx_postpoll\ <= (MODIN1_1);

Note:  Expanding virtual equation for '\UartXbee:BUART:sRX:MODULE_4:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\UartXbee:BUART:sRX:MODULE_4:g1:a0:gx:u0:xnor_array_0\ <= ((not MODIN1_1 and not \UartXbee:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \UartXbee:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UartXbee:BUART:sRX:MODULE_4:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\UartXbee:BUART:sRX:MODULE_4:g1:a0:gx:u0:aeqb_1\ <= ((not MODIN1_1 and not \UartXbee:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \UartXbee:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 41 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UartXbee:BUART:rx_status_0\ to zero
Aliasing \UartXbee:BUART:rx_status_6\ to zero
Aliasing \TimerMainTick:TimerUDB:capt_fifo_load\ to zero
Aliasing \UartXbee:BUART:rx_markspace_status\\D\ to zero
Aliasing \UartXbee:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UartXbee:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \UartXbee:BUART:rx_bitclk_enable\[480] = \UartXbee:BUART:rx_bitclk\[528]
Removing Lhs of wire \UartXbee:BUART:rx_status_0\[565] = zero[2]
Removing Lhs of wire \UartXbee:BUART:rx_status_6\[574] = zero[2]
Removing Lhs of wire \TimerMainTick:TimerUDB:capt_fifo_load\[863] = zero[2]
Removing Lhs of wire \TimerMainTick:TimerUDB:trig_reg\[877] = \TimerMainTick:TimerUDB:control_7\[845]
Removing Lhs of wire \UartXbee:BUART:tx_ctrl_mark_last\\D\[948] = \UartXbee:BUART:tx_ctrl_mark_last\[471]
Removing Lhs of wire \UartXbee:BUART:rx_markspace_status\\D\[960] = zero[2]
Removing Lhs of wire \UartXbee:BUART:rx_parity_error_status\\D\[961] = zero[2]
Removing Lhs of wire \UartXbee:BUART:rx_addr_match_status\\D\[963] = zero[2]
Removing Lhs of wire \UartXbee:BUART:rx_markspace_pre\\D\[964] = \UartXbee:BUART:rx_markspace_pre\[578]
Removing Lhs of wire \UartXbee:BUART:rx_parity_bit\\D\[969] = \UartXbee:BUART:rx_parity_bit\[584]
Removing Lhs of wire \UartDebug:BUART:tx_ctrl_mark_last\\D\[977] = \UartDebug:BUART:tx_ctrl_mark_last\[820]

------------------------------------------------------
Aliased 0 equations, 12 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UartXbee:BUART:sRX:MODULE_4:g1:a0:xneq\ <= ((not \UartXbee:BUART:rx_parity_bit\ and MODIN1_1)
	OR (not MODIN1_1 and \UartXbee:BUART:rx_parity_bit\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\2.0\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Geo\Documents\Projects\Electric Skateboard\Firmware\PSoC\Skateboard Remote.cydsn\Skateboard Remote.cyprj" -dcpsoc3 "Skateboard Remote.v" -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 5s.813ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V2.0.0.828, Family: PSoC3, Started at: Saturday, 09 June 2012 16:48:07
Options: -yv2 -w 0 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Geo\Documents\Projects\Electric Skateboard\Firmware\PSoC\Skateboard Remote.cydsn\Skateboard Remote.cyprj -d CY8C5246AXI-054 Skateboard Remote.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.051ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: Net_130 from registered to combinatorial
    Converted constant MacroCell: Net_141 from registered to combinatorial
    Converted constant MacroCell: \TimerMainTick:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \TimerMainTick:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \UartDebug:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UartXbee:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UartXbee:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UartXbee:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UartXbee:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UartXbee:BUART:rx_status_2\ from registered to combinatorial

Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_130:macrocell'
    Removed unused cell/equation 'Net_141:macrocell'
    Removed unused cell/equation '\TimerMainTick:TimerUDB:capture_last\:macrocell'
    Removed unused cell/equation '\TimerMainTick:TimerUDB:capture_out_reg_i\:macrocell'
    Removed unused cell/equation '\TimerMainTick:TimerUDB:hwEnable_reg\:macrocell'
    Removed unused cell/equation '\UartXbee:BUART:rx_addr_match_status\:macrocell'
    Removed unused cell/equation '\UartXbee:BUART:rx_break_status\:macrocell'
    Removed unused cell/equation '\UartXbee:BUART:rx_markspace_status\:macrocell'
Done removing unused cells.
Assigning clock CapSense_Clock_tmp to clock BUS_CLK because it is a pass-through
Assigning clock timer_clock to clock ILO because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'CapSense_IntClock'. Fanout=5, Signal=\CapSense:clk\
    Analog  Clock 0: Automatic-assigning  clock 'AdcSar_theACLK'. Fanout=2, Signal=\AdcSar:Net_221\
    Digital Clock 1: Automatic-assigning  clock 'UartDebug_IntClock'. Fanout=1, Signal=\UartDebug:Net_9\
    Digital Clock 2: Automatic-assigning  clock 'UartXbee_IntClock'. Fanout=1, Signal=\UartXbee:Net_9\
</CYPRESSTAG>
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \CapSense:ClockGen:ClkPrs_TDM\: with output requested to be synchronous
        ClockIn: CapSense_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \CapSense:ClockGen:clock_detect_reg\:macrocell.q was determined to be synchronous to ClockIn
        ClockOut: CapSense_IntClock, EnableOut: \CapSense:ClockGen:clock_detect_reg\:macrocell.q
    UDB Clk/Enable \CapSense:ClockGen:ClkSync1\: with output requested to be synchronous
        ClockIn: CapSense_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CapSense_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \CapSense:ClockGen:ClkSync2\: with output requested to be synchronous
        ClockIn: CapSense_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CapSense_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \CapSense:MeasureCH0:ClkSync2\: with output requested to be synchronous
        ClockIn: CapSense_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \CapSense:ClockGen:ScanSpeed\:count7cell.tc was determined to be synchronous to ClockIn
        ClockOut: CapSense_IntClock, EnableOut: \CapSense:ClockGen:ScanSpeed\:count7cell.tc
    UDB Clk/Enable \CapSense:MeasureCH0:ClkSync\: with output requested to be synchronous
        ClockIn: CapSense_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CapSense_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \TimerMainTick:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ILO was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: ClockBlock_1k__SYNC:synccell.out
    UDB Clk/Enable \UartDebug:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UartDebug_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UartDebug_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \UartXbee:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UartXbee_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UartXbee_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation '\CapSense:ClockGen:clock_detect\:macrocell'
    Removed unused cell/equation '\CapSense:ClockGen:cstate_0\\D\:macrocell'
    Removed unused cell/equation '\CapSense:ClockGen:cstate_1\\D\:macrocell'
    Removed unused cell/equation '\CapSense:ClockGen:cstate_2\\D\:macrocell'
    Removed unused cell/equation '\CapSense:ClockGen:tmp_ppulse_udb\:macrocell'
    Removed unused cell/equation '\CapSense:MeasureCH0:wndState_0\\D\:macrocell'
    Removed unused cell/equation '\CapSense:MeasureCH0:wndState_1\\D\:macrocell'
    Removed unused cell/equation '\CapSense:MeasureCH0:wndState_2\\D\:macrocell'
    Removed unused cell/equation '\CapSense:MeasureCH0:wndState_3\\D\:macrocell'
    Removed unused cell/equation '\UartDebug:BUART:reset_reg\:macrocell'
    Removed unused cell/equation '\UartDebug:BUART:tx_mark\\D\:macrocell'
    Removed unused cell/equation '\UartDebug:BUART:tx_parity_bit\\D\:macrocell'
    Removed unused cell/equation '\UartDebug:BUART:tx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UartDebug:BUART:tx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UartDebug:BUART:tx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UartDebug:BUART:txn\\D\:macrocell'
    Removed unused cell/equation '\UartXbee:BUART:pollcount_0\\D\:macrocell'
    Removed unused cell/equation '\UartXbee:BUART:pollcount_1\\D\:macrocell'
    Removed unused cell/equation '\UartXbee:BUART:reset_reg\:macrocell'
    Removed unused cell/equation '\UartXbee:BUART:rx_address_detected\\D\:macrocell'
    Removed unused cell/equation '\UartXbee:BUART:rx_bitclk_pre\:macrocell'
    Removed unused cell/equation '\UartXbee:BUART:rx_last\\D\:macrocell'
    Removed unused cell/equation '\UartXbee:BUART:rx_load_fifo\\D\:macrocell'
    Removed unused cell/equation '\UartXbee:BUART:rx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UartXbee:BUART:rx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UartXbee:BUART:rx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UartXbee:BUART:rx_state_3\\D\:macrocell'
    Removed unused cell/equation '\UartXbee:BUART:rx_state_stop1_reg\\D\:macrocell'
    Removed unused cell/equation '\UartXbee:BUART:rx_status_2\:macrocell'
    Removed unused cell/equation '\UartXbee:BUART:rx_stop_bit_error\\D\:macrocell'
    Removed unused cell/equation '\UartXbee:BUART:tx_mark\\D\:macrocell'
    Removed unused cell/equation '\UartXbee:BUART:tx_parity_bit\\D\:macrocell'
    Removed unused cell/equation '\UartXbee:BUART:tx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UartXbee:BUART:tx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UartXbee:BUART:tx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UartXbee:BUART:txn\\D\:macrocell'
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UartXbee:BUART:tx_parity_bit\, Duplicate of \UartXbee:BUART:rx_address_detected\ 
    MacroCell: Name=\UartXbee:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UartXbee:BUART:tx_parity_bit\ (fanout=0)

    Removing \UartXbee:BUART:tx_mark\, Duplicate of \UartXbee:BUART:rx_address_detected\ 
    MacroCell: Name=\UartXbee:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UartXbee:BUART:tx_mark\ (fanout=0)

    Removing \UartXbee:BUART:tx_ctrl_mark_last\, Duplicate of \UartXbee:BUART:rx_address_detected\ 
    MacroCell: Name=\UartXbee:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UartXbee:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \UartXbee:BUART:rx_state_1\, Duplicate of \UartXbee:BUART:rx_address_detected\ 
    MacroCell: Name=\UartXbee:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UartXbee:BUART:rx_state_1\ (fanout=8)

    Removing \UartXbee:BUART:rx_parity_error_pre\, Duplicate of \UartXbee:BUART:rx_address_detected\ 
    MacroCell: Name=\UartXbee:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UartXbee:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UartXbee:BUART:rx_parity_bit\, Duplicate of \UartXbee:BUART:rx_address_detected\ 
    MacroCell: Name=\UartXbee:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UartXbee:BUART:rx_parity_bit\ (fanout=0)

    Removing \UartXbee:BUART:rx_markspace_pre\, Duplicate of \UartXbee:BUART:rx_address_detected\ 
    MacroCell: Name=\UartXbee:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UartXbee:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UartDebug:BUART:tx_parity_bit\, Duplicate of \UartDebug:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UartDebug:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UartDebug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UartDebug:BUART:tx_parity_bit\ (fanout=0)

    Removing \UartDebug:BUART:tx_mark\, Duplicate of \UartDebug:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UartDebug:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UartDebug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UartDebug:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
    Removed unused cell/equation '\UartDebug:BUART:tx_ctrl_mark_last\:macrocell'
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = PinBattVolt(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => Net_85 ,
            pad => PinBattVolt(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PinDebug(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => PinDebug(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PinLedAlarm(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => PinLedAlarm(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PinLedBoardBattLevelHigh(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => PinLedBoardBattLevelHigh(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PinLedBoardBattLevelLow(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => PinLedBoardBattLevelLow(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PinLedBoardBattLevelMed(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => PinLedBoardBattLevelMed(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PinLedInRange(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => PinLedInRange(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PinLedMotorOn(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => PinLedMotorOn(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PinLedRemoteBattLevelHigh(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => PinLedRemoteBattLevelHigh(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PinLedRemoteBattLevelLow(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => PinLedRemoteBattLevelLow(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PinLedRemoteBattLevelMed(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => PinLedRemoteBattLevelMed(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PinThrottleVolt(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => Net_86 ,
            pad => PinThrottleVolt(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PinUartDebugTx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            input => Net_114 ,
            pad => PinUartDebugTx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PinUartXbeeRx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            fb => Net_21 ,
            pad => PinUartXbeeRx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PinUartXbeeTx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            input => Net_16 ,
            pad => PinUartXbeeTx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PinXbeeIsSleep(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => PinXbeeIsSleep(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PinXbeeSleep(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => PinXbeeSleep(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \CapSense:CmodCH0(0)\
        Attributes:
            Alias: Cmod_CH0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => \CapSense:Net_2149\ ,
            pad => \CapSense:CmodCH0(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:PortCH0(0)\
        Attributes:
            Alias: ButtonMotorOnOff__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLDOWN
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \CapSense:PortCH0(0)_PAD\ ,
            analog_term => \CapSense:Net_1410_0\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:PortCH0(1)\
        Attributes:
            Alias: ButtonLightsOnOff__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLDOWN
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \CapSense:PortCH0(1)_PAD\ ,
            analog_term => \CapSense:Net_1410_1\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:PortCH0(2)\
        Attributes:
            Alias: ButtonAlarmOnOff__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLDOWN
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \CapSense:PortCH0(2)_PAD\ ,
            analog_term => \CapSense:Net_1410_2\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:PortCH0(3)\
        Attributes:
            Alias: ButtonLightMode__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLDOWN
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \CapSense:PortCH0(3)_PAD\ ,
            analog_term => \CapSense:Net_1410_3\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=MODIN1_0, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UartXbee:BUART:rx_count_2\ * !\UartXbee:BUART:rx_count_1\ * 
              !Net_21 * MODIN1_0
            + !\UartXbee:BUART:rx_count_2\ * !\UartXbee:BUART:rx_count_1\ * 
              Net_21 * !MODIN1_0
            + !\UartXbee:BUART:rx_count_2\ * !\UartXbee:BUART:rx_count_0\ * 
              !Net_21 * MODIN1_0
            + !\UartXbee:BUART:rx_count_2\ * !\UartXbee:BUART:rx_count_0\ * 
              Net_21 * !MODIN1_0
        );
        Output = MODIN1_0 (fanout=2)

    MacroCell: Name=MODIN1_1, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UartXbee:BUART:rx_count_2\ * !\UartXbee:BUART:rx_count_1\ * 
              Net_21 * MODIN1_0
            + !\UartXbee:BUART:rx_count_2\ * !\UartXbee:BUART:rx_count_0\ * 
              Net_21 * MODIN1_0
            + \UartXbee:BUART:rx_count_2\ * MODIN1_1
            + \UartXbee:BUART:rx_count_1\ * \UartXbee:BUART:rx_count_0\ * 
              MODIN1_1
        );
        Output = MODIN1_1 (fanout=4)

    MacroCell: Name=Net_114, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UartDebug:BUART:txn\
        );
        Output = Net_114 (fanout=1)

    MacroCell: Name=Net_16, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UartXbee:BUART:txn\
        );
        Output = Net_16 (fanout=1)

    MacroCell: Name=Net_245, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \TimerMainTick:TimerUDB:control_7\ * 
              \TimerMainTick:TimerUDB:per_zero\
        );
        Output = Net_245 (fanout=1)

    MacroCell: Name=\CapSense:ClockGen:clock_detect_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense:ClockGen:tmp_ppulse_reg\ * 
              !\CapSense:ClockGen:tmp_ppulse_dly\
        );
        Output = \CapSense:ClockGen:clock_detect_reg\ (fanout=2)

    MacroCell: Name=\CapSense:ClockGen:cstate_2\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:mrst\ * \CapSense:ClockGen:control_0\ * 
              !\CapSense:ClockGen:inter_reset\ * \CapSense:ClockGen:cstate_2\
            + \CapSense:mrst\ * \CapSense:ClockGen:control_1\ * 
              !\CapSense:ClockGen:inter_reset\ * 
              !\CapSense:ClockGen:cstate_2\
        );
        Output = \CapSense:ClockGen:cstate_2\ (fanout=5)

    MacroCell: Name=\CapSense:ClockGen:inter_reset\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CapSense:mrst\ * \CapSense:ClockGen:control_0\ * 
              !\CapSense:ClockGen:inter_reset\ * 
              !\CapSense:ClockGen:cstate_2\
        );
        Output = \CapSense:ClockGen:inter_reset\ (fanout=7)

    MacroCell: Name=\CapSense:ClockGen:tmp_ppulse_dly\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense:ClockGen:tmp_ppulse_reg\
        );
        Output = \CapSense:ClockGen:tmp_ppulse_dly\ (fanout=1)

    MacroCell: Name=\CapSense:ClockGen:tmp_ppulse_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\CapSense:ClockGen:ppulse_equal\ * 
              !\CapSense:ClockGen:ppulse_less\
        );
        Output = \CapSense:ClockGen:tmp_ppulse_reg\ (fanout=3)

    MacroCell: Name=\CapSense:MeasureCH0:cs_addr_cnt_0\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\CapSense:Ioff_CH0\ * !\CapSense:MeasureCH0:zw0\ * 
              \CapSense:MeasureCH0:zc1\ * \CapSense:MeasureCH0:wndState_2\
            + !\CapSense:Ioff_CH0\ * !\CapSense:MeasureCH0:zw1\ * 
              \CapSense:MeasureCH0:zc1\ * \CapSense:MeasureCH0:wndState_2\
            + \CapSense:MeasureCH0:wndState_0\
        );
        Output = \CapSense:MeasureCH0:cs_addr_cnt_0\ (fanout=1)

    MacroCell: Name=\CapSense:MeasureCH0:cs_addr_cnt_1\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:Ioff_CH0\ * !\CapSense:MeasureCH0:zw0\ * 
              \CapSense:MeasureCH0:zc0\ * \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
            + !\CapSense:Ioff_CH0\ * !\CapSense:MeasureCH0:zw1\ * 
              \CapSense:MeasureCH0:zc0\ * \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
        );
        Output = \CapSense:MeasureCH0:cs_addr_cnt_1\ (fanout=1)

    MacroCell: Name=\CapSense:MeasureCH0:cs_addr_cnt_2\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:Ioff_CH0\ * !\CapSense:MeasureCH0:zw0\ * 
              \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
            + !\CapSense:Ioff_CH0\ * !\CapSense:MeasureCH0:zw1\ * 
              \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
        );
        Output = \CapSense:MeasureCH0:cs_addr_cnt_2\ (fanout=1)

    MacroCell: Name=\CapSense:MeasureCH0:cs_addr_win_0\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:MeasureCH0:zw0\ * \CapSense:MeasureCH0:zw1\ * 
              \CapSense:MeasureCH0:wndState_2\
            + \CapSense:MeasureCH0:wndState_0\
        );
        Output = \CapSense:MeasureCH0:cs_addr_win_0\ (fanout=1)

    MacroCell: Name=\CapSense:MeasureCH0:cs_addr_win_1\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense:MeasureCH0:zw0\ * !\CapSense:MeasureCH0:zw1\ * 
              \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
        );
        Output = \CapSense:MeasureCH0:cs_addr_win_1\ (fanout=1)

    MacroCell: Name=\CapSense:MeasureCH0:cs_addr_win_2\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:MeasureCH0:zw0\ * \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
            + !\CapSense:MeasureCH0:zw1\ * \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
        );
        Output = \CapSense:MeasureCH0:cs_addr_win_2\ (fanout=1)

    MacroCell: Name=\CapSense:MeasureCH0:wndState_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CapSense:mrst\ * !\CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\ * !\CapSense:Net_1603\ * 
              \CapSense:ClockGen:control_2\ * \CapSense:ClockGen:cstate_2\
        );
        Output = \CapSense:MeasureCH0:wndState_0\ (fanout=10)

    MacroCell: Name=\CapSense:MeasureCH0:wndState_1\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\CapSense:DigitalClk\ * !\CapSense:mrst\ * 
              !\CapSense:MeasureCH0:wndState_2\ * 
              \CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\ * !\CapSense:Net_1603\
            + !\CapSense:MeasureCH0:zw0\ * !\CapSense:mrst\ * 
              \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\ * !\CapSense:Net_1603\
            + !\CapSense:MeasureCH0:zw1\ * !\CapSense:mrst\ * 
              \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\ * !\CapSense:Net_1603\
            + !\CapSense:mrst\ * !\CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_1\ * 
              \CapSense:MeasureCH0:wndState_0\ * !\CapSense:Net_1603\
        );
        Output = \CapSense:MeasureCH0:wndState_1\ (fanout=4)

    MacroCell: Name=\CapSense:MeasureCH0:wndState_2\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense:DigitalClk\ * !\CapSense:mrst\ * 
              !\CapSense:MeasureCH0:wndState_2\ * 
              \CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\ * !\CapSense:Net_1603\
        );
        Output = \CapSense:MeasureCH0:wndState_2\ (fanout=10)

    MacroCell: Name=\CapSense:Net_1603\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \CapSense:MeasureCH0:zw0\ * \CapSense:MeasureCH0:zw1\ * 
              !\CapSense:mrst\ * \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\ * !\CapSense:Net_1603\
            + !\CapSense:mrst\ * !\CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\ * \CapSense:Net_1603\ * 
              \CapSense:ClockGen:control_2\ * \CapSense:ClockGen:cstate_2\
        );
        Output = \CapSense:Net_1603\ (fanout=5)

    MacroCell: Name=\CapSense:PreChargeClk\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:ClockGen:control_4\ * 
              \CapSense:ClockGen:tmp_ppulse_reg\
            + \CapSense:ClockGen:control_4\ * \CapSense:ClockGen:cmsb_reg\
        );
        Output = \CapSense:PreChargeClk\ (fanout=1)

    MacroCell: Name=\CapSense:mrst\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:mrst\ * \CapSense:ClockGen:inter_reset\ * 
              !\CapSense:ClockGen:cstate_2\
            + \CapSense:mrst\ * !\CapSense:ClockGen:control_1\ * 
              !\CapSense:ClockGen:inter_reset\ * 
              !\CapSense:ClockGen:cstate_2\
        );
        Output = \CapSense:mrst\ (fanout=7)

    MacroCell: Name=\TimerMainTick:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TimerMainTick:TimerUDB:control_7\ * 
              \TimerMainTick:TimerUDB:per_zero\
        );
        Output = \TimerMainTick:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\UartDebug:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UartDebug:BUART:tx_state_1\ * !\UartDebug:BUART:tx_state_0\ * 
              !\UartDebug:BUART:tx_state_2\
            + !\UartDebug:BUART:tx_state_1\ * !\UartDebug:BUART:tx_state_0\ * 
              \UartDebug:BUART:tx_bitclk\
        );
        Output = \UartDebug:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UartDebug:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UartDebug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UartDebug:BUART:tx_bitclk_dp\
        );
        Output = \UartDebug:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\UartDebug:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UartDebug:BUART:tx_bitclk_dp\
        );
        Output = \UartDebug:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\UartDebug:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UartDebug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UartDebug:BUART:tx_state_1\ * !\UartDebug:BUART:tx_state_0\ * 
              !\UartDebug:BUART:tx_fifo_empty\ * 
              !\UartDebug:BUART:tx_state_2\
            + !\UartDebug:BUART:tx_state_1\ * !\UartDebug:BUART:tx_state_0\ * 
              !\UartDebug:BUART:tx_fifo_empty\ * \UartDebug:BUART:tx_bitclk\
            + \UartDebug:BUART:tx_state_1\ * \UartDebug:BUART:tx_state_0\ * 
              \UartDebug:BUART:tx_fifo_empty\ * \UartDebug:BUART:tx_bitclk\
            + \UartDebug:BUART:tx_state_0\ * !\UartDebug:BUART:tx_state_2\ * 
              \UartDebug:BUART:tx_bitclk\
        );
        Output = \UartDebug:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\UartDebug:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UartDebug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UartDebug:BUART:tx_state_1\ * \UartDebug:BUART:tx_state_0\ * 
              \UartDebug:BUART:tx_bitclk\
            + \UartDebug:BUART:tx_state_1\ * !\UartDebug:BUART:tx_state_2\ * 
              \UartDebug:BUART:tx_bitclk\ * !\UartDebug:BUART:tx_counter_dp\
            + \UartDebug:BUART:tx_state_0\ * !\UartDebug:BUART:tx_state_2\ * 
              \UartDebug:BUART:tx_bitclk\
        );
        Output = \UartDebug:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\UartDebug:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UartDebug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UartDebug:BUART:tx_state_1\ * !\UartDebug:BUART:tx_state_0\ * 
              \UartDebug:BUART:tx_state_2\ * \UartDebug:BUART:tx_bitclk\
            + \UartDebug:BUART:tx_state_1\ * \UartDebug:BUART:tx_state_0\ * 
              \UartDebug:BUART:tx_bitclk\
            + \UartDebug:BUART:tx_state_1\ * !\UartDebug:BUART:tx_state_2\ * 
              \UartDebug:BUART:tx_bitclk\ * !\UartDebug:BUART:tx_counter_dp\
        );
        Output = \UartDebug:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\UartDebug:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UartDebug:BUART:tx_state_1\ * !\UartDebug:BUART:tx_state_0\ * 
              \UartDebug:BUART:tx_fifo_empty\ * \UartDebug:BUART:tx_state_2\ * 
              \UartDebug:BUART:tx_bitclk\
        );
        Output = \UartDebug:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UartDebug:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UartDebug:BUART:tx_fifo_notfull\
        );
        Output = \UartDebug:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UartDebug:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UartDebug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UartDebug:BUART:txn\ * \UartDebug:BUART:tx_state_1\ * 
              !\UartDebug:BUART:tx_bitclk\
            + \UartDebug:BUART:txn\ * \UartDebug:BUART:tx_state_2\
            + !\UartDebug:BUART:tx_state_1\ * \UartDebug:BUART:tx_state_0\ * 
              !\UartDebug:BUART:tx_shift_out\ * !\UartDebug:BUART:tx_state_2\
            + !\UartDebug:BUART:tx_state_1\ * \UartDebug:BUART:tx_state_0\ * 
              !\UartDebug:BUART:tx_state_2\ * !\UartDebug:BUART:tx_bitclk\
            + \UartDebug:BUART:tx_state_1\ * !\UartDebug:BUART:tx_state_0\ * 
              !\UartDebug:BUART:tx_shift_out\ * !\UartDebug:BUART:tx_state_2\ * 
              \UartDebug:BUART:tx_bitclk\ * \UartDebug:BUART:tx_counter_dp\
        );
        Output = \UartDebug:BUART:txn\ (fanout=2)

    MacroCell: Name=\UartXbee:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UartXbee:BUART:tx_state_1\ * !\UartXbee:BUART:tx_state_0\ * 
              !\UartXbee:BUART:tx_state_2\
            + !\UartXbee:BUART:tx_state_1\ * !\UartXbee:BUART:tx_state_0\ * 
              \UartXbee:BUART:tx_bitclk\
        );
        Output = \UartXbee:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UartXbee:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UartXbee:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\UartXbee:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UartXbee:BUART:rx_count_2\ * !\UartXbee:BUART:rx_count_1\ * 
              !\UartXbee:BUART:rx_count_0\
        );
        Output = \UartXbee:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UartXbee:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UartXbee:BUART:rx_state_0\ * !\UartXbee:BUART:rx_state_3\ * 
              !\UartXbee:BUART:rx_state_2\ * 
              !\UartXbee:BUART:rx_address_detected\
        );
        Output = \UartXbee:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UartXbee:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_21
        );
        Output = \UartXbee:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UartXbee:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UartXbee:BUART:rx_state_0\ * 
              \UartXbee:BUART:rx_bitclk_enable\ * \UartXbee:BUART:rx_state_3\ * 
              !\UartXbee:BUART:rx_state_2\ * 
              !\UartXbee:BUART:rx_address_detected\
            + \UartXbee:BUART:rx_state_0\ * !\UartXbee:BUART:rx_state_3\ * 
              !\UartXbee:BUART:rx_state_2\ * 
              !\UartXbee:BUART:rx_address_detected\ * !MODIN3_6 * !MODIN3_5
            + \UartXbee:BUART:rx_state_0\ * !\UartXbee:BUART:rx_state_3\ * 
              !\UartXbee:BUART:rx_state_2\ * 
              !\UartXbee:BUART:rx_address_detected\ * !MODIN3_6 * !MODIN3_4
        );
        Output = \UartXbee:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UartXbee:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UartXbee:BUART:rx_state_0\ * 
              \UartXbee:BUART:rx_bitclk_enable\ * 
              !\UartXbee:BUART:rx_state_3\ * \UartXbee:BUART:rx_state_2\ * 
              !MODIN1_1 * !\UartXbee:BUART:rx_address_detected\
            + \UartXbee:BUART:rx_state_0\ * !\UartXbee:BUART:rx_state_3\ * 
              !\UartXbee:BUART:rx_state_2\ * 
              !\UartXbee:BUART:rx_address_detected\ * !MODIN3_6 * !MODIN3_5
            + \UartXbee:BUART:rx_state_0\ * !\UartXbee:BUART:rx_state_3\ * 
              !\UartXbee:BUART:rx_state_2\ * 
              !\UartXbee:BUART:rx_address_detected\ * !MODIN3_6 * !MODIN3_4
        );
        Output = \UartXbee:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UartXbee:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UartXbee:BUART:rx_state_0\ * 
              \UartXbee:BUART:rx_bitclk_enable\ * \UartXbee:BUART:rx_state_3\ * 
              !\UartXbee:BUART:rx_address_detected\
            + !\UartXbee:BUART:rx_state_0\ * 
              \UartXbee:BUART:rx_bitclk_enable\ * \UartXbee:BUART:rx_state_2\ * 
              !\UartXbee:BUART:rx_address_detected\
            + !\UartXbee:BUART:rx_state_0\ * !\UartXbee:BUART:rx_state_3\ * 
              !\UartXbee:BUART:rx_state_2\ * !Net_21 * 
              !\UartXbee:BUART:rx_address_detected\ * 
              \UartXbee:BUART:rx_last\
            + \UartXbee:BUART:rx_state_0\ * !\UartXbee:BUART:rx_state_3\ * 
              !\UartXbee:BUART:rx_state_2\ * 
              !\UartXbee:BUART:rx_address_detected\ * !MODIN3_6 * !MODIN3_5
            + \UartXbee:BUART:rx_state_0\ * !\UartXbee:BUART:rx_state_3\ * 
              !\UartXbee:BUART:rx_state_2\ * 
              !\UartXbee:BUART:rx_address_detected\ * !MODIN3_6 * !MODIN3_4
        );
        Output = \UartXbee:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UartXbee:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UartXbee:BUART:rx_state_0\ * 
              \UartXbee:BUART:rx_bitclk_enable\ * \UartXbee:BUART:rx_state_3\ * 
              \UartXbee:BUART:rx_state_2\ * 
              !\UartXbee:BUART:rx_address_detected\
            + \UartXbee:BUART:rx_state_0\ * !\UartXbee:BUART:rx_state_3\ * 
              !\UartXbee:BUART:rx_state_2\ * 
              !\UartXbee:BUART:rx_address_detected\ * !MODIN3_6 * !MODIN3_5
            + \UartXbee:BUART:rx_state_0\ * !\UartXbee:BUART:rx_state_3\ * 
              !\UartXbee:BUART:rx_state_2\ * 
              !\UartXbee:BUART:rx_address_detected\ * !MODIN3_6 * !MODIN3_4
        );
        Output = \UartXbee:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UartXbee:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UartXbee:BUART:rx_state_0\ * \UartXbee:BUART:rx_state_3\ * 
              \UartXbee:BUART:rx_state_2\ * 
              !\UartXbee:BUART:rx_address_detected\
        );
        Output = \UartXbee:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UartXbee:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UartXbee:BUART:rx_state_0\ * 
              \UartXbee:BUART:rx_bitclk_enable\ * \UartXbee:BUART:rx_state_3\ * 
              \UartXbee:BUART:rx_state_2\ * !MODIN1_1 * 
              !\UartXbee:BUART:rx_address_detected\
        );
        Output = \UartXbee:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UartXbee:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UartXbee:BUART:rx_load_fifo\ * \UartXbee:BUART:rx_fifofull\
        );
        Output = \UartXbee:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UartXbee:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UartXbee:BUART:rx_fifonotempty\ * 
              \UartXbee:BUART:rx_state_stop1_reg\
        );
        Output = \UartXbee:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\UartXbee:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UartXbee:BUART:tx_bitclk_dp\
        );
        Output = \UartXbee:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\UartXbee:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UartXbee:BUART:tx_bitclk_dp\
        );
        Output = \UartXbee:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\UartXbee:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UartXbee:BUART:tx_state_1\ * !\UartXbee:BUART:tx_state_0\ * 
              !\UartXbee:BUART:tx_fifo_empty\ * !\UartXbee:BUART:tx_state_2\
            + !\UartXbee:BUART:tx_state_1\ * !\UartXbee:BUART:tx_state_0\ * 
              !\UartXbee:BUART:tx_fifo_empty\ * \UartXbee:BUART:tx_bitclk\
            + \UartXbee:BUART:tx_state_1\ * \UartXbee:BUART:tx_state_0\ * 
              \UartXbee:BUART:tx_fifo_empty\ * \UartXbee:BUART:tx_bitclk\
            + \UartXbee:BUART:tx_state_0\ * !\UartXbee:BUART:tx_state_2\ * 
              \UartXbee:BUART:tx_bitclk\
        );
        Output = \UartXbee:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\UartXbee:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UartXbee:BUART:tx_state_1\ * \UartXbee:BUART:tx_state_0\ * 
              \UartXbee:BUART:tx_bitclk\
            + \UartXbee:BUART:tx_state_1\ * !\UartXbee:BUART:tx_state_2\ * 
              \UartXbee:BUART:tx_bitclk\ * !\UartXbee:BUART:tx_counter_dp\
            + \UartXbee:BUART:tx_state_0\ * !\UartXbee:BUART:tx_state_2\ * 
              \UartXbee:BUART:tx_bitclk\
        );
        Output = \UartXbee:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\UartXbee:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UartXbee:BUART:tx_state_1\ * !\UartXbee:BUART:tx_state_0\ * 
              \UartXbee:BUART:tx_state_2\ * \UartXbee:BUART:tx_bitclk\
            + \UartXbee:BUART:tx_state_1\ * \UartXbee:BUART:tx_state_0\ * 
              \UartXbee:BUART:tx_bitclk\
            + \UartXbee:BUART:tx_state_1\ * !\UartXbee:BUART:tx_state_2\ * 
              \UartXbee:BUART:tx_bitclk\ * !\UartXbee:BUART:tx_counter_dp\
        );
        Output = \UartXbee:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\UartXbee:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UartXbee:BUART:tx_state_1\ * !\UartXbee:BUART:tx_state_0\ * 
              \UartXbee:BUART:tx_fifo_empty\ * \UartXbee:BUART:tx_state_2\ * 
              \UartXbee:BUART:tx_bitclk\
        );
        Output = \UartXbee:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UartXbee:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UartXbee:BUART:tx_fifo_notfull\
        );
        Output = \UartXbee:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UartXbee:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UartXbee:BUART:txn\ * \UartXbee:BUART:tx_state_1\ * 
              !\UartXbee:BUART:tx_bitclk\
            + \UartXbee:BUART:txn\ * \UartXbee:BUART:tx_state_2\
            + !\UartXbee:BUART:tx_state_1\ * \UartXbee:BUART:tx_state_0\ * 
              !\UartXbee:BUART:tx_shift_out\ * !\UartXbee:BUART:tx_state_2\
            + !\UartXbee:BUART:tx_state_1\ * \UartXbee:BUART:tx_state_0\ * 
              !\UartXbee:BUART:tx_state_2\ * !\UartXbee:BUART:tx_bitclk\
            + \UartXbee:BUART:tx_state_1\ * !\UartXbee:BUART:tx_state_0\ * 
              !\UartXbee:BUART:tx_shift_out\ * !\UartXbee:BUART:tx_state_2\ * 
              \UartXbee:BUART:tx_bitclk\ * \UartXbee:BUART:tx_counter_dp\
        );
        Output = \UartXbee:BUART:txn\ (fanout=2)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\CapSense:ClockGen:UDB:PrescalerDp:u0\
        PORT MAP (
            clock => \CapSense:clk\ ,
            cs_addr_1 => \CapSense:ClockGen:cs_addr_1\ ,
            cs_addr_0 => \CapSense:ClockGen:inter_reset\ ,
            z0_comb => \CapSense:ClockGen:cs_addr_1\ ,
            ce1_comb => \CapSense:ClockGen:ppulse_equal\ ,
            cl1_comb => \CapSense:ClockGen:ppulse_less\ );
        Properties:
        {
            a0_init = "11111111"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0100000001000000000000001000000000000000100000000000000010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000101000000000001000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\CapSense:ClockGen:sC16:PRSdp:u0\
        PORT MAP (
            clock => \CapSense:clk\ ,
            cs_addr_2 => \CapSense:ClockGen:inter_reset\ ,
            cs_addr_0 => \CapSense:ClockGen:clock_detect_reg\ ,
            chain_out => \CapSense:ClockGen:sC16:PRSdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001000000000111110000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \CapSense:ClockGen:sC16:PRSdp:u1\

    datapathcell: Name =\CapSense:ClockGen:sC16:PRSdp:u1\
        PORT MAP (
            clock => \CapSense:clk\ ,
            cs_addr_2 => \CapSense:ClockGen:inter_reset\ ,
            cs_addr_0 => \CapSense:ClockGen:clock_detect_reg\ ,
            cmsb_reg => \CapSense:ClockGen:cmsb_reg\ ,
            chain_in => \CapSense:ClockGen:sC16:PRSdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001100000000111101000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \CapSense:ClockGen:sC16:PRSdp:u0\

    datapathcell: Name =\CapSense:MeasureCH0:UDB:Counter:u0\
        PORT MAP (
            clock => \CapSense:clk\ ,
            cs_addr_2 => \CapSense:MeasureCH0:cs_addr_cnt_2\ ,
            cs_addr_1 => \CapSense:MeasureCH0:cs_addr_cnt_1\ ,
            cs_addr_0 => \CapSense:MeasureCH0:cs_addr_cnt_0\ ,
            z0_comb => \CapSense:MeasureCH0:zc0\ ,
            z1_comb => \CapSense:MeasureCH0:zc1\ );
        Properties:
        {
            a0_init = "11111111"
            a1_init = "11111111"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000110000000000000011001111000000001100000000000000110000000000010011000100000001001100010000000101100010010000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
            d0_init = "11111111"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\CapSense:MeasureCH0:UDB:Window:u0\
        PORT MAP (
            clock => \CapSense:clk\ ,
            cs_addr_2 => \CapSense:MeasureCH0:cs_addr_win_2\ ,
            cs_addr_1 => \CapSense:MeasureCH0:cs_addr_win_1\ ,
            cs_addr_0 => \CapSense:MeasureCH0:cs_addr_win_0\ ,
            z0_comb => \CapSense:MeasureCH0:zw0\ ,
            z1_comb => \CapSense:MeasureCH0:zw1\ );
        Properties:
        {
            a0_init = "11111111"
            a1_init = "11111111"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000110000000000000011001111000000001100000000000000110000000000010011000100000001001100010000000101100010010000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
            d0_init = "11111111"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\TimerMainTick:TimerUDB:sT8:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \TimerMainTick:TimerUDB:control_7\ ,
            cs_addr_0 => \TimerMainTick:TimerUDB:per_zero\ ,
            z0_comb => \TimerMainTick:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \TimerMainTick:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \TimerMainTick:TimerUDB:status_2\ ,
            clk_en => ClockBlock_1k__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT)

    datapathcell: Name =\UartDebug:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UartDebug:Net_9\ ,
            cs_addr_2 => \UartDebug:BUART:tx_state_1\ ,
            cs_addr_1 => \UartDebug:BUART:tx_state_0\ ,
            cs_addr_0 => \UartDebug:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UartDebug:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UartDebug:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UartDebug:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UartDebug:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UartDebug:Net_9\ ,
            cs_addr_0 => \UartDebug:BUART:counter_load_not\ ,
            cl0_comb => \UartDebug:BUART:tx_bitclk_dp\ ,
            cl1_comb => \UartDebug:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UartXbee:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UartXbee:Net_9\ ,
            cs_addr_2 => \UartXbee:BUART:rx_address_detected\ ,
            cs_addr_1 => \UartXbee:BUART:rx_state_0\ ,
            cs_addr_0 => \UartXbee:BUART:rx_bitclk_enable\ ,
            route_si => MODIN1_1 ,
            f0_load => \UartXbee:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UartXbee:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UartXbee:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UartXbee:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UartXbee:Net_9\ ,
            cs_addr_2 => \UartXbee:BUART:tx_state_1\ ,
            cs_addr_1 => \UartXbee:BUART:tx_state_0\ ,
            cs_addr_0 => \UartXbee:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UartXbee:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UartXbee:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UartXbee:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UartXbee:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UartXbee:Net_9\ ,
            cs_addr_0 => \UartXbee:BUART:counter_load_not\ ,
            cl0_comb => \UartXbee:BUART:tx_bitclk_dp\ ,
            cl1_comb => \UartXbee:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\TimerMainTick:TimerUDB:nrstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \TimerMainTick:TimerUDB:status_3\ ,
            status_2 => \TimerMainTick:TimerUDB:status_2\ ,
            status_0 => \TimerMainTick:TimerUDB:status_tc\ ,
            clk_en => ClockBlock_1k__SYNC_OUT );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT)

    statusicell: Name =\UartDebug:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UartDebug:Net_9\ ,
            status_3 => \UartDebug:BUART:tx_fifo_notfull\ ,
            status_2 => \UartDebug:BUART:tx_status_2\ ,
            status_1 => \UartDebug:BUART:tx_fifo_empty\ ,
            status_0 => \UartDebug:BUART:tx_status_0\ ,
            interrupt => Net_133 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UartXbee:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UartXbee:Net_9\ ,
            status_5 => \UartXbee:BUART:rx_status_5\ ,
            status_4 => \UartXbee:BUART:rx_status_4\ ,
            status_3 => \UartXbee:BUART:rx_status_3\ ,
            interrupt => Net_145 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UartXbee:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UartXbee:Net_9\ ,
            status_3 => \UartXbee:BUART:tx_fifo_notfull\ ,
            status_2 => \UartXbee:BUART:tx_status_2\ ,
            status_1 => \UartXbee:BUART:tx_fifo_empty\ ,
            status_0 => \UartXbee:BUART:tx_status_0\ ,
            interrupt => Net_144 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =ClockBlock_1k__SYNC
        PORT MAP (
            in => ClockBlock_1k ,
            out => ClockBlock_1k__SYNC_OUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\CapSense:MeasureCH0:genblk1:SyncCMPR\
        PORT MAP (
            clock => \CapSense:clk\ ,
            in => \CapSense:Cmp_CH0\ ,
            out => \CapSense:Ioff_CH0\ ,
            clk_en => \CapSense:DigitalClk\ );
        Clock Polarity: Active High
        Clock Enable: PosEdge(\CapSense:DigitalClk\)
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\CapSense:ClockGen:AsyncCtrl:CtrlReg\
        PORT MAP (
            control_7 => \CapSense:ClockGen:control_7\ ,
            control_6 => \CapSense:ClockGen:control_6\ ,
            control_5 => \CapSense:ClockGen:control_5\ ,
            control_4 => \CapSense:ClockGen:control_4\ ,
            control_3 => \CapSense:ClockGen:control_3\ ,
            control_2 => \CapSense:ClockGen:control_2\ ,
            control_1 => \CapSense:ClockGen:control_1\ ,
            control_0 => \CapSense:ClockGen:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\TimerMainTick:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\
        PORT MAP (
            control_7 => \TimerMainTick:TimerUDB:control_7\ ,
            control_6 => \TimerMainTick:TimerUDB:control_6\ ,
            control_5 => \TimerMainTick:TimerUDB:control_5\ ,
            control_4 => \TimerMainTick:TimerUDB:control_4\ ,
            control_3 => \TimerMainTick:TimerUDB:control_3\ ,
            control_2 => \TimerMainTick:TimerUDB:control_2\ ,
            control_1 => \TimerMainTick:TimerUDB:control_1\ ,
            control_0 => \TimerMainTick:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\CapSense:ClockGen:ScanSpeed\
        PORT MAP (
            clock => \CapSense:clk\ ,
            reset => \CapSense:ClockGen:inter_reset\ ,
            tc => \CapSense:DigitalClk\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0011111"
            cy_route_en = 0
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UartXbee:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UartXbee:Net_9\ ,
            load => \UartXbee:BUART:rx_counter_load\ ,
            count_6 => MODIN3_6 ,
            count_5 => MODIN3_5 ,
            count_4 => MODIN3_4 ,
            count_3 => MODIN3_3 ,
            count_2 => \UartXbee:BUART:rx_count_2\ ,
            count_1 => \UartXbee:BUART:rx_count_1\ ,
            count_0 => \UartXbee:BUART:rx_count_0\ ,
            tc => \UartXbee:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110100"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =IsrMainTick
        PORT MAP (
            interrupt => Net_245 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\AdcSar:IRQ\
        PORT MAP (
            interrupt => Net_157 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\CapSense:IsrCH0\
        PORT MAP (
            interrupt => \CapSense:Net_1603\ );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =\UartDebug:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_133 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\UartXbee:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_145 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\UartXbee:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_144 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

                Resource Type : Used : Free :  Max :  % Used
============================================================
Digital domain clock dividers :    3 :    5 :    8 :  37.50%
 Analog domain clock dividers :    1 :    3 :    4 :  25.00%
                         Pins :   25 :   45 :   70 :  35.71%
                   Macrocells :   54 :  138 :  192 :  28.13%
                Unique Pterms :   89 :  295 :  384 :  23.18%
                 Total Pterms :  105 :      :      : 
               Datapath Cells :   11 :   13 :   24 :  45.83%
                 Status Cells :    4 :   20 :   24 :  16.67%
         Control/Count7 Cells :    4 :   20 :   24 :  16.67%
                   Sync Cells :    2 :   78 :   80 :   2.50%
                         Drqs :    0 :   24 :   24 :   0.00%
                   Interrupts :    6 :   26 :   32 :  18.75%
           VIDAC Fixed Blocks :    1 :    0 :    1 : 100.00%
      Comparator Fixed Blocks :    1 :    1 :    2 :  50.00%
             CapSense Buffers :    1 :    1 :    2 :  50.00%
             I2C Fixed Blocks :    0 :    1 :    1 :   0.00%
           Timer Fixed Blocks :    0 :    4 :    4 :   0.00%
             USB Fixed Blocks :    0 :    1 :    1 :   0.00%
             LCD Fixed Blocks :    0 :    1 :    1 :   0.00%
            EMIF Fixed Blocks :    0 :    1 :    1 :   0.00%
             LPF Fixed Blocks :    0 :    2 :    2 :   0.00%
             SAR Fixed Blocks :    1 :    0 :    1 : 100.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.122ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 0s.376ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_5@[IOP=(0)][IoId=(5)]: PinBattVolt(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)]: PinDebug(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)]: PinLedAlarm(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)]: PinLedBoardBattLevelHigh(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)]: PinLedBoardBattLevelLow(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)]: PinLedBoardBattLevelMed(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)]: PinLedInRange(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)]: PinLedMotorOn(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)]: PinLedRemoteBattLevelHigh(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)]: PinLedRemoteBattLevelLow(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)]: PinLedRemoteBattLevelMed(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)]: PinThrottleVolt(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)]: PinUartDebugTx(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)]: PinUartXbeeRx(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)]: PinUartXbeeTx(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)]: PinXbeeIsSleep(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)]: PinXbeeSleep(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)]: \CapSense:CmodCH0(0)\ (fixed)
IO_2@[IOP=(5)][IoId=(2)]: \CapSense:PortCH0(0)\ (fixed)
IO_7@[IOP=(3)][IoId=(7)]: \CapSense:PortCH0(1)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)]: \CapSense:PortCH0(2)\ (fixed)
IO_7@[IOP=(0)][IoId=(7)]: \CapSense:PortCH0(3)\ (fixed)
SAR[0]@[FFB(SAR,0)]: \AdcSar:ADC_SAR\
Vref[1]@[FFB(Vref,1)]: \AdcSar:vRef_Vdda\
CsAbuf[0]@[FFB(CsAbuf,0)]: \CapSense:BufCH0\
Comparator[0]@[FFB(Comparator,0)]: \CapSense:CompCH0:ctComp\
VIDAC[0]@[FFB(VIDAC,0)]: \CapSense:IdacCH0\
Vref[3]@[FFB(Vref,3)]: \CapSense:VrefRefCH0\
Log: apr.M0058: The analog placement iterative improvement is 91% done. (App=cydsfit)
Analog Placement Results:
IO_5@[IOP=(0)][IoId=(5)]: PinBattVolt(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)]: PinDebug(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)]: PinLedAlarm(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)]: PinLedBoardBattLevelHigh(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)]: PinLedBoardBattLevelLow(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)]: PinLedBoardBattLevelMed(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)]: PinLedInRange(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)]: PinLedMotorOn(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)]: PinLedRemoteBattLevelHigh(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)]: PinLedRemoteBattLevelLow(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)]: PinLedRemoteBattLevelMed(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)]: PinThrottleVolt(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)]: PinUartDebugTx(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)]: PinUartXbeeRx(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)]: PinUartXbeeTx(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)]: PinXbeeIsSleep(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)]: PinXbeeSleep(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)]: \CapSense:CmodCH0(0)\ (fixed)
IO_2@[IOP=(5)][IoId=(2)]: \CapSense:PortCH0(0)\ (fixed)
IO_7@[IOP=(3)][IoId=(7)]: \CapSense:PortCH0(1)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)]: \CapSense:PortCH0(2)\ (fixed)
IO_7@[IOP=(0)][IoId=(7)]: \CapSense:PortCH0(3)\ (fixed)
SAR[0]@[FFB(SAR,0)]: \AdcSar:ADC_SAR\
Vref[1]@[FFB(Vref,1)]: \AdcSar:vRef_Vdda\
CsAbuf[0]@[FFB(CsAbuf,0)]: \CapSense:BufCH0\
Comparator[0]@[FFB(Comparator,0)]: \CapSense:CompCH0:ctComp\
VIDAC[0]@[FFB(VIDAC,0)]: \CapSense:IdacCH0\
Vref[3]@[FFB(Vref,3)]: \CapSense:VrefRefCH0\

Analog Placement phase: Elapsed time ==> 4s.049ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Log: apr.M0017: ============ VeraRouter Improve 1 OverUse=3 ============ (App=cydsfit)
Net "\CapSense:Net_2149\" overuses wire "AGL[5]"
Net "AmuxEye::AMuxAdc" overuses wire "AGL[5]"
Log: apr.M0017: ============ VeraRouter Improve 2 OverUse=1 ============ (App=cydsfit)
Net "\CapSense:Net_2149\" overuses wire "AGL[5]"
Net "AmuxEye::AMuxAdc" overuses wire "AGL[5]"
Log: apr.M0017: ============ VeraRouter Improve 3 OverUse=1 ============ (App=cydsfit)
Net "\CapSense:Net_2149\" overuses wire "AGL[5]"
Net "AmuxEye::AMuxAdc" overuses wire "AGL[5]"
Log: apr.M0017: ============ VeraRouter Improve 4 OverUse=1 ============ (App=cydsfit)
============ VeraRouter Final Answer Routes ============
Connect Signal: Net_76 => (SAR0 Vp (669)) 
Route#1121: 
  (SAR0 Vp (669)) 
Connect Signal: Net_85 => (GPIO P0[5] (101)) 
Route#1122: 
  (GPIO P0[5] (101)) 
Connect Signal: Net_86 => (GPIO P2[3] (347)) 
Route#1123: 
  (GPIO P2[3] (347)) 
Connect Signal: \CapSense:Net_2072\ => (CapSenseBuf0 Out (1255)) 
Route#1126: 
  (CapSenseBuf0 Out (1255)) 
Connect Signal: \CapSense:Net_1410_0\ => (GPIO P5[2] (382)) 
Route#1127: 
  (GPIO P5[2] (382)) 
Connect Signal: \CapSense:Net_1410_1\ => (GPIO P3[7] (245)) 
Route#1128: 
  (GPIO P3[7] (245)) 
Connect Signal: \CapSense:Net_1410_2\ => (GPIO P2[5] (357)) 
Route#1129: 
  (GPIO P2[5] (357)) 
Connect Signal: \CapSense:Net_1410_3\ => (GPIO P0[7] (121)) 
Route#1130: 
  (GPIO P0[7] (121)) 
Connect Signal: \CapSense:Net_2149\ => (CapSenseBuf0 Vchan (1258)) (GPIO P4[5] (277)) 
Route#1156: 
  (GPIO P4[5] (277)) [GPIO P4[5] Wire [646]] 
    (GPIO P4[5] Sw__1a (280)) [GPIO P4[5] Sw__1b [095]] (GPIO P4[5] Sw__1c (281)##) [AGL[5] [538]] 
    (DSM+ Sw__1c (529)##) [DSM+ Sw__1b [194]] (DSM+ Sw__1a (528)) [dsm0+ Wire [695]] 
    (DSM+ Sw__6a (538)) [DSM+ Sw__6b [199]] (DSM+ Sw__6c (539)##) [AGL[0] [650]] 
    (CapSenseBuf0 VChan Buf Mux AGL[0] Sw (1265)) [CapSenseBuf0 VChan Buf Mux AGL[0] [800]] 
    (CapSenseBuf0 VChan Buf Mux__0c (1264)!!) [CapSenseBuf0 VChan Buf Mux__0b [506]] (CapSenseBuf0 VChan Buf Mux__0a (1263)) [CapSenseBuf0 VChan Buf [796]] 
    (CapSenseBuf0 Vchan (1258)) 
Connect Signal: \CapSense:Net_282\ => (Comparator 0+ (783)) 
Route#1132: 
  (Comparator 0+ (783)) 
Connect Signal: \CapSense:Net_1425\ => (VIDAC Iout 0 (593)) 
Route#1133: 
  (VIDAC Iout 0 (593)) 
Connect Signal: \AdcSar:Net_126\ => (SAR0 Vn (670)) (SAR0 vrefhi_out (671)) 
Route#1136: 
  (SAR0 vrefhi_out (671)) [SAR vrefhi_out wire L [715]] 
    (SAR vminus sw L__7c (711)##) [SAR vminus sw L__7b [273]] (SAR vminus sw L__7a (710)) [SAR vminus wire L [714]] 
    (SAR0 Vn (670)) 
Connect Signal: \AdcSar:Net_215\ => (SAR0 extvref (672)) 
Route#1137: 
  (SAR0 extvref (672)) 
Connect Signal: \AdcSar:Net_248\ => (SAR0 vref (673)) (VRef Block Vdda/2 (1183)) 
Route#1138: 
  (VRef Block Vdda/2 (1183)) [Vdda/2 [773]] 
    (Vdda v Vdda/2 Mux__1c (1234)!!) [Vdda v Vdda/2 Mux__1b [495]] (Vdda v Vdda/2 Mux__1a (1233)) [vref6 [724]] 
    (vref6 sar0 Sw (725)) [vref6 sar0 [722]] 
    (SAR vref sw L__3c (721)!!) [SAR vref sw L__3b [278]] (SAR vref sw L__3a (720)) [SAR vref wire L [716]] 
    (SAR0 vref (673)) 
Connect Signal: \CapSense:Net_2129\ => (CapSenseBuf0 Vref (1257)) (Comparator 0- (787)) (VRef Block 1.024v (1184)) 
Route#1139: 
  (VRef Block 1.024v (1184)) [1.024v_vref Wire [553]] 
    (CapSenseBuf0 Vref Buf Mux 1.024v_vref Sw (1278)) [CapSenseBuf0 Vref Buf Mux 1.024v_vref Wire [803]] 
    (CapSenseBuf0 Vref Buf Mux__1c (1274)!!) [CapSenseBuf0 Vref Buf Mux__1b [510]] (CapSenseBuf0 Vref Buf Mux__1a (1273)) [CapSenseBuf0 Vref Buf [795]] 
    (CapSenseBuf0 Vref (1257)) 
  (VRef Block 1.024v (1184)) [1.024v_vref Wire [553]] 
    (1.024v_vref Wire comp0 Sw (1199)) [1.024v_vref Wire comp0 [780]] 
    (CMP0 Vref Mux__0c (1240)##) [CMP0 Vref Mux__0b [498]] (CMP0 Vref Mux__0a (1239)) [comp0- Wire [739]] 
    (Comparator 0- (787)) 
Connect Signal: \CapSense:Net_408\ => (VIDAC Vout 0 (589)) 
Route#1140: 
  (VIDAC Vout 0 (589)) 
Connect Mux: Amux::AMuxAdc => { 
  (SAR0 Vp (669)) } -->> {{  { 
  (GPIO P0[5] (101)) } || { 
  (GPIO P2[3] (347)) } }}
Route#1159: 
  (SAR0 Vp (669)) [SAR vplus wire L [713]] 
    (SAR vplus sw L__3a (680)) [SAR vplus sw L__3b [258]] (SAR vplus sw L__3c (681)##) [AGL[7] [554]] 
    (GPIO P0[5] Mux AGL[7] Sw (114)) [GPIO P0[5] Mux AGL[7] [582]] 
    (GPIO P0[5] Mux__1c (112)!!) [GPIO P0[5] Mux__1b [037]] (GPIO P0[5] Mux__1a (111)) [abuf2- Wire [580]] 
    (GPIO P0[5] Seg Sw__0c (108)##) 
  (SAR0 Vp (669)) [SAR vplus wire L [713]] 
    (SAR vplus sw L__9a (692)) [SAR vplus sw L__9b [264]] (SAR vplus sw L__9c (693)##) [AGL[3] [656]] 
    (GPIO P2[3] Sw__1c (351)##) 
Route#1160: 
  (GPIO P0[5] Seg Sw__0c (108)##) [GPIO P0[5] Seg Sw__0b [035]] (GPIO P0[5] Seg Sw__0a (107)) [GPIO P0[5] Wire Alt [579]] 
    (GPIO P0[5] Wire Alt Sw (102)) [GPIO P0[5] Wire [578]] 
    (GPIO P0[5] (101)) 
  (GPIO P2[3] Sw__1c (351)##) [GPIO P2[3] Sw__1b [123]] (GPIO P2[3] Sw__1a (350)) [GPIO P2[3] Wire [664]] 
    (GPIO P2[3] (347)) 
Connect Mux: Amux::\CapSense:AMuxCH0\ => { 
  (CapSenseBuf0 Out (1255)) } -->> {{  { 
  (GPIO P5[2] (382)) } || { 
  (GPIO P3[7] (245)) } || { 
  (GPIO P2[5] (357)) } || { 
  (GPIO P0[7] (121)) } || { 
  (GPIO P4[5] (277)) [GPIO P4[5] Wire [646]] 
    (GPIO P4[5] Sw__1a (280)) [GPIO P4[5] Sw__1b [095]] (GPIO P4[5] Sw__1c (281)##) [AGL[5] [538]] 
    (DSM+ Sw__1c (529)##) [DSM+ Sw__1b [194]] (DSM+ Sw__1a (528)) [dsm0+ Wire [695]] 
    (DSM+ Sw__6a (538)) [DSM+ Sw__6b [199]] (DSM+ Sw__6c (539)##) [AGL[0] [650]] 
    (CapSenseBuf0 VChan Buf Mux AGL[0] Sw (1265)) [CapSenseBuf0 VChan Buf Mux AGL[0] [800]] 
    (CapSenseBuf0 VChan Buf Mux__0c (1264)!!) [CapSenseBuf0 VChan Buf Mux__0b [506]] (CapSenseBuf0 VChan Buf Mux__0a (1263)) [CapSenseBuf0 VChan Buf [796]] 
    (CapSenseBuf0 Vchan (1258)) } || { 
  (Comparator 0+ (783)) } || { 
  (VIDAC Iout 0 (593)) } }}
Route#1157: 
  (CapSenseBuf0 Out (1255)) [CapSenseBuf0 Out Wire [794]] 
    (CapSenseBuf0 Out Wire Sw (1256)) [amuxbusL [533]] 
    (comp0+ Sw__0c (792)##) 
  (CapSenseBuf0 Out Wire Sw (1256)) [amuxbusL [533]] 
    (amuxbusL2amuxbusR__0a (496)) [amuxbusL2amuxbusR__0b [184]] (amuxbusL2amuxbusR__0c (497)##) [amuxbusR [589]] 
    (GPIO P3[7] Sw__0c (249)##) 
  (amuxbusL2amuxbusR__0c (497)##) [amuxbusR [589]] 
    (GPIO P5[2] Sw__0c (384)##) 
  (CapSenseBuf0 Out Wire Sw (1256)) [amuxbusL [533]] 
    (i0 Sw__0c (608)##) 
  (CapSenseBuf0 Out Wire Sw (1256)) [amuxbusL [533]] 
    (GPIO P0[7] Sw__0c (124)##) 
  (CapSenseBuf0 Out Wire Sw (1256)) [amuxbusL [533]] 
    (GPIO P2[5] Sw__0c (359)##) 
  (CapSenseBuf0 Out Wire Sw (1256)) [amuxbusL [533]] 
    (GPIO P4[5] Sw__0c (279)##) 
Route#1158: 
  (comp0+ Sw__0c (792)##) [comp0+ Sw__0b [303]] (comp0+ Sw__0a (791)) [comp0+ Wire [735]] 
    (Comparator 0+ (783)) 
  (GPIO P3[7] Sw__0c (249)##) [GPIO P3[7] Sw__0b [082]] (GPIO P3[7] Sw__0a (248)) [GPIO P3[7] Wire [638]] 
    (GPIO P3[7] (245)) 
  (GPIO P5[2] Sw__0c (384)##) [GPIO P5[2] Sw__0b [136]] (GPIO P5[2] Sw__0a (383)) [GPIO P5[2] Wire [673]] 
    (GPIO P5[2] (382)) 
  (i0 Sw__0c (608)##) [i0 Sw__0b [224]] (i0 Sw__0a (607)) [i0 Wire [709]] 
    (VIDAC Iout 0 (593)) 
  (GPIO P0[7] Sw__0c (124)##) [GPIO P0[7] Sw__0b [040]] (GPIO P0[7] Sw__0a (123)) [GPIO P0[7] Wire [585]] 
    (GPIO P0[7] (121)) 
  (GPIO P2[5] Sw__0c (359)##) [GPIO P2[5] Sw__0b [126]] (GPIO P2[5] Sw__0a (358)) [GPIO P2[5] Wire [666]] 
    (GPIO P2[5] (357)) 
  (GPIO P4[5] Sw__0c (279)##) [GPIO P4[5] Sw__0b [094]] (GPIO P4[5] Sw__0a (278)) 
Analog Routing phase: Elapsed time ==> 1s.509ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   16 :   32 :   48 :  33.33%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.25
                   Pterms :            6.13
               Macrocells :            3.38
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.003ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.524ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.358ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 688, final cost is 382 (44.48% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         13 :       7.15 :       4.15
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] contents:
datapathcell: Name =\CapSense:ClockGen:sC16:PRSdp:u0\
    PORT MAP (
        clock => \CapSense:clk\ ,
        cs_addr_2 => \CapSense:ClockGen:inter_reset\ ,
        cs_addr_0 => \CapSense:ClockGen:clock_detect_reg\ ,
        chain_out => \CapSense:ClockGen:sC16:PRSdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001000000000111110000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \CapSense:ClockGen:sC16:PRSdp:u1\

UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\CapSense:ClockGen:cstate_2\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:mrst\ * \CapSense:ClockGen:control_0\ * 
              !\CapSense:ClockGen:inter_reset\ * \CapSense:ClockGen:cstate_2\
            + \CapSense:mrst\ * \CapSense:ClockGen:control_1\ * 
              !\CapSense:ClockGen:inter_reset\ * 
              !\CapSense:ClockGen:cstate_2\
        );
        Output = \CapSense:ClockGen:cstate_2\ (fanout=5)

    [McSlotId=1]:     MacroCell: Name=\CapSense:ClockGen:inter_reset\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CapSense:mrst\ * \CapSense:ClockGen:control_0\ * 
              !\CapSense:ClockGen:inter_reset\ * 
              !\CapSense:ClockGen:cstate_2\
        );
        Output = \CapSense:ClockGen:inter_reset\ (fanout=7)

    [McSlotId=2]:     MacroCell: Name=\CapSense:mrst\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:mrst\ * \CapSense:ClockGen:inter_reset\ * 
              !\CapSense:ClockGen:cstate_2\
            + \CapSense:mrst\ * !\CapSense:ClockGen:control_1\ * 
              !\CapSense:ClockGen:inter_reset\ * 
              !\CapSense:ClockGen:cstate_2\
        );
        Output = \CapSense:mrst\ (fanout=7)

    [McSlotId=3]:     MacroCell: Name=\CapSense:ClockGen:clock_detect_reg\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense:ClockGen:tmp_ppulse_reg\ * 
              !\CapSense:ClockGen:tmp_ppulse_dly\
        );
        Output = \CapSense:ClockGen:clock_detect_reg\ (fanout=2)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\CapSense:MeasureCH0:wndState_1\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\CapSense:DigitalClk\ * !\CapSense:mrst\ * 
              !\CapSense:MeasureCH0:wndState_2\ * 
              \CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\ * !\CapSense:Net_1603\
            + !\CapSense:MeasureCH0:zw0\ * !\CapSense:mrst\ * 
              \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\ * !\CapSense:Net_1603\
            + !\CapSense:MeasureCH0:zw1\ * !\CapSense:mrst\ * 
              \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\ * !\CapSense:Net_1603\
            + !\CapSense:mrst\ * !\CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_1\ * 
              \CapSense:MeasureCH0:wndState_0\ * !\CapSense:Net_1603\
        );
        Output = \CapSense:MeasureCH0:wndState_1\ (fanout=4)

    [McSlotId=1]:     MacroCell: Name=\CapSense:Net_1603\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \CapSense:MeasureCH0:zw0\ * \CapSense:MeasureCH0:zw1\ * 
              !\CapSense:mrst\ * \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\ * !\CapSense:Net_1603\
            + !\CapSense:mrst\ * !\CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\ * \CapSense:Net_1603\ * 
              \CapSense:ClockGen:control_2\ * \CapSense:ClockGen:cstate_2\
        );
        Output = \CapSense:Net_1603\ (fanout=5)

    [McSlotId=2]:     MacroCell: Name=\CapSense:MeasureCH0:wndState_0\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CapSense:mrst\ * !\CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\ * !\CapSense:Net_1603\ * 
              \CapSense:ClockGen:control_2\ * \CapSense:ClockGen:cstate_2\
        );
        Output = \CapSense:MeasureCH0:wndState_0\ (fanout=10)

    [McSlotId=3]:     MacroCell: Name=\CapSense:MeasureCH0:wndState_2\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense:DigitalClk\ * !\CapSense:mrst\ * 
              !\CapSense:MeasureCH0:wndState_2\ * 
              \CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\ * !\CapSense:Net_1603\
        );
        Output = \CapSense:MeasureCH0:wndState_2\ (fanout=10)
}

datapathcell: Name =\CapSense:ClockGen:sC16:PRSdp:u1\
    PORT MAP (
        clock => \CapSense:clk\ ,
        cs_addr_2 => \CapSense:ClockGen:inter_reset\ ,
        cs_addr_0 => \CapSense:ClockGen:clock_detect_reg\ ,
        cmsb_reg => \CapSense:ClockGen:cmsb_reg\ ,
        chain_in => \CapSense:ClockGen:sC16:PRSdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001100000000111101000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \CapSense:ClockGen:sC16:PRSdp:u0\

controlcell: Name =\CapSense:ClockGen:AsyncCtrl:CtrlReg\
    PORT MAP (
        control_7 => \CapSense:ClockGen:control_7\ ,
        control_6 => \CapSense:ClockGen:control_6\ ,
        control_5 => \CapSense:ClockGen:control_5\ ,
        control_4 => \CapSense:ClockGen:control_4\ ,
        control_3 => \CapSense:ClockGen:control_3\ ,
        control_2 => \CapSense:ClockGen:control_2\ ,
        control_1 => \CapSense:ClockGen:control_1\ ,
        control_0 => \CapSense:ClockGen:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\CapSense:ClockGen:tmp_ppulse_reg\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\CapSense:ClockGen:ppulse_equal\ * 
              !\CapSense:ClockGen:ppulse_less\
        );
        Output = \CapSense:ClockGen:tmp_ppulse_reg\ (fanout=3)

    [McSlotId=1]:     MacroCell: Name=\CapSense:ClockGen:tmp_ppulse_dly\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense:ClockGen:tmp_ppulse_reg\
        );
        Output = \CapSense:ClockGen:tmp_ppulse_dly\ (fanout=1)

    [McSlotId=2]:     MacroCell: Name=\UartXbee:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UartXbee:BUART:tx_fifo_notfull\
        );
        Output = \UartXbee:BUART:tx_status_2\ (fanout=1)

    [McSlotId=3]: (empty)
}

datapathcell: Name =\CapSense:ClockGen:UDB:PrescalerDp:u0\
    PORT MAP (
        clock => \CapSense:clk\ ,
        cs_addr_1 => \CapSense:ClockGen:cs_addr_1\ ,
        cs_addr_0 => \CapSense:ClockGen:inter_reset\ ,
        z0_comb => \CapSense:ClockGen:cs_addr_1\ ,
        ce1_comb => \CapSense:ClockGen:ppulse_equal\ ,
        cl1_comb => \CapSense:ClockGen:ppulse_less\ );
    Properties:
    {
        a0_init = "11111111"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0100000001000000000000001000000000000000100000000000000010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000101000000000001000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\CapSense:ClockGen:ScanSpeed\
    PORT MAP (
        clock => \CapSense:clk\ ,
        reset => \CapSense:ClockGen:inter_reset\ ,
        tc => \CapSense:DigitalClk\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0011111"
        cy_route_en = 0
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
synccell: Name =\CapSense:MeasureCH0:genblk1:SyncCMPR\
    PORT MAP (
        clock => \CapSense:clk\ ,
        in => \CapSense:Cmp_CH0\ ,
        out => \CapSense:Ioff_CH0\ ,
        clk_en => \CapSense:DigitalClk\ );
    Clock Polarity: Active High
    Clock Enable: PosEdge(\CapSense:DigitalClk\)

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] contents:
statusicell: Name =\TimerMainTick:TimerUDB:nrstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \TimerMainTick:TimerUDB:status_3\ ,
        status_2 => \TimerMainTick:TimerUDB:status_2\ ,
        status_0 => \TimerMainTick:TimerUDB:status_tc\ ,
        clk_en => ClockBlock_1k__SYNC_OUT );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT)

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=4, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UartXbee:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UartXbee:BUART:rx_count_2\ * !\UartXbee:BUART:rx_count_1\ * 
              !\UartXbee:BUART:rx_count_0\
        );
        Output = \UartXbee:BUART:rx_bitclk_enable\ (fanout=6)

    [McSlotId=1]:     MacroCell: Name=\CapSense:PreChargeClk\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:ClockGen:control_4\ * 
              \CapSense:ClockGen:tmp_ppulse_reg\
            + \CapSense:ClockGen:control_4\ * \CapSense:ClockGen:cmsb_reg\
        );
        Output = \CapSense:PreChargeClk\ (fanout=3)

    [McSlotId=2]:     MacroCell: Name=\TimerMainTick:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TimerMainTick:TimerUDB:control_7\ * 
              \TimerMainTick:TimerUDB:per_zero\
        );
        Output = \TimerMainTick:TimerUDB:status_tc\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=\UartDebug:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UartDebug:BUART:tx_fifo_notfull\
        );
        Output = \UartDebug:BUART:tx_status_2\ (fanout=1)
}

datapathcell: Name =\TimerMainTick:TimerUDB:sT8:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \TimerMainTick:TimerUDB:control_7\ ,
        cs_addr_0 => \TimerMainTick:TimerUDB:per_zero\ ,
        z0_comb => \TimerMainTick:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \TimerMainTick:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \TimerMainTick:TimerUDB:status_2\ ,
        clk_en => ClockBlock_1k__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT)

controlcell: Name =\TimerMainTick:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\
    PORT MAP (
        control_7 => \TimerMainTick:TimerUDB:control_7\ ,
        control_6 => \TimerMainTick:TimerUDB:control_6\ ,
        control_5 => \TimerMainTick:TimerUDB:control_5\ ,
        control_4 => \TimerMainTick:TimerUDB:control_4\ ,
        control_3 => \TimerMainTick:TimerUDB:control_3\ ,
        control_2 => \TimerMainTick:TimerUDB:control_2\ ,
        control_1 => \TimerMainTick:TimerUDB:control_1\ ,
        control_0 => \TimerMainTick:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =ClockBlock_1k__SYNC
    PORT MAP (
        in => ClockBlock_1k ,
        out => ClockBlock_1k__SYNC_OUT ,
        clock => ClockBlock_BUS_CLK );
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UartDebug:BUART:txn\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UartDebug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UartDebug:BUART:txn\ * \UartDebug:BUART:tx_state_1\ * 
              !\UartDebug:BUART:tx_bitclk\
            + \UartDebug:BUART:txn\ * \UartDebug:BUART:tx_state_2\
            + !\UartDebug:BUART:tx_state_1\ * \UartDebug:BUART:tx_state_0\ * 
              !\UartDebug:BUART:tx_shift_out\ * !\UartDebug:BUART:tx_state_2\
            + !\UartDebug:BUART:tx_state_1\ * \UartDebug:BUART:tx_state_0\ * 
              !\UartDebug:BUART:tx_state_2\ * !\UartDebug:BUART:tx_bitclk\
            + \UartDebug:BUART:tx_state_1\ * !\UartDebug:BUART:tx_state_0\ * 
              !\UartDebug:BUART:tx_shift_out\ * !\UartDebug:BUART:tx_state_2\ * 
              \UartDebug:BUART:tx_bitclk\ * \UartDebug:BUART:tx_counter_dp\
        );
        Output = \UartDebug:BUART:txn\ (fanout=2)

    [McSlotId=1]:     MacroCell: Name=\UartDebug:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UartDebug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UartDebug:BUART:tx_state_1\ * \UartDebug:BUART:tx_state_0\ * 
              \UartDebug:BUART:tx_bitclk\
            + \UartDebug:BUART:tx_state_1\ * !\UartDebug:BUART:tx_state_2\ * 
              \UartDebug:BUART:tx_bitclk\ * !\UartDebug:BUART:tx_counter_dp\
            + \UartDebug:BUART:tx_state_0\ * !\UartDebug:BUART:tx_state_2\ * 
              \UartDebug:BUART:tx_bitclk\
        );
        Output = \UartDebug:BUART:tx_state_1\ (fanout=7)

    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UartDebug:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UartDebug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UartDebug:BUART:tx_state_1\ * !\UartDebug:BUART:tx_state_0\ * 
              !\UartDebug:BUART:tx_fifo_empty\ * 
              !\UartDebug:BUART:tx_state_2\
            + !\UartDebug:BUART:tx_state_1\ * !\UartDebug:BUART:tx_state_0\ * 
              !\UartDebug:BUART:tx_fifo_empty\ * \UartDebug:BUART:tx_bitclk\
            + \UartDebug:BUART:tx_state_1\ * \UartDebug:BUART:tx_state_0\ * 
              \UartDebug:BUART:tx_fifo_empty\ * \UartDebug:BUART:tx_bitclk\
            + \UartDebug:BUART:tx_state_0\ * !\UartDebug:BUART:tx_state_2\ * 
              \UartDebug:BUART:tx_bitclk\
        );
        Output = \UartDebug:BUART:tx_state_0\ (fanout=7)

    [McSlotId=1]:     MacroCell: Name=\UartDebug:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UartDebug:BUART:tx_state_1\ * !\UartDebug:BUART:tx_state_0\ * 
              \UartDebug:BUART:tx_fifo_empty\ * \UartDebug:BUART:tx_state_2\ * 
              \UartDebug:BUART:tx_bitclk\
        );
        Output = \UartDebug:BUART:tx_status_0\ (fanout=1)

    [McSlotId=2]:     MacroCell: Name=\UartDebug:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UartDebug:BUART:tx_state_1\ * !\UartDebug:BUART:tx_state_0\ * 
              !\UartDebug:BUART:tx_state_2\
            + !\UartDebug:BUART:tx_state_1\ * !\UartDebug:BUART:tx_state_0\ * 
              \UartDebug:BUART:tx_bitclk\
        );
        Output = \UartDebug:BUART:counter_load_not\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=Net_114, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UartDebug:BUART:txn\
        );
        Output = Net_114 (fanout=1)
}

datapathcell: Name =\UartDebug:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UartDebug:Net_9\ ,
        cs_addr_2 => \UartDebug:BUART:tx_state_1\ ,
        cs_addr_1 => \UartDebug:BUART:tx_state_0\ ,
        cs_addr_0 => \UartDebug:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UartDebug:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UartDebug:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UartDebug:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UartDebug:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UartDebug:Net_9\ ,
        status_3 => \UartDebug:BUART:tx_fifo_notfull\ ,
        status_2 => \UartDebug:BUART:tx_status_2\ ,
        status_1 => \UartDebug:BUART:tx_fifo_empty\ ,
        status_0 => \UartDebug:BUART:tx_status_0\ ,
        interrupt => Net_133 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UartDebug:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UartDebug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UartDebug:BUART:tx_state_1\ * !\UartDebug:BUART:tx_state_0\ * 
              \UartDebug:BUART:tx_state_2\ * \UartDebug:BUART:tx_bitclk\
            + \UartDebug:BUART:tx_state_1\ * \UartDebug:BUART:tx_state_0\ * 
              \UartDebug:BUART:tx_bitclk\
            + \UartDebug:BUART:tx_state_1\ * !\UartDebug:BUART:tx_state_2\ * 
              \UartDebug:BUART:tx_bitclk\ * !\UartDebug:BUART:tx_counter_dp\
        );
        Output = \UartDebug:BUART:tx_state_2\ (fanout=6)

    [McSlotId=1]:     MacroCell: Name=\CapSense:MeasureCH0:cs_addr_cnt_0\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\CapSense:Ioff_CH0\ * !\CapSense:MeasureCH0:zw0\ * 
              \CapSense:MeasureCH0:zc1\ * \CapSense:MeasureCH0:wndState_2\
            + !\CapSense:Ioff_CH0\ * !\CapSense:MeasureCH0:zw1\ * 
              \CapSense:MeasureCH0:zc1\ * \CapSense:MeasureCH0:wndState_2\
            + \CapSense:MeasureCH0:wndState_0\
        );
        Output = \CapSense:MeasureCH0:cs_addr_cnt_0\ (fanout=1)

    [McSlotId=2]:     MacroCell: Name=\CapSense:MeasureCH0:cs_addr_win_0\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:MeasureCH0:zw0\ * \CapSense:MeasureCH0:zw1\ * 
              \CapSense:MeasureCH0:wndState_2\
            + \CapSense:MeasureCH0:wndState_0\
        );
        Output = \CapSense:MeasureCH0:cs_addr_win_0\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=\CapSense:MeasureCH0:cs_addr_win_1\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense:MeasureCH0:zw0\ * !\CapSense:MeasureCH0:zw1\ * 
              \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
        );
        Output = \CapSense:MeasureCH0:cs_addr_win_1\ (fanout=1)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UartXbee:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UartXbee:BUART:tx_state_1\ * !\UartXbee:BUART:tx_state_0\ * 
              \UartXbee:BUART:tx_state_2\ * \UartXbee:BUART:tx_bitclk\
            + \UartXbee:BUART:tx_state_1\ * \UartXbee:BUART:tx_state_0\ * 
              \UartXbee:BUART:tx_bitclk\
            + \UartXbee:BUART:tx_state_1\ * !\UartXbee:BUART:tx_state_2\ * 
              \UartXbee:BUART:tx_bitclk\ * !\UartXbee:BUART:tx_counter_dp\
        );
        Output = \UartXbee:BUART:tx_state_2\ (fanout=6)

    [McSlotId=1]:     MacroCell: Name=\CapSense:MeasureCH0:cs_addr_cnt_1\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:Ioff_CH0\ * !\CapSense:MeasureCH0:zw0\ * 
              \CapSense:MeasureCH0:zc0\ * \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
            + !\CapSense:Ioff_CH0\ * !\CapSense:MeasureCH0:zw1\ * 
              \CapSense:MeasureCH0:zc0\ * \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
        );
        Output = \CapSense:MeasureCH0:cs_addr_cnt_1\ (fanout=1)

    [McSlotId=2]:     MacroCell: Name=\CapSense:MeasureCH0:cs_addr_cnt_2\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:Ioff_CH0\ * !\CapSense:MeasureCH0:zw0\ * 
              \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
            + !\CapSense:Ioff_CH0\ * !\CapSense:MeasureCH0:zw1\ * 
              \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
        );
        Output = \CapSense:MeasureCH0:cs_addr_cnt_2\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=\UartDebug:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UartDebug:BUART:tx_bitclk_dp\
        );
        Output = \UartDebug:BUART:tx_bitclk_enable_pre\ (fanout=1)
}

datapathcell: Name =\CapSense:MeasureCH0:UDB:Counter:u0\
    PORT MAP (
        clock => \CapSense:clk\ ,
        cs_addr_2 => \CapSense:MeasureCH0:cs_addr_cnt_2\ ,
        cs_addr_1 => \CapSense:MeasureCH0:cs_addr_cnt_1\ ,
        cs_addr_0 => \CapSense:MeasureCH0:cs_addr_cnt_0\ ,
        z0_comb => \CapSense:MeasureCH0:zc0\ ,
        z1_comb => \CapSense:MeasureCH0:zc1\ );
    Properties:
    {
        a0_init = "11111111"
        a1_init = "11111111"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000110000000000000011001111000000001100000000000000110000000000010011000100000001001100010000000101100010010000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        d0_init = "11111111"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UartDebug:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UartDebug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UartDebug:BUART:tx_bitclk_dp\
        );
        Output = \UartDebug:BUART:tx_bitclk\ (fanout=6)

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UartDebug:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UartDebug:Net_9\ ,
        cs_addr_0 => \UartDebug:BUART:counter_load_not\ ,
        cl0_comb => \UartDebug:BUART:tx_bitclk_dp\ ,
        cl1_comb => \UartDebug:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=2, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN1_1, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UartXbee:BUART:rx_count_2\ * !\UartXbee:BUART:rx_count_1\ * 
              Net_21 * MODIN1_0
            + !\UartXbee:BUART:rx_count_2\ * !\UartXbee:BUART:rx_count_0\ * 
              Net_21 * MODIN1_0
            + \UartXbee:BUART:rx_count_2\ * MODIN1_1
            + \UartXbee:BUART:rx_count_1\ * \UartXbee:BUART:rx_count_0\ * 
              MODIN1_1
        );
        Output = MODIN1_1 (fanout=4)

    [McSlotId=1]:     MacroCell: Name=MODIN1_0, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UartXbee:BUART:rx_count_2\ * !\UartXbee:BUART:rx_count_1\ * 
              !Net_21 * MODIN1_0
            + !\UartXbee:BUART:rx_count_2\ * !\UartXbee:BUART:rx_count_1\ * 
              Net_21 * !MODIN1_0
            + !\UartXbee:BUART:rx_count_2\ * !\UartXbee:BUART:rx_count_0\ * 
              !Net_21 * MODIN1_0
            + !\UartXbee:BUART:rx_count_2\ * !\UartXbee:BUART:rx_count_0\ * 
              Net_21 * !MODIN1_0
        );
        Output = MODIN1_0 (fanout=2)

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_245, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK)
            Clock Enable: PosEdge(ClockBlock_1k__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \TimerMainTick:TimerUDB:control_7\ * 
              \TimerMainTick:TimerUDB:per_zero\
        );
        Output = Net_245 (fanout=1)

    [McSlotId=1]:     MacroCell: Name=\UartXbee:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UartXbee:BUART:rx_load_fifo\ * \UartXbee:BUART:rx_fifofull\
        );
        Output = \UartXbee:BUART:rx_status_4\ (fanout=1)

    [McSlotId=2]:     MacroCell: Name=\UartXbee:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UartXbee:BUART:rx_fifonotempty\ * 
              \UartXbee:BUART:rx_state_stop1_reg\
        );
        Output = \UartXbee:BUART:rx_status_5\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=\UartXbee:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UartXbee:BUART:tx_bitclk_dp\
        );
        Output = \UartXbee:BUART:tx_bitclk_enable_pre\ (fanout=1)
}

datapathcell: Name =\UartXbee:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UartXbee:Net_9\ ,
        cs_addr_2 => \UartXbee:BUART:rx_address_detected\ ,
        cs_addr_1 => \UartXbee:BUART:rx_state_0\ ,
        cs_addr_0 => \UartXbee:BUART:rx_bitclk_enable\ ,
        route_si => MODIN1_1 ,
        f0_load => \UartXbee:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UartXbee:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UartXbee:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UartXbee:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UartXbee:Net_9\ ,
        status_5 => \UartXbee:BUART:rx_status_5\ ,
        status_4 => \UartXbee:BUART:rx_status_4\ ,
        status_3 => \UartXbee:BUART:rx_status_3\ ,
        interrupt => Net_145 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UartXbee:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UartXbee:BUART:rx_state_0\ * 
              \UartXbee:BUART:rx_bitclk_enable\ * \UartXbee:BUART:rx_state_3\ * 
              \UartXbee:BUART:rx_state_2\ * !MODIN1_1 * 
              !\UartXbee:BUART:rx_address_detected\
        );
        Output = \UartXbee:BUART:rx_status_3\ (fanout=1)

    [McSlotId=1]:     MacroCell: Name=\UartXbee:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UartXbee:BUART:rx_state_0\ * !\UartXbee:BUART:rx_state_3\ * 
              !\UartXbee:BUART:rx_state_2\ * 
              !\UartXbee:BUART:rx_address_detected\
        );
        Output = \UartXbee:BUART:rx_counter_load\ (fanout=2)

    [McSlotId=2]:     MacroCell: Name=\UartXbee:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UartXbee:BUART:rx_state_0\ * \UartXbee:BUART:rx_state_3\ * 
              \UartXbee:BUART:rx_state_2\ * 
              !\UartXbee:BUART:rx_address_detected\
        );
        Output = \UartXbee:BUART:rx_state_stop1_reg\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=\CapSense:MeasureCH0:cs_addr_win_2\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:MeasureCH0:zw0\ * \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
            + !\CapSense:MeasureCH0:zw1\ * \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
        );
        Output = \CapSense:MeasureCH0:cs_addr_win_2\ (fanout=1)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UartXbee:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UartXbee:BUART:rx_state_0\ * 
              \UartXbee:BUART:rx_bitclk_enable\ * \UartXbee:BUART:rx_state_3\ * 
              !\UartXbee:BUART:rx_address_detected\
            + !\UartXbee:BUART:rx_state_0\ * 
              \UartXbee:BUART:rx_bitclk_enable\ * \UartXbee:BUART:rx_state_2\ * 
              !\UartXbee:BUART:rx_address_detected\
            + !\UartXbee:BUART:rx_state_0\ * !\UartXbee:BUART:rx_state_3\ * 
              !\UartXbee:BUART:rx_state_2\ * !Net_21 * 
              !\UartXbee:BUART:rx_address_detected\ * 
              \UartXbee:BUART:rx_last\
            + \UartXbee:BUART:rx_state_0\ * !\UartXbee:BUART:rx_state_3\ * 
              !\UartXbee:BUART:rx_state_2\ * 
              !\UartXbee:BUART:rx_address_detected\ * !MODIN3_6 * !MODIN3_5
            + \UartXbee:BUART:rx_state_0\ * !\UartXbee:BUART:rx_state_3\ * 
              !\UartXbee:BUART:rx_state_2\ * 
              !\UartXbee:BUART:rx_address_detected\ * !MODIN3_6 * !MODIN3_4
        );
        Output = \UartXbee:BUART:rx_state_2\ (fanout=7)

    [McSlotId=1]:     MacroCell: Name=\UartXbee:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UartXbee:BUART:rx_state_0\ * 
              \UartXbee:BUART:rx_bitclk_enable\ * \UartXbee:BUART:rx_state_3\ * 
              !\UartXbee:BUART:rx_state_2\ * 
              !\UartXbee:BUART:rx_address_detected\
            + \UartXbee:BUART:rx_state_0\ * !\UartXbee:BUART:rx_state_3\ * 
              !\UartXbee:BUART:rx_state_2\ * 
              !\UartXbee:BUART:rx_address_detected\ * !MODIN3_6 * !MODIN3_5
            + \UartXbee:BUART:rx_state_0\ * !\UartXbee:BUART:rx_state_3\ * 
              !\UartXbee:BUART:rx_state_2\ * 
              !\UartXbee:BUART:rx_address_detected\ * !MODIN3_6 * !MODIN3_4
        );
        Output = \UartXbee:BUART:rx_load_fifo\ (fanout=2)

    [McSlotId=2]:     MacroCell: Name=\UartXbee:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UartXbee:BUART:rx_state_0\ * 
              \UartXbee:BUART:rx_bitclk_enable\ * 
              !\UartXbee:BUART:rx_state_3\ * \UartXbee:BUART:rx_state_2\ * 
              !MODIN1_1 * !\UartXbee:BUART:rx_address_detected\
            + \UartXbee:BUART:rx_state_0\ * !\UartXbee:BUART:rx_state_3\ * 
              !\UartXbee:BUART:rx_state_2\ * 
              !\UartXbee:BUART:rx_address_detected\ * !MODIN3_6 * !MODIN3_5
            + \UartXbee:BUART:rx_state_0\ * !\UartXbee:BUART:rx_state_3\ * 
              !\UartXbee:BUART:rx_state_2\ * 
              !\UartXbee:BUART:rx_address_detected\ * !MODIN3_6 * !MODIN3_4
        );
        Output = \UartXbee:BUART:rx_state_0\ (fanout=8)

    [McSlotId=3]:     MacroCell: Name=\UartXbee:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UartXbee:BUART:rx_state_0\ * 
              \UartXbee:BUART:rx_bitclk_enable\ * \UartXbee:BUART:rx_state_3\ * 
              \UartXbee:BUART:rx_state_2\ * 
              !\UartXbee:BUART:rx_address_detected\
            + \UartXbee:BUART:rx_state_0\ * !\UartXbee:BUART:rx_state_3\ * 
              !\UartXbee:BUART:rx_state_2\ * 
              !\UartXbee:BUART:rx_address_detected\ * !MODIN3_6 * !MODIN3_5
            + \UartXbee:BUART:rx_state_0\ * !\UartXbee:BUART:rx_state_3\ * 
              !\UartXbee:BUART:rx_state_2\ * 
              !\UartXbee:BUART:rx_address_detected\ * !MODIN3_6 * !MODIN3_4
        );
        Output = \UartXbee:BUART:rx_state_3\ (fanout=7)
}

datapathcell: Name =\CapSense:MeasureCH0:UDB:Window:u0\
    PORT MAP (
        clock => \CapSense:clk\ ,
        cs_addr_2 => \CapSense:MeasureCH0:cs_addr_win_2\ ,
        cs_addr_1 => \CapSense:MeasureCH0:cs_addr_win_1\ ,
        cs_addr_0 => \CapSense:MeasureCH0:cs_addr_win_0\ ,
        z0_comb => \CapSense:MeasureCH0:zw0\ ,
        z1_comb => \CapSense:MeasureCH0:zw1\ );
    Properties:
    {
        a0_init = "11111111"
        a1_init = "11111111"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000110000000000000011001111000000001100000000000000110000000000010011000100000001001100010000000101100010010000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        d0_init = "11111111"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UartXbee:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UartXbee:Net_9\ ,
        load => \UartXbee:BUART:rx_counter_load\ ,
        count_6 => MODIN3_6 ,
        count_5 => MODIN3_5 ,
        count_4 => MODIN3_4 ,
        count_3 => MODIN3_3 ,
        count_2 => \UartXbee:BUART:rx_count_2\ ,
        count_1 => \UartXbee:BUART:rx_count_1\ ,
        count_0 => \UartXbee:BUART:rx_count_0\ ,
        tc => \UartXbee:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110100"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UartXbee:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UartXbee:BUART:tx_state_1\ * !\UartXbee:BUART:tx_state_0\ * 
              !\UartXbee:BUART:tx_fifo_empty\ * !\UartXbee:BUART:tx_state_2\
            + !\UartXbee:BUART:tx_state_1\ * !\UartXbee:BUART:tx_state_0\ * 
              !\UartXbee:BUART:tx_fifo_empty\ * \UartXbee:BUART:tx_bitclk\
            + \UartXbee:BUART:tx_state_1\ * \UartXbee:BUART:tx_state_0\ * 
              \UartXbee:BUART:tx_fifo_empty\ * \UartXbee:BUART:tx_bitclk\
            + \UartXbee:BUART:tx_state_0\ * !\UartXbee:BUART:tx_state_2\ * 
              \UartXbee:BUART:tx_bitclk\
        );
        Output = \UartXbee:BUART:tx_state_0\ (fanout=7)

    [McSlotId=1]:     MacroCell: Name=\UartXbee:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UartXbee:BUART:tx_state_1\ * !\UartXbee:BUART:tx_state_0\ * 
              \UartXbee:BUART:tx_fifo_empty\ * \UartXbee:BUART:tx_state_2\ * 
              \UartXbee:BUART:tx_bitclk\
        );
        Output = \UartXbee:BUART:tx_status_0\ (fanout=1)

    [McSlotId=2]:     MacroCell: Name=\UartXbee:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UartXbee:BUART:tx_state_1\ * !\UartXbee:BUART:tx_state_0\ * 
              !\UartXbee:BUART:tx_state_2\
            + !\UartXbee:BUART:tx_state_1\ * !\UartXbee:BUART:tx_state_0\ * 
              \UartXbee:BUART:tx_bitclk\
        );
        Output = \UartXbee:BUART:counter_load_not\ (fanout=1)

    [McSlotId=3]:     MacroCell: Name=Net_16, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UartXbee:BUART:txn\
        );
        Output = Net_16 (fanout=1)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UartXbee:BUART:txn\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UartXbee:BUART:txn\ * \UartXbee:BUART:tx_state_1\ * 
              !\UartXbee:BUART:tx_bitclk\
            + \UartXbee:BUART:txn\ * \UartXbee:BUART:tx_state_2\
            + !\UartXbee:BUART:tx_state_1\ * \UartXbee:BUART:tx_state_0\ * 
              !\UartXbee:BUART:tx_shift_out\ * !\UartXbee:BUART:tx_state_2\
            + !\UartXbee:BUART:tx_state_1\ * \UartXbee:BUART:tx_state_0\ * 
              !\UartXbee:BUART:tx_state_2\ * !\UartXbee:BUART:tx_bitclk\
            + \UartXbee:BUART:tx_state_1\ * !\UartXbee:BUART:tx_state_0\ * 
              !\UartXbee:BUART:tx_shift_out\ * !\UartXbee:BUART:tx_state_2\ * 
              \UartXbee:BUART:tx_bitclk\ * \UartXbee:BUART:tx_counter_dp\
        );
        Output = \UartXbee:BUART:txn\ (fanout=2)

    [McSlotId=1]:     MacroCell: Name=\UartXbee:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UartXbee:BUART:tx_state_1\ * \UartXbee:BUART:tx_state_0\ * 
              \UartXbee:BUART:tx_bitclk\
            + \UartXbee:BUART:tx_state_1\ * !\UartXbee:BUART:tx_state_2\ * 
              \UartXbee:BUART:tx_bitclk\ * !\UartXbee:BUART:tx_counter_dp\
            + \UartXbee:BUART:tx_state_0\ * !\UartXbee:BUART:tx_state_2\ * 
              \UartXbee:BUART:tx_bitclk\
        );
        Output = \UartXbee:BUART:tx_state_1\ (fanout=7)

    [McSlotId=2]:     MacroCell: Name=\UartXbee:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UartXbee:BUART:rx_address_detected\ (fanout=8)

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UartXbee:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UartXbee:Net_9\ ,
        cs_addr_2 => \UartXbee:BUART:tx_state_1\ ,
        cs_addr_1 => \UartXbee:BUART:tx_state_0\ ,
        cs_addr_0 => \UartXbee:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UartXbee:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UartXbee:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UartXbee:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UartXbee:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UartXbee:Net_9\ ,
        status_3 => \UartXbee:BUART:tx_fifo_notfull\ ,
        status_2 => \UartXbee:BUART:tx_status_2\ ,
        status_1 => \UartXbee:BUART:tx_fifo_empty\ ,
        status_0 => \UartXbee:BUART:tx_status_0\ ,
        interrupt => Net_144 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UartXbee:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_21
        );
        Output = \UartXbee:BUART:rx_last\ (fanout=1)

    [McSlotId=1]:     MacroCell: Name=\UartXbee:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UartXbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UartXbee:BUART:tx_bitclk_dp\
        );
        Output = \UartXbee:BUART:tx_bitclk\ (fanout=6)

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UartXbee:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UartXbee:Net_9\ ,
        cs_addr_0 => \UartXbee:BUART:counter_load_not\ ,
        cl0_comb => \UartXbee:BUART:tx_bitclk_dp\ ,
        cl1_comb => \UartXbee:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(7)] 
    interrupt: Name =\UartXbee:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_144 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(10)] 
    interrupt: Name =\AdcSar:IRQ\
        PORT MAP (
            interrupt => Net_157 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(12)] 
    interrupt: Name =\UartDebug:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_133 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(13)] 
    interrupt: Name =\CapSense:IsrCH0\
        PORT MAP (
            interrupt => \CapSense:Net_1603\ );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(16)] 
    interrupt: Name =IsrMainTick
        PORT MAP (
            interrupt => Net_245 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(20)] 
    interrupt: Name =\UartXbee:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_145 );
        Properties:
        {
            int_type = "10"
        }
Drq hod @ [DrqHod=(0)]: empty
Port 0 contains the following IO cells:
[IoId=5]: 
Pin : Name = PinBattVolt(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => Net_85 ,
        pad => PinBattVolt(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \CapSense:PortCH0(3)\
    Attributes:
        Alias: ButtonLightMode__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLDOWN
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \CapSense:PortCH0(3)_PAD\ ,
        analog_term => \CapSense:Net_1410_3\ );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=5]: 
Pin : Name = PinXbeeIsSleep(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => PinXbeeIsSleep(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=3]: 
Pin : Name = PinThrottleVolt(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => Net_86 ,
        pad => PinThrottleVolt(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \CapSense:PortCH0(2)\
    Attributes:
        Alias: ButtonAlarmOnOff__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLDOWN
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \CapSense:PortCH0(2)_PAD\ ,
        analog_term => \CapSense:Net_1410_2\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = PinLedAlarm(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => PinLedAlarm(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=4]: 
Pin : Name = PinUartXbeeTx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        input => Net_16 ,
        pad => PinUartXbeeTx(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = PinUartXbeeRx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        fb => Net_21 ,
        pad => PinUartXbeeRx(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \CapSense:PortCH0(1)\
    Attributes:
        Alias: ButtonLightsOnOff__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLDOWN
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \CapSense:PortCH0(1)_PAD\ ,
        analog_term => \CapSense:Net_1410_1\ );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=2]: 
Pin : Name = PinUartDebugTx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        input => Net_114 ,
        pad => PinUartDebugTx(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = PinDebug(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => PinDebug(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = PinXbeeSleep(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => PinXbeeSleep(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \CapSense:CmodCH0(0)\
    Attributes:
        Alias: Cmod_CH0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => \CapSense:Net_2149\ ,
        pad => \CapSense:CmodCH0(0)_PAD\ );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=2]: 
Pin : Name = \CapSense:PortCH0(0)\
    Attributes:
        Alias: ButtonMotorOnOff__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLDOWN
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \CapSense:PortCH0(0)_PAD\ ,
        analog_term => \CapSense:Net_1410_0\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = PinLedBoardBattLevelHigh(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => PinLedBoardBattLevelHigh(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = PinLedRemoteBattLevelHigh(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => PinLedRemoteBattLevelHigh(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = PinLedRemoteBattLevelMed(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => PinLedRemoteBattLevelMed(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = PinLedRemoteBattLevelLow(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => PinLedRemoteBattLevelLow(0)_PAD );
    Properties:
    {
    }

Port 6 is empty
Port 12 contains the following IO cells:
[IoId=4]: 
Pin : Name = PinLedMotorOn(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => PinLedMotorOn(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = PinLedInRange(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => PinLedInRange(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = PinLedBoardBattLevelLow(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => PinLedBoardBattLevelLow(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = PinLedBoardBattLevelMed(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => PinLedBoardBattLevelMed(0)_PAD );
    Properties:
    {
    }

Port 15 is empty
Fixed Function block hod @ [FFB(CAN,0)]: empty
Fixed Function block hod @ [FFB(Cache,0)]: empty
Fixed Function block hod @ [FFB(CapSense,0)]: 
    CapSense Block @ [FFB(CapSense,0)]: 
    capsensecell: Name =CapSense
        PORT MAP (
            rt => \CapSense:PreChargeClk\ ,
            lft => \CapSense:PreChargeClk\ );
Fixed Function block hod @ [FFB(Clock,0)]: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL 32kHz ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            dclk_glb_0 => \CapSense:clk\ ,
            dclk_0 => \CapSense:clk_local\ ,
            aclk_glb_0 => \AdcSar:Net_221\ ,
            aclk_0 => \AdcSar:Net_221_local\ ,
            clk_a_dig_glb_0 => \AdcSar:Net_221_adig\ ,
            clk_a_dig_0 => \AdcSar:Net_221_adig_local\ ,
            dclk_glb_1 => \UartDebug:Net_9\ ,
            dclk_1 => \UartDebug:Net_9_local\ ,
            dclk_glb_2 => \UartXbee:Net_9\ ,
            dclk_2 => \UartXbee:Net_9_local\ );
Fixed Function block hod @ [FFB(Comparator,0)]: 
    Comparator Block @ [FFB(Comparator,0)]: 
    comparatorcell: Name =\CapSense:CompCH0:ctComp\
        PORT MAP (
            vplus => \CapSense:Net_282\ ,
            vminus => \CapSense:Net_2129\ ,
            out => \CapSense:Cmp_CH0\ );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(DFB,0)]: empty
Fixed Function block hod @ [FFB(DSM,0)]: empty
Fixed Function block hod @ [FFB(Decimator,0)]: empty
Fixed Function block hod @ [FFB(EMIF,0)]: empty
Fixed Function block hod @ [FFB(I2C,0)]: empty
Fixed Function block hod @ [FFB(LCD,0)]: empty
Fixed Function block hod @ [FFB(LVD,0)]: empty
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(Timer,0)]: empty
Fixed Function block hod @ [FFB(USB,0)]: empty
Fixed Function block hod @ [FFB(VIDAC,0)]: 
    VIDAC Block @ [FFB(VIDAC,0)]: 
    vidaccell: Name =\CapSense:IdacCH0\
        PORT MAP (
            ioff => \CapSense:Ioff_CH0\ ,
            vout => \CapSense:Net_408\ ,
            iout => \CapSense:Net_1425\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 1
        }
Fixed Function block hod @ [FFB(CsAbuf,0)]: 
    CapSense Buffer @ [FFB(CsAbuf,0)]: 
    csabufcell: Name =\CapSense:BufCH0\
        PORT MAP (
            vchan => \CapSense:Net_2149\ ,
            vref => \CapSense:Net_2129\ ,
            vout => \CapSense:Net_2072\ );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(Vref,0)]: 
    Vref Block @ [FFB(Vref,1)]: 
    vrefcell: Name =\AdcSar:vRef_Vdda\
        PORT MAP (
            vout => \AdcSar:Net_248\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
    Vref Block @ [FFB(Vref,3)]: 
    vrefcell: Name =\CapSense:VrefRefCH0\
        PORT MAP (
            vout => \CapSense:Net_2129\ );
        Properties:
        {
            autoenable = 1
            guid = "89B398AD-36A8-4627-9212-707F2986319E"
            ignoresleep = 0
            name = "1.024V"
        }
Fixed Function block hod @ [FFB(LPF,0)]: empty
Fixed Function block hod @ [FFB(SAR,0)]: 
    SAR @ [FFB(SAR,0)]: 
    sarcell: Name =\AdcSar:ADC_SAR\
        PORT MAP (
            vplus => Net_76 ,
            vminus => \AdcSar:Net_126\ ,
            ext_pin => \AdcSar:Net_215\ ,
            vrefhi_out => \AdcSar:Net_126\ ,
            vref => \AdcSar:Net_248\ ,
            clock => \AdcSar:Net_221\ ,
            pump_clock => \AdcSar:Net_221\ ,
            sof_udb => __ONE__ ,
            irq => \AdcSar:Net_252\ ,
            data_out_udb_11 => \AdcSar:Net_207_11\ ,
            data_out_udb_10 => \AdcSar:Net_207_10\ ,
            data_out_udb_9 => \AdcSar:Net_207_9\ ,
            data_out_udb_8 => \AdcSar:Net_207_8\ ,
            data_out_udb_7 => \AdcSar:Net_207_7\ ,
            data_out_udb_6 => \AdcSar:Net_207_6\ ,
            data_out_udb_5 => \AdcSar:Net_207_5\ ,
            data_out_udb_4 => \AdcSar:Net_207_4\ ,
            data_out_udb_3 => \AdcSar:Net_207_3\ ,
            data_out_udb_2 => \AdcSar:Net_207_2\ ,
            data_out_udb_1 => \AdcSar:Net_207_1\ ,
            data_out_udb_0 => \AdcSar:Net_207_0\ ,
            eof_udb => Net_157 );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(TimingFault,0)]: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =AMuxAdc
        PORT MAP (
            muxin_1 => Net_86 ,
            muxin_0 => Net_85 ,
            vout => Net_76 );
        Properties:
        {
            api_type = 0
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =\CapSense:AMuxCH0\
        PORT MAP (
            muxin_6 => \CapSense:Net_1425\ ,
            muxin_5 => \CapSense:Net_282\ ,
            muxin_4 => \CapSense:Net_2149\ ,
            muxin_3 => \CapSense:Net_1410_3\ ,
            muxin_2 => \CapSense:Net_1410_2\ ,
            muxin_1 => \CapSense:Net_1410_1\ ,
            muxin_0 => \CapSense:Net_1410_0\ ,
            vout => \CapSense:Net_2072\ );
        Properties:
        {
            api_type = 0
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "0000000"
            muxin_width = 7
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                              | 
Port | Pin | Fixed |      Type |       Drive Mode |                         Name | Connections
-----+-----+-------+-----------+------------------+------------------------------+------------------------------
   0 |   5 |     * |      NONE |      HI_Z_ANALOG |               PinBattVolt(0) | Analog(Net_85)
     |   7 |     * |      NONE |    OPEN_DRAIN_LO |        \CapSense:PortCH0(3)\ | Analog(\CapSense:Net_1410_3\)
-----+-----+-------+-----------+------------------+------------------------------+------------------------------
   1 |   5 |     * |      NONE |         CMOS_OUT |            PinXbeeIsSleep(0) | 
-----+-----+-------+-----------+------------------+------------------------------+------------------------------
   2 |   3 |     * |      NONE |      HI_Z_ANALOG |           PinThrottleVolt(0) | Analog(Net_86)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO |        \CapSense:PortCH0(2)\ | Analog(\CapSense:Net_1410_2\)
     |   7 |     * |      NONE |         CMOS_OUT |               PinLedAlarm(0) | 
-----+-----+-------+-----------+------------------+------------------------------+------------------------------
   3 |   4 |     * |      NONE |         CMOS_OUT |             PinUartXbeeTx(0) | In(Net_16)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |             PinUartXbeeRx(0) | FB(Net_21)
     |   7 |     * |      NONE |    OPEN_DRAIN_LO |        \CapSense:PortCH0(1)\ | Analog(\CapSense:Net_1410_1\)
-----+-----+-------+-----------+------------------+------------------------------+------------------------------
   4 |   2 |     * |      NONE |         CMOS_OUT |            PinUartDebugTx(0) | In(Net_114)
     |   3 |     * |      NONE |         CMOS_OUT |                  PinDebug(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |              PinXbeeSleep(0) | 
     |   5 |     * |      NONE |      HI_Z_ANALOG |        \CapSense:CmodCH0(0)\ | Analog(\CapSense:Net_2149\)
-----+-----+-------+-----------+------------------+------------------------------+------------------------------
   5 |   2 |     * |      NONE |    OPEN_DRAIN_LO |        \CapSense:PortCH0(0)\ | Analog(\CapSense:Net_1410_0\)
     |   4 |     * |      NONE |         CMOS_OUT |  PinLedBoardBattLevelHigh(0) | 
     |   5 |     * |      NONE |         CMOS_OUT | PinLedRemoteBattLevelHigh(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |  PinLedRemoteBattLevelMed(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |  PinLedRemoteBattLevelLow(0) | 
-----+-----+-------+-----------+------------------+------------------------------+------------------------------
  12 |   4 |     * |      NONE |         CMOS_OUT |             PinLedMotorOn(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |             PinLedInRange(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |   PinLedBoardBattLevelLow(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |   PinLedBoardBattLevelMed(0) | 
----------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
Log: plm.M0040: The pin named PinBattVolt(0) at location P0[5] prevents a direct input connection to an Opamp. (App=cydsfit)
Log: plm.M0040: The pin named PinUartXbeeTx(0) at location P3[4] prevents a direct input connection to an Opamp. (App=cydsfit)
Log: plm.M0040: The pin named PinUartXbeeRx(0) at location P3[5] prevents a direct input connection to an Opamp. (App=cydsfit)
Log: plm.M0038: The pin named \CapSense:PortCH0(1)\ at location P3[7] prevents usage of special purposes: OpAmp:out. (App=cydsfit)
Log: plm.M0038: The pin named PinLedMotorOn(0) at location P12[4] prevents usage of special purposes: SIO or I2C:SCL. (App=cydsfit)
Log: plm.M0038: The pin named PinLedInRange(0) at location P12[5] prevents usage of special purposes: SIO or I2C:SDA. (App=cydsfit)
Log: plm.M0038: The pin named PinLedBoardBattLevelLow(0) at location P12[6] prevents usage of special purposes: SIO. (App=cydsfit)
Log: plm.M0038: The pin named PinLedBoardBattLevelMed(0) at location P12[7] prevents usage of special purposes: SIO. (App=cydsfit)
Info: plm.M0037: 
      Certain internal analog resources use the following pins for preferred routing: P0[5], P3[4], P3[5], P3[7], P12[4], P12[5], P12[6], P12[7].
      Please check the "Final Placement Details" section of the report file (Skateboard Remote.rpt) to see what resources are impacted by your pin selections.
     (App=cydsfit)
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.013ms
Digital Placement phase: Elapsed time ==> 1s.061ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 5s.114ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.373ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.148ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Skateboard Remote_timing.html
Static timing analysis phase: Elapsed time ==> 1s.115ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.592ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 14s.418ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 14s.514ms
API generation phase: Elapsed time ==> 1s.655ms
Dependency generation phase: Elapsed time ==> 0s.015ms
Cleanup phase: Elapsed time ==> 0s.002ms
