# Reading C:/altera/13.0/modelsim_ase/tcl/vsim/pref.tcl 
# ERROR: No extended dataflow license exists
# do SOC_W_PCM_run_msim_rtl_systemverilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -sv -work work +incdir+C:/Users/Thomas/Documents/ECE385/finalProj {C:/Users/Thomas/Documents/ECE385/finalProj/PCM_MM_reg.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module PCM_MM_reg
# ** Warning: C:/Users/Thomas/Documents/ECE385/finalProj/PCM_MM_reg.sv(45): (vlog-2182) 'addr_reg' might be read before written in always_comb block.
# 
# 
# Top level modules:
# 	PCM_MM_reg
# vlog -sv -work work +incdir+C:/Users/Thomas/Documents/ECE385/finalProj {C:/Users/Thomas/Documents/ECE385/finalProj/PCM_MM.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module PCM_MM
# 
# Top level modules:
# 	PCM_MM
# vlib nois_system
# ** Warning: (vlib-34) Library already exists at "nois_system".
# 
# vmap nois_system nois_system
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Thomas/Documents/ECE385/finalProj {C:/Users/Thomas/Documents/ECE385/finalProj/testbench.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L nois_system -voptargs="+acc"  testbench
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L nois_system -voptargs=\"+acc\" -t 1ps testbench 
# Loading sv_std.std
# Loading work.testbench
# Loading work.PCM_MM
# Loading work.PCM_MM_reg
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 2000 ns
# pcm_mem_mm_address was set correctly
# pcm_mem_mm_readdata was set correctly
