# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../FullAdderFileImp.srcs/sources_1/new/full_adder.vhd" \
"../../../../FullAdderFileImp.srcs/sources_1/new/ripple_carry_adder_2_FA.vhd" \
"../../../../FullAdderFileImp.srcs/sim_1/new/example_file_io_tb.vhd" \

# Do not sort compile order
nosort
