
Bluepill_BMP280.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004530  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ec  0800463c  0800463c  0000563c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004728  08004728  00006068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004728  08004728  00005728  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004730  08004730  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004730  08004730  00005730  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004734  08004734  00005734  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08004738  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000238  20000068  080047a0  00006068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002a0  080047a0  000062a0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009a77  00000000  00000000  00006091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001824  00000000  00000000  0000fb08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009a0  00000000  00000000  00011330  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000784  00000000  00000000  00011cd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017d0a  00000000  00000000  00012454  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bed2  00000000  00000000  0002a15e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008647c  00000000  00000000  00036030  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bc4ac  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002fcc  00000000  00000000  000bc4f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  000bf4bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000068 	.word	0x20000068
 8000128:	00000000 	.word	0x00000000
 800012c:	08004624 	.word	0x08004624

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000006c 	.word	0x2000006c
 8000148:	08004624 	.word	0x08004624

0800014c <__aeabi_ldivmod>:
 800014c:	b97b      	cbnz	r3, 800016e <__aeabi_ldivmod+0x22>
 800014e:	b972      	cbnz	r2, 800016e <__aeabi_ldivmod+0x22>
 8000150:	2900      	cmp	r1, #0
 8000152:	bfbe      	ittt	lt
 8000154:	2000      	movlt	r0, #0
 8000156:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 800015a:	e006      	blt.n	800016a <__aeabi_ldivmod+0x1e>
 800015c:	bf08      	it	eq
 800015e:	2800      	cmpeq	r0, #0
 8000160:	bf1c      	itt	ne
 8000162:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000166:	f04f 30ff 	movne.w	r0, #4294967295
 800016a:	f000 b9bf 	b.w	80004ec <__aeabi_idiv0>
 800016e:	f1ad 0c08 	sub.w	ip, sp, #8
 8000172:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000176:	2900      	cmp	r1, #0
 8000178:	db09      	blt.n	800018e <__aeabi_ldivmod+0x42>
 800017a:	2b00      	cmp	r3, #0
 800017c:	db1a      	blt.n	80001b4 <__aeabi_ldivmod+0x68>
 800017e:	f000 f835 	bl	80001ec <__udivmoddi4>
 8000182:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000186:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800018a:	b004      	add	sp, #16
 800018c:	4770      	bx	lr
 800018e:	4240      	negs	r0, r0
 8000190:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000194:	2b00      	cmp	r3, #0
 8000196:	db1b      	blt.n	80001d0 <__aeabi_ldivmod+0x84>
 8000198:	f000 f828 	bl	80001ec <__udivmoddi4>
 800019c:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001a0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001a4:	b004      	add	sp, #16
 80001a6:	4240      	negs	r0, r0
 80001a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001ac:	4252      	negs	r2, r2
 80001ae:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001b2:	4770      	bx	lr
 80001b4:	4252      	negs	r2, r2
 80001b6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001ba:	f000 f817 	bl	80001ec <__udivmoddi4>
 80001be:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001c2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001c6:	b004      	add	sp, #16
 80001c8:	4240      	negs	r0, r0
 80001ca:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001ce:	4770      	bx	lr
 80001d0:	4252      	negs	r2, r2
 80001d2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001d6:	f000 f809 	bl	80001ec <__udivmoddi4>
 80001da:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001de:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001e2:	b004      	add	sp, #16
 80001e4:	4252      	negs	r2, r2
 80001e6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001ea:	4770      	bx	lr

080001ec <__udivmoddi4>:
 80001ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001f0:	9d08      	ldr	r5, [sp, #32]
 80001f2:	468e      	mov	lr, r1
 80001f4:	4604      	mov	r4, r0
 80001f6:	4688      	mov	r8, r1
 80001f8:	2b00      	cmp	r3, #0
 80001fa:	d14a      	bne.n	8000292 <__udivmoddi4+0xa6>
 80001fc:	428a      	cmp	r2, r1
 80001fe:	4617      	mov	r7, r2
 8000200:	d962      	bls.n	80002c8 <__udivmoddi4+0xdc>
 8000202:	fab2 f682 	clz	r6, r2
 8000206:	b14e      	cbz	r6, 800021c <__udivmoddi4+0x30>
 8000208:	f1c6 0320 	rsb	r3, r6, #32
 800020c:	fa01 f806 	lsl.w	r8, r1, r6
 8000210:	fa20 f303 	lsr.w	r3, r0, r3
 8000214:	40b7      	lsls	r7, r6
 8000216:	ea43 0808 	orr.w	r8, r3, r8
 800021a:	40b4      	lsls	r4, r6
 800021c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000220:	fbb8 f1fe 	udiv	r1, r8, lr
 8000224:	fa1f fc87 	uxth.w	ip, r7
 8000228:	fb0e 8811 	mls	r8, lr, r1, r8
 800022c:	fb01 f20c 	mul.w	r2, r1, ip
 8000230:	0c23      	lsrs	r3, r4, #16
 8000232:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000236:	429a      	cmp	r2, r3
 8000238:	d909      	bls.n	800024e <__udivmoddi4+0x62>
 800023a:	18fb      	adds	r3, r7, r3
 800023c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000240:	f080 80eb 	bcs.w	800041a <__udivmoddi4+0x22e>
 8000244:	429a      	cmp	r2, r3
 8000246:	f240 80e8 	bls.w	800041a <__udivmoddi4+0x22e>
 800024a:	3902      	subs	r1, #2
 800024c:	443b      	add	r3, r7
 800024e:	1a9a      	subs	r2, r3, r2
 8000250:	fbb2 f0fe 	udiv	r0, r2, lr
 8000254:	fb0e 2210 	mls	r2, lr, r0, r2
 8000258:	fb00 fc0c 	mul.w	ip, r0, ip
 800025c:	b2a3      	uxth	r3, r4
 800025e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000262:	459c      	cmp	ip, r3
 8000264:	d909      	bls.n	800027a <__udivmoddi4+0x8e>
 8000266:	18fb      	adds	r3, r7, r3
 8000268:	f100 32ff 	add.w	r2, r0, #4294967295
 800026c:	f080 80d7 	bcs.w	800041e <__udivmoddi4+0x232>
 8000270:	459c      	cmp	ip, r3
 8000272:	f240 80d4 	bls.w	800041e <__udivmoddi4+0x232>
 8000276:	443b      	add	r3, r7
 8000278:	3802      	subs	r0, #2
 800027a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800027e:	2100      	movs	r1, #0
 8000280:	eba3 030c 	sub.w	r3, r3, ip
 8000284:	b11d      	cbz	r5, 800028e <__udivmoddi4+0xa2>
 8000286:	2200      	movs	r2, #0
 8000288:	40f3      	lsrs	r3, r6
 800028a:	e9c5 3200 	strd	r3, r2, [r5]
 800028e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000292:	428b      	cmp	r3, r1
 8000294:	d905      	bls.n	80002a2 <__udivmoddi4+0xb6>
 8000296:	b10d      	cbz	r5, 800029c <__udivmoddi4+0xb0>
 8000298:	e9c5 0100 	strd	r0, r1, [r5]
 800029c:	2100      	movs	r1, #0
 800029e:	4608      	mov	r0, r1
 80002a0:	e7f5      	b.n	800028e <__udivmoddi4+0xa2>
 80002a2:	fab3 f183 	clz	r1, r3
 80002a6:	2900      	cmp	r1, #0
 80002a8:	d146      	bne.n	8000338 <__udivmoddi4+0x14c>
 80002aa:	4573      	cmp	r3, lr
 80002ac:	d302      	bcc.n	80002b4 <__udivmoddi4+0xc8>
 80002ae:	4282      	cmp	r2, r0
 80002b0:	f200 8108 	bhi.w	80004c4 <__udivmoddi4+0x2d8>
 80002b4:	1a84      	subs	r4, r0, r2
 80002b6:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ba:	2001      	movs	r0, #1
 80002bc:	4690      	mov	r8, r2
 80002be:	2d00      	cmp	r5, #0
 80002c0:	d0e5      	beq.n	800028e <__udivmoddi4+0xa2>
 80002c2:	e9c5 4800 	strd	r4, r8, [r5]
 80002c6:	e7e2      	b.n	800028e <__udivmoddi4+0xa2>
 80002c8:	2a00      	cmp	r2, #0
 80002ca:	f000 8091 	beq.w	80003f0 <__udivmoddi4+0x204>
 80002ce:	fab2 f682 	clz	r6, r2
 80002d2:	2e00      	cmp	r6, #0
 80002d4:	f040 80a5 	bne.w	8000422 <__udivmoddi4+0x236>
 80002d8:	1a8a      	subs	r2, r1, r2
 80002da:	2101      	movs	r1, #1
 80002dc:	0c03      	lsrs	r3, r0, #16
 80002de:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e2:	b280      	uxth	r0, r0
 80002e4:	b2bc      	uxth	r4, r7
 80002e6:	fbb2 fcfe 	udiv	ip, r2, lr
 80002ea:	fb0e 221c 	mls	r2, lr, ip, r2
 80002ee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002f2:	fb04 f20c 	mul.w	r2, r4, ip
 80002f6:	429a      	cmp	r2, r3
 80002f8:	d907      	bls.n	800030a <__udivmoddi4+0x11e>
 80002fa:	18fb      	adds	r3, r7, r3
 80002fc:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000300:	d202      	bcs.n	8000308 <__udivmoddi4+0x11c>
 8000302:	429a      	cmp	r2, r3
 8000304:	f200 80e3 	bhi.w	80004ce <__udivmoddi4+0x2e2>
 8000308:	46c4      	mov	ip, r8
 800030a:	1a9b      	subs	r3, r3, r2
 800030c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000310:	fb0e 3312 	mls	r3, lr, r2, r3
 8000314:	fb02 f404 	mul.w	r4, r2, r4
 8000318:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800031c:	429c      	cmp	r4, r3
 800031e:	d907      	bls.n	8000330 <__udivmoddi4+0x144>
 8000320:	18fb      	adds	r3, r7, r3
 8000322:	f102 30ff 	add.w	r0, r2, #4294967295
 8000326:	d202      	bcs.n	800032e <__udivmoddi4+0x142>
 8000328:	429c      	cmp	r4, r3
 800032a:	f200 80cd 	bhi.w	80004c8 <__udivmoddi4+0x2dc>
 800032e:	4602      	mov	r2, r0
 8000330:	1b1b      	subs	r3, r3, r4
 8000332:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000336:	e7a5      	b.n	8000284 <__udivmoddi4+0x98>
 8000338:	f1c1 0620 	rsb	r6, r1, #32
 800033c:	408b      	lsls	r3, r1
 800033e:	fa22 f706 	lsr.w	r7, r2, r6
 8000342:	431f      	orrs	r7, r3
 8000344:	fa2e fa06 	lsr.w	sl, lr, r6
 8000348:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800034c:	fbba f8f9 	udiv	r8, sl, r9
 8000350:	fa0e fe01 	lsl.w	lr, lr, r1
 8000354:	fa20 f306 	lsr.w	r3, r0, r6
 8000358:	fb09 aa18 	mls	sl, r9, r8, sl
 800035c:	fa1f fc87 	uxth.w	ip, r7
 8000360:	ea43 030e 	orr.w	r3, r3, lr
 8000364:	fa00 fe01 	lsl.w	lr, r0, r1
 8000368:	fb08 f00c 	mul.w	r0, r8, ip
 800036c:	0c1c      	lsrs	r4, r3, #16
 800036e:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000372:	42a0      	cmp	r0, r4
 8000374:	fa02 f201 	lsl.w	r2, r2, r1
 8000378:	d90a      	bls.n	8000390 <__udivmoddi4+0x1a4>
 800037a:	193c      	adds	r4, r7, r4
 800037c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000380:	f080 809e 	bcs.w	80004c0 <__udivmoddi4+0x2d4>
 8000384:	42a0      	cmp	r0, r4
 8000386:	f240 809b 	bls.w	80004c0 <__udivmoddi4+0x2d4>
 800038a:	f1a8 0802 	sub.w	r8, r8, #2
 800038e:	443c      	add	r4, r7
 8000390:	1a24      	subs	r4, r4, r0
 8000392:	b298      	uxth	r0, r3
 8000394:	fbb4 f3f9 	udiv	r3, r4, r9
 8000398:	fb09 4413 	mls	r4, r9, r3, r4
 800039c:	fb03 fc0c 	mul.w	ip, r3, ip
 80003a0:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 80003a4:	45a4      	cmp	ip, r4
 80003a6:	d909      	bls.n	80003bc <__udivmoddi4+0x1d0>
 80003a8:	193c      	adds	r4, r7, r4
 80003aa:	f103 30ff 	add.w	r0, r3, #4294967295
 80003ae:	f080 8085 	bcs.w	80004bc <__udivmoddi4+0x2d0>
 80003b2:	45a4      	cmp	ip, r4
 80003b4:	f240 8082 	bls.w	80004bc <__udivmoddi4+0x2d0>
 80003b8:	3b02      	subs	r3, #2
 80003ba:	443c      	add	r4, r7
 80003bc:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 80003c0:	eba4 040c 	sub.w	r4, r4, ip
 80003c4:	fba0 8c02 	umull	r8, ip, r0, r2
 80003c8:	4564      	cmp	r4, ip
 80003ca:	4643      	mov	r3, r8
 80003cc:	46e1      	mov	r9, ip
 80003ce:	d364      	bcc.n	800049a <__udivmoddi4+0x2ae>
 80003d0:	d061      	beq.n	8000496 <__udivmoddi4+0x2aa>
 80003d2:	b15d      	cbz	r5, 80003ec <__udivmoddi4+0x200>
 80003d4:	ebbe 0203 	subs.w	r2, lr, r3
 80003d8:	eb64 0409 	sbc.w	r4, r4, r9
 80003dc:	fa04 f606 	lsl.w	r6, r4, r6
 80003e0:	fa22 f301 	lsr.w	r3, r2, r1
 80003e4:	431e      	orrs	r6, r3
 80003e6:	40cc      	lsrs	r4, r1
 80003e8:	e9c5 6400 	strd	r6, r4, [r5]
 80003ec:	2100      	movs	r1, #0
 80003ee:	e74e      	b.n	800028e <__udivmoddi4+0xa2>
 80003f0:	fbb1 fcf2 	udiv	ip, r1, r2
 80003f4:	0c01      	lsrs	r1, r0, #16
 80003f6:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80003fa:	b280      	uxth	r0, r0
 80003fc:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000400:	463b      	mov	r3, r7
 8000402:	fbb1 f1f7 	udiv	r1, r1, r7
 8000406:	4638      	mov	r0, r7
 8000408:	463c      	mov	r4, r7
 800040a:	46b8      	mov	r8, r7
 800040c:	46be      	mov	lr, r7
 800040e:	2620      	movs	r6, #32
 8000410:	eba2 0208 	sub.w	r2, r2, r8
 8000414:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000418:	e765      	b.n	80002e6 <__udivmoddi4+0xfa>
 800041a:	4601      	mov	r1, r0
 800041c:	e717      	b.n	800024e <__udivmoddi4+0x62>
 800041e:	4610      	mov	r0, r2
 8000420:	e72b      	b.n	800027a <__udivmoddi4+0x8e>
 8000422:	f1c6 0120 	rsb	r1, r6, #32
 8000426:	fa2e fc01 	lsr.w	ip, lr, r1
 800042a:	40b7      	lsls	r7, r6
 800042c:	fa0e fe06 	lsl.w	lr, lr, r6
 8000430:	fa20 f101 	lsr.w	r1, r0, r1
 8000434:	ea41 010e 	orr.w	r1, r1, lr
 8000438:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800043c:	fbbc f8fe 	udiv	r8, ip, lr
 8000440:	b2bc      	uxth	r4, r7
 8000442:	fb0e cc18 	mls	ip, lr, r8, ip
 8000446:	fb08 f904 	mul.w	r9, r8, r4
 800044a:	0c0a      	lsrs	r2, r1, #16
 800044c:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8000450:	40b0      	lsls	r0, r6
 8000452:	4591      	cmp	r9, r2
 8000454:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000458:	b280      	uxth	r0, r0
 800045a:	d93e      	bls.n	80004da <__udivmoddi4+0x2ee>
 800045c:	18ba      	adds	r2, r7, r2
 800045e:	f108 3cff 	add.w	ip, r8, #4294967295
 8000462:	d201      	bcs.n	8000468 <__udivmoddi4+0x27c>
 8000464:	4591      	cmp	r9, r2
 8000466:	d81f      	bhi.n	80004a8 <__udivmoddi4+0x2bc>
 8000468:	eba2 0209 	sub.w	r2, r2, r9
 800046c:	fbb2 f9fe 	udiv	r9, r2, lr
 8000470:	fb09 f804 	mul.w	r8, r9, r4
 8000474:	fb0e 2a19 	mls	sl, lr, r9, r2
 8000478:	b28a      	uxth	r2, r1
 800047a:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 800047e:	4542      	cmp	r2, r8
 8000480:	d229      	bcs.n	80004d6 <__udivmoddi4+0x2ea>
 8000482:	18ba      	adds	r2, r7, r2
 8000484:	f109 31ff 	add.w	r1, r9, #4294967295
 8000488:	d2c2      	bcs.n	8000410 <__udivmoddi4+0x224>
 800048a:	4542      	cmp	r2, r8
 800048c:	d2c0      	bcs.n	8000410 <__udivmoddi4+0x224>
 800048e:	f1a9 0102 	sub.w	r1, r9, #2
 8000492:	443a      	add	r2, r7
 8000494:	e7bc      	b.n	8000410 <__udivmoddi4+0x224>
 8000496:	45c6      	cmp	lr, r8
 8000498:	d29b      	bcs.n	80003d2 <__udivmoddi4+0x1e6>
 800049a:	ebb8 0302 	subs.w	r3, r8, r2
 800049e:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004a2:	3801      	subs	r0, #1
 80004a4:	46e1      	mov	r9, ip
 80004a6:	e794      	b.n	80003d2 <__udivmoddi4+0x1e6>
 80004a8:	eba7 0909 	sub.w	r9, r7, r9
 80004ac:	444a      	add	r2, r9
 80004ae:	fbb2 f9fe 	udiv	r9, r2, lr
 80004b2:	f1a8 0c02 	sub.w	ip, r8, #2
 80004b6:	fb09 f804 	mul.w	r8, r9, r4
 80004ba:	e7db      	b.n	8000474 <__udivmoddi4+0x288>
 80004bc:	4603      	mov	r3, r0
 80004be:	e77d      	b.n	80003bc <__udivmoddi4+0x1d0>
 80004c0:	46d0      	mov	r8, sl
 80004c2:	e765      	b.n	8000390 <__udivmoddi4+0x1a4>
 80004c4:	4608      	mov	r0, r1
 80004c6:	e6fa      	b.n	80002be <__udivmoddi4+0xd2>
 80004c8:	443b      	add	r3, r7
 80004ca:	3a02      	subs	r2, #2
 80004cc:	e730      	b.n	8000330 <__udivmoddi4+0x144>
 80004ce:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d2:	443b      	add	r3, r7
 80004d4:	e719      	b.n	800030a <__udivmoddi4+0x11e>
 80004d6:	4649      	mov	r1, r9
 80004d8:	e79a      	b.n	8000410 <__udivmoddi4+0x224>
 80004da:	eba2 0209 	sub.w	r2, r2, r9
 80004de:	fbb2 f9fe 	udiv	r9, r2, lr
 80004e2:	46c4      	mov	ip, r8
 80004e4:	fb09 f804 	mul.w	r8, r9, r4
 80004e8:	e7c4      	b.n	8000474 <__udivmoddi4+0x288>
 80004ea:	bf00      	nop

080004ec <__aeabi_idiv0>:
 80004ec:	4770      	bx	lr
 80004ee:	bf00      	nop

080004f0 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int _write(int fd, char *ptr, int len) {
 80004f0:	b580      	push	{r7, lr}
 80004f2:	b086      	sub	sp, #24
 80004f4:	af00      	add	r7, sp, #0
 80004f6:	60f8      	str	r0, [r7, #12]
 80004f8:	60b9      	str	r1, [r7, #8]
 80004fa:	607a      	str	r2, [r7, #4]
    HAL_StatusTypeDef hstatus;

    if (fd == 1 || fd == 2) {
 80004fc:	68fb      	ldr	r3, [r7, #12]
 80004fe:	2b01      	cmp	r3, #1
 8000500:	d002      	beq.n	8000508 <_write+0x18>
 8000502:	68fb      	ldr	r3, [r7, #12]
 8000504:	2b02      	cmp	r3, #2
 8000506:	d111      	bne.n	800052c <_write+0x3c>
      hstatus = HAL_UART_Transmit(&huart1, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	b29a      	uxth	r2, r3
 800050c:	f04f 33ff 	mov.w	r3, #4294967295
 8000510:	68b9      	ldr	r1, [r7, #8]
 8000512:	4809      	ldr	r0, [pc, #36]	@ (8000538 <_write+0x48>)
 8000514:	f002 ff1c 	bl	8003350 <HAL_UART_Transmit>
 8000518:	4603      	mov	r3, r0
 800051a:	75fb      	strb	r3, [r7, #23]
      if (hstatus == HAL_OK)
 800051c:	7dfb      	ldrb	r3, [r7, #23]
 800051e:	2b00      	cmp	r3, #0
 8000520:	d101      	bne.n	8000526 <_write+0x36>
        return len;
 8000522:	687b      	ldr	r3, [r7, #4]
 8000524:	e004      	b.n	8000530 <_write+0x40>
      else
        return -1;
 8000526:	f04f 33ff 	mov.w	r3, #4294967295
 800052a:	e001      	b.n	8000530 <_write+0x40>
    }
    return -1;
 800052c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000530:	4618      	mov	r0, r3
 8000532:	3718      	adds	r7, #24
 8000534:	46bd      	mov	sp, r7
 8000536:	bd80      	pop	{r7, pc}
 8000538:	200000d8 	.word	0x200000d8

0800053c <bmp_init>:

void bmp_init(){
 800053c:	b580      	push	{r7, lr}
 800053e:	b086      	sub	sp, #24
 8000540:	af04      	add	r7, sp, #16
	uint8_t reset = 0xB6;
 8000542:	23b6      	movs	r3, #182	@ 0xb6
 8000544:	71fb      	strb	r3, [r7, #7]
	    HAL_I2C_Mem_Write(&hi2c2, BMP_ADDRESS, 0xE0, I2C_MEMADD_SIZE_8BIT, &reset, 1, 100); //Soft reset
 8000546:	2364      	movs	r3, #100	@ 0x64
 8000548:	9302      	str	r3, [sp, #8]
 800054a:	2301      	movs	r3, #1
 800054c:	9301      	str	r3, [sp, #4]
 800054e:	1dfb      	adds	r3, r7, #7
 8000550:	9300      	str	r3, [sp, #0]
 8000552:	2301      	movs	r3, #1
 8000554:	22e0      	movs	r2, #224	@ 0xe0
 8000556:	21ec      	movs	r1, #236	@ 0xec
 8000558:	4812      	ldr	r0, [pc, #72]	@ (80005a4 <bmp_init+0x68>)
 800055a:	f001 fb77 	bl	8001c4c <HAL_I2C_Mem_Write>

	    HAL_Delay(5);
 800055e:	2005      	movs	r0, #5
 8000560:	f000 ff72 	bl	8001448 <HAL_Delay>

	    uint8_t ctrl_meas = 0x27;
 8000564:	2327      	movs	r3, #39	@ 0x27
 8000566:	71bb      	strb	r3, [r7, #6]
	    HAL_I2C_Mem_Write(&hi2c2, BMP_ADDRESS, 0xF4, I2C_MEMADD_SIZE_8BIT, &ctrl_meas, 1, 100); //Minimal over-sampling and normal mode.
 8000568:	2364      	movs	r3, #100	@ 0x64
 800056a:	9302      	str	r3, [sp, #8]
 800056c:	2301      	movs	r3, #1
 800056e:	9301      	str	r3, [sp, #4]
 8000570:	1dbb      	adds	r3, r7, #6
 8000572:	9300      	str	r3, [sp, #0]
 8000574:	2301      	movs	r3, #1
 8000576:	22f4      	movs	r2, #244	@ 0xf4
 8000578:	21ec      	movs	r1, #236	@ 0xec
 800057a:	480a      	ldr	r0, [pc, #40]	@ (80005a4 <bmp_init+0x68>)
 800057c:	f001 fb66 	bl	8001c4c <HAL_I2C_Mem_Write>

	    uint8_t config = 0x20;
 8000580:	2320      	movs	r3, #32
 8000582:	717b      	strb	r3, [r7, #5]
	    HAL_I2C_Mem_Write(&hi2c2, BMP_ADDRESS, 0xF5, I2C_MEMADD_SIZE_8BIT, &config, 1, 100); //standby time setup, IIR filter off, SPI disabled.
 8000584:	2364      	movs	r3, #100	@ 0x64
 8000586:	9302      	str	r3, [sp, #8]
 8000588:	2301      	movs	r3, #1
 800058a:	9301      	str	r3, [sp, #4]
 800058c:	1d7b      	adds	r3, r7, #5
 800058e:	9300      	str	r3, [sp, #0]
 8000590:	2301      	movs	r3, #1
 8000592:	22f5      	movs	r2, #245	@ 0xf5
 8000594:	21ec      	movs	r1, #236	@ 0xec
 8000596:	4803      	ldr	r0, [pc, #12]	@ (80005a4 <bmp_init+0x68>)
 8000598:	f001 fb58 	bl	8001c4c <HAL_I2C_Mem_Write>

}
 800059c:	bf00      	nop
 800059e:	3708      	adds	r7, #8
 80005a0:	46bd      	mov	sp, r7
 80005a2:	bd80      	pop	{r7, pc}
 80005a4:	20000084 	.word	0x20000084

080005a8 <bmp_read_calib_data>:

void bmp_read_calib_data(bmp_calib_struct *bmp){
 80005a8:	b580      	push	{r7, lr}
 80005aa:	b08e      	sub	sp, #56	@ 0x38
 80005ac:	af04      	add	r7, sp, #16
 80005ae:	6078      	str	r0, [r7, #4]
	    uint8_t rawValues[24];

	    uint8_t status;
	    uint32_t timeout = uwTick + 20;
 80005b0:	4b54      	ldr	r3, [pc, #336]	@ (8000704 <bmp_read_calib_data+0x15c>)
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	3314      	adds	r3, #20
 80005b6:	627b      	str	r3, [r7, #36]	@ 0x24

	    do {
	        HAL_I2C_Mem_Read(&hi2c2, BMP_ADDRESS, 0xF3, I2C_MEMADD_SIZE_8BIT, &status, 1, 100);
 80005b8:	2364      	movs	r3, #100	@ 0x64
 80005ba:	9302      	str	r3, [sp, #8]
 80005bc:	2301      	movs	r3, #1
 80005be:	9301      	str	r3, [sp, #4]
 80005c0:	f107 030b 	add.w	r3, r7, #11
 80005c4:	9300      	str	r3, [sp, #0]
 80005c6:	2301      	movs	r3, #1
 80005c8:	22f3      	movs	r2, #243	@ 0xf3
 80005ca:	21ec      	movs	r1, #236	@ 0xec
 80005cc:	484e      	ldr	r0, [pc, #312]	@ (8000708 <bmp_read_calib_data+0x160>)
 80005ce:	f001 fc37 	bl	8001e40 <HAL_I2C_Mem_Read>
	    } while ((status & 0x01) && uwTick < timeout);
 80005d2:	7afb      	ldrb	r3, [r7, #11]
 80005d4:	f003 0301 	and.w	r3, r3, #1
 80005d8:	2b00      	cmp	r3, #0
 80005da:	d004      	beq.n	80005e6 <bmp_read_calib_data+0x3e>
 80005dc:	4b49      	ldr	r3, [pc, #292]	@ (8000704 <bmp_read_calib_data+0x15c>)
 80005de:	681b      	ldr	r3, [r3, #0]
 80005e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80005e2:	429a      	cmp	r2, r3
 80005e4:	d8e8      	bhi.n	80005b8 <bmp_read_calib_data+0x10>

	    HAL_I2C_Mem_Read(&hi2c2, BMP_ADDRESS, 0x88, I2C_MEMADD_SIZE_8BIT, rawValues, 24, 100);
 80005e6:	2364      	movs	r3, #100	@ 0x64
 80005e8:	9302      	str	r3, [sp, #8]
 80005ea:	2318      	movs	r3, #24
 80005ec:	9301      	str	r3, [sp, #4]
 80005ee:	f107 030c 	add.w	r3, r7, #12
 80005f2:	9300      	str	r3, [sp, #0]
 80005f4:	2301      	movs	r3, #1
 80005f6:	2288      	movs	r2, #136	@ 0x88
 80005f8:	21ec      	movs	r1, #236	@ 0xec
 80005fa:	4843      	ldr	r0, [pc, #268]	@ (8000708 <bmp_read_calib_data+0x160>)
 80005fc:	f001 fc20 	bl	8001e40 <HAL_I2C_Mem_Read>

	    bmp->dig_T1 = (rawValues[1] << 8) | rawValues[0];
 8000600:	7b7b      	ldrb	r3, [r7, #13]
 8000602:	b21b      	sxth	r3, r3
 8000604:	021b      	lsls	r3, r3, #8
 8000606:	b21a      	sxth	r2, r3
 8000608:	7b3b      	ldrb	r3, [r7, #12]
 800060a:	b21b      	sxth	r3, r3
 800060c:	4313      	orrs	r3, r2
 800060e:	b21b      	sxth	r3, r3
 8000610:	b29a      	uxth	r2, r3
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	801a      	strh	r2, [r3, #0]
	    bmp->dig_T2 = (rawValues[3] << 8) | rawValues[2];
 8000616:	7bfb      	ldrb	r3, [r7, #15]
 8000618:	b21b      	sxth	r3, r3
 800061a:	021b      	lsls	r3, r3, #8
 800061c:	b21a      	sxth	r2, r3
 800061e:	7bbb      	ldrb	r3, [r7, #14]
 8000620:	b21b      	sxth	r3, r3
 8000622:	4313      	orrs	r3, r2
 8000624:	b21a      	sxth	r2, r3
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	805a      	strh	r2, [r3, #2]
	    bmp->dig_T3 = (rawValues[5] << 8) | rawValues[4];
 800062a:	7c7b      	ldrb	r3, [r7, #17]
 800062c:	b21b      	sxth	r3, r3
 800062e:	021b      	lsls	r3, r3, #8
 8000630:	b21a      	sxth	r2, r3
 8000632:	7c3b      	ldrb	r3, [r7, #16]
 8000634:	b21b      	sxth	r3, r3
 8000636:	4313      	orrs	r3, r2
 8000638:	b21a      	sxth	r2, r3
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	809a      	strh	r2, [r3, #4]
	    bmp->dig_P1 = (rawValues[7] << 8) | rawValues[6];
 800063e:	7cfb      	ldrb	r3, [r7, #19]
 8000640:	b21b      	sxth	r3, r3
 8000642:	021b      	lsls	r3, r3, #8
 8000644:	b21a      	sxth	r2, r3
 8000646:	7cbb      	ldrb	r3, [r7, #18]
 8000648:	b21b      	sxth	r3, r3
 800064a:	4313      	orrs	r3, r2
 800064c:	b21b      	sxth	r3, r3
 800064e:	b29a      	uxth	r2, r3
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	80da      	strh	r2, [r3, #6]
	    bmp->dig_P2 = (rawValues[9] << 8) | rawValues[8];
 8000654:	7d7b      	ldrb	r3, [r7, #21]
 8000656:	b21b      	sxth	r3, r3
 8000658:	021b      	lsls	r3, r3, #8
 800065a:	b21a      	sxth	r2, r3
 800065c:	7d3b      	ldrb	r3, [r7, #20]
 800065e:	b21b      	sxth	r3, r3
 8000660:	4313      	orrs	r3, r2
 8000662:	b21a      	sxth	r2, r3
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	811a      	strh	r2, [r3, #8]
	    bmp->dig_P3 = (rawValues[11]<<8) | rawValues[10];
 8000668:	7dfb      	ldrb	r3, [r7, #23]
 800066a:	b21b      	sxth	r3, r3
 800066c:	021b      	lsls	r3, r3, #8
 800066e:	b21a      	sxth	r2, r3
 8000670:	7dbb      	ldrb	r3, [r7, #22]
 8000672:	b21b      	sxth	r3, r3
 8000674:	4313      	orrs	r3, r2
 8000676:	b21a      	sxth	r2, r3
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	815a      	strh	r2, [r3, #10]
	    bmp->dig_P4 = (rawValues[13]<<8) | rawValues[12];
 800067c:	7e7b      	ldrb	r3, [r7, #25]
 800067e:	b21b      	sxth	r3, r3
 8000680:	021b      	lsls	r3, r3, #8
 8000682:	b21a      	sxth	r2, r3
 8000684:	7e3b      	ldrb	r3, [r7, #24]
 8000686:	b21b      	sxth	r3, r3
 8000688:	4313      	orrs	r3, r2
 800068a:	b21a      	sxth	r2, r3
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	819a      	strh	r2, [r3, #12]
	    bmp->dig_P5 = (rawValues[15]<<8) | rawValues[14];
 8000690:	7efb      	ldrb	r3, [r7, #27]
 8000692:	b21b      	sxth	r3, r3
 8000694:	021b      	lsls	r3, r3, #8
 8000696:	b21a      	sxth	r2, r3
 8000698:	7ebb      	ldrb	r3, [r7, #26]
 800069a:	b21b      	sxth	r3, r3
 800069c:	4313      	orrs	r3, r2
 800069e:	b21a      	sxth	r2, r3
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	81da      	strh	r2, [r3, #14]
	    bmp->dig_P6 = (rawValues[17]<<8) | rawValues[16];
 80006a4:	7f7b      	ldrb	r3, [r7, #29]
 80006a6:	b21b      	sxth	r3, r3
 80006a8:	021b      	lsls	r3, r3, #8
 80006aa:	b21a      	sxth	r2, r3
 80006ac:	7f3b      	ldrb	r3, [r7, #28]
 80006ae:	b21b      	sxth	r3, r3
 80006b0:	4313      	orrs	r3, r2
 80006b2:	b21a      	sxth	r2, r3
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	821a      	strh	r2, [r3, #16]
	    bmp->dig_P7 = (rawValues[19]<<8) | rawValues[18];
 80006b8:	7ffb      	ldrb	r3, [r7, #31]
 80006ba:	b21b      	sxth	r3, r3
 80006bc:	021b      	lsls	r3, r3, #8
 80006be:	b21a      	sxth	r2, r3
 80006c0:	7fbb      	ldrb	r3, [r7, #30]
 80006c2:	b21b      	sxth	r3, r3
 80006c4:	4313      	orrs	r3, r2
 80006c6:	b21a      	sxth	r2, r3
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	825a      	strh	r2, [r3, #18]
	    bmp->dig_P8 = (rawValues[21]<<8) | rawValues[20];
 80006cc:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80006d0:	b21b      	sxth	r3, r3
 80006d2:	021b      	lsls	r3, r3, #8
 80006d4:	b21a      	sxth	r2, r3
 80006d6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80006da:	b21b      	sxth	r3, r3
 80006dc:	4313      	orrs	r3, r2
 80006de:	b21a      	sxth	r2, r3
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	829a      	strh	r2, [r3, #20]
	    bmp->dig_P9 = (rawValues[23]<<8) | rawValues[22];
 80006e4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80006e8:	b21b      	sxth	r3, r3
 80006ea:	021b      	lsls	r3, r3, #8
 80006ec:	b21a      	sxth	r2, r3
 80006ee:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80006f2:	b21b      	sxth	r3, r3
 80006f4:	4313      	orrs	r3, r2
 80006f6:	b21a      	sxth	r2, r3
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	82da      	strh	r2, [r3, #22]
}
 80006fc:	bf00      	nop
 80006fe:	3728      	adds	r7, #40	@ 0x28
 8000700:	46bd      	mov	sp, r7
 8000702:	bd80      	pop	{r7, pc}
 8000704:	20000150 	.word	0x20000150
 8000708:	20000084 	.word	0x20000084

0800070c <bmp_raw_read>:

void bmp_raw_read(bmp_raw_struct *bmp){
 800070c:	b580      	push	{r7, lr}
 800070e:	b088      	sub	sp, #32
 8000710:	af04      	add	r7, sp, #16
 8000712:	6078      	str	r0, [r7, #4]
//
//	do{
//		HAL_I2C_Mem_Read(&hi2c2, BMP_ADDRESS, 0xF3, I2C_MEMADD_SIZE_8BIT, &status, 1, 100);
//	}while(status & 0x08);

	HAL_I2C_Mem_Read(&hi2c2, BMP_ADDRESS, 0xF7, I2C_MEMADD_SIZE_8BIT, rawValues, 6, 100);
 8000714:	2364      	movs	r3, #100	@ 0x64
 8000716:	9302      	str	r3, [sp, #8]
 8000718:	2306      	movs	r3, #6
 800071a:	9301      	str	r3, [sp, #4]
 800071c:	f107 0308 	add.w	r3, r7, #8
 8000720:	9300      	str	r3, [sp, #0]
 8000722:	2301      	movs	r3, #1
 8000724:	22f7      	movs	r2, #247	@ 0xf7
 8000726:	21ec      	movs	r1, #236	@ 0xec
 8000728:	480f      	ldr	r0, [pc, #60]	@ (8000768 <bmp_raw_read+0x5c>)
 800072a:	f001 fb89 	bl	8001e40 <HAL_I2C_Mem_Read>

	bmp->raw_pressure=(rawValues[0]<<12) | (rawValues[1]<<4) | (rawValues[2]>>4);
 800072e:	7a3b      	ldrb	r3, [r7, #8]
 8000730:	031a      	lsls	r2, r3, #12
 8000732:	7a7b      	ldrb	r3, [r7, #9]
 8000734:	011b      	lsls	r3, r3, #4
 8000736:	4313      	orrs	r3, r2
 8000738:	7aba      	ldrb	r2, [r7, #10]
 800073a:	0912      	lsrs	r2, r2, #4
 800073c:	b2d2      	uxtb	r2, r2
 800073e:	4313      	orrs	r3, r2
 8000740:	461a      	mov	r2, r3
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	601a      	str	r2, [r3, #0]
	bmp->raw_temp=(rawValues[3]<<12) | (rawValues[4]<<4) | (rawValues[5]>>4);
 8000746:	7afb      	ldrb	r3, [r7, #11]
 8000748:	031a      	lsls	r2, r3, #12
 800074a:	7b3b      	ldrb	r3, [r7, #12]
 800074c:	011b      	lsls	r3, r3, #4
 800074e:	4313      	orrs	r3, r2
 8000750:	7b7a      	ldrb	r2, [r7, #13]
 8000752:	0912      	lsrs	r2, r2, #4
 8000754:	b2d2      	uxtb	r2, r2
 8000756:	4313      	orrs	r3, r2
 8000758:	461a      	mov	r2, r3
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	605a      	str	r2, [r3, #4]
}
 800075e:	bf00      	nop
 8000760:	3710      	adds	r7, #16
 8000762:	46bd      	mov	sp, r7
 8000764:	bd80      	pop	{r7, pc}
 8000766:	bf00      	nop
 8000768:	20000084 	.word	0x20000084

0800076c <bmp_scaling>:

void bmp_scaling(bmp_calib_struct *bmpCalib, bmp_raw_struct *bmpRaw, bmp_scaled_struct *bmpScaled)
{
 800076c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000770:	b0cc      	sub	sp, #304	@ 0x130
 8000772:	af00      	add	r7, sp, #0
 8000774:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
 8000778:	f8c7 1108 	str.w	r1, [r7, #264]	@ 0x108
 800077c:	f8c7 2104 	str.w	r2, [r7, #260]	@ 0x104
    // Temperature compensation
    int32_t Var1, Var2;

    Var1 = ((((bmpRaw->raw_temp >> 3) - ((int32_t)bmpCalib->dig_T1 << 1)) *
 8000780:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8000784:	685b      	ldr	r3, [r3, #4]
 8000786:	08da      	lsrs	r2, r3, #3
 8000788:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800078c:	881b      	ldrh	r3, [r3, #0]
 800078e:	005b      	lsls	r3, r3, #1
 8000790:	1ad2      	subs	r2, r2, r3
             (int32_t)bmpCalib->dig_T2) >> 11);
 8000792:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000796:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
    Var1 = ((((bmpRaw->raw_temp >> 3) - ((int32_t)bmpCalib->dig_T1 << 1)) *
 800079a:	fb02 f303 	mul.w	r3, r2, r3
             (int32_t)bmpCalib->dig_T2) >> 11);
 800079e:	0adb      	lsrs	r3, r3, #11
    Var1 = ((((bmpRaw->raw_temp >> 3) - ((int32_t)bmpCalib->dig_T1 << 1)) *
 80007a0:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c

    Var2 = (((((bmpRaw->raw_temp >> 4) - ((int32_t)bmpCalib->dig_T1)) *
 80007a4:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80007a8:	685b      	ldr	r3, [r3, #4]
 80007aa:	091a      	lsrs	r2, r3, #4
 80007ac:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80007b0:	881b      	ldrh	r3, [r3, #0]
 80007b2:	1ad1      	subs	r1, r2, r3
              ((bmpRaw->raw_temp >> 4) - ((int32_t)bmpCalib->dig_T1))) >> 12) *
 80007b4:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80007b8:	685b      	ldr	r3, [r3, #4]
 80007ba:	091a      	lsrs	r2, r3, #4
 80007bc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80007c0:	881b      	ldrh	r3, [r3, #0]
 80007c2:	1ad3      	subs	r3, r2, r3
    Var2 = (((((bmpRaw->raw_temp >> 4) - ((int32_t)bmpCalib->dig_T1)) *
 80007c4:	fb01 f303 	mul.w	r3, r1, r3
              ((bmpRaw->raw_temp >> 4) - ((int32_t)bmpCalib->dig_T1))) >> 12) *
 80007c8:	0b1a      	lsrs	r2, r3, #12
            (int32_t)bmpCalib->dig_T3) >> 14;
 80007ca:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80007ce:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
              ((bmpRaw->raw_temp >> 4) - ((int32_t)bmpCalib->dig_T1))) >> 12) *
 80007d2:	fb02 f303 	mul.w	r3, r2, r3
            (int32_t)bmpCalib->dig_T3) >> 14;
 80007d6:	0b9b      	lsrs	r3, r3, #14
    Var2 = (((((bmpRaw->raw_temp >> 4) - ((int32_t)bmpCalib->dig_T1)) *
 80007d8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128

    t_fine = Var1 + Var2;
 80007dc:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 80007e0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80007e4:	441a      	add	r2, r3
 80007e6:	4baf      	ldr	r3, [pc, #700]	@ (8000aa4 <bmp_scaling+0x338>)
 80007e8:	601a      	str	r2, [r3, #0]
    bmpScaled->scaled_temp = (t_fine * 5 + 128) >> 8;
 80007ea:	4bae      	ldr	r3, [pc, #696]	@ (8000aa4 <bmp_scaling+0x338>)
 80007ec:	681a      	ldr	r2, [r3, #0]
 80007ee:	4613      	mov	r3, r2
 80007f0:	009b      	lsls	r3, r3, #2
 80007f2:	4413      	add	r3, r2
 80007f4:	3380      	adds	r3, #128	@ 0x80
 80007f6:	121a      	asrs	r2, r3, #8
 80007f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80007fc:	605a      	str	r2, [r3, #4]

    // Pressure compensation
    int64_t var1, var2, p;

    var1 = (int64_t)((t_fine - 128000) >> 0);
 80007fe:	4ba9      	ldr	r3, [pc, #676]	@ (8000aa4 <bmp_scaling+0x338>)
 8000800:	681b      	ldr	r3, [r3, #0]
 8000802:	f5a3 33fa 	sub.w	r3, r3, #128000	@ 0x1f400
 8000806:	17da      	asrs	r2, r3, #31
 8000808:	64bb      	str	r3, [r7, #72]	@ 0x48
 800080a:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800080c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8000810:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
    var2 = var1 * var1 * (int64_t)bmpCalib->dig_P6;
 8000814:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8000818:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800081c:	fb03 f102 	mul.w	r1, r3, r2
 8000820:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8000824:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000828:	fb02 f303 	mul.w	r3, r2, r3
 800082c:	18ca      	adds	r2, r1, r3
 800082e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000832:	fba3 4503 	umull	r4, r5, r3, r3
 8000836:	1953      	adds	r3, r2, r5
 8000838:	461d      	mov	r5, r3
 800083a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800083e:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8000842:	b21b      	sxth	r3, r3
 8000844:	17da      	asrs	r2, r3, #31
 8000846:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800084a:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800084e:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	@ 0xc0
 8000852:	4603      	mov	r3, r0
 8000854:	fb03 f205 	mul.w	r2, r3, r5
 8000858:	460b      	mov	r3, r1
 800085a:	fb04 f303 	mul.w	r3, r4, r3
 800085e:	4413      	add	r3, r2
 8000860:	4602      	mov	r2, r0
 8000862:	fba4 8902 	umull	r8, r9, r4, r2
 8000866:	444b      	add	r3, r9
 8000868:	4699      	mov	r9, r3
 800086a:	e9c7 8946 	strd	r8, r9, [r7, #280]	@ 0x118
 800086e:	e9c7 8946 	strd	r8, r9, [r7, #280]	@ 0x118
    var2 = var2 + ((var1 * (int64_t)bmpCalib->dig_P5) << 17);
 8000872:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000876:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800087a:	b21b      	sxth	r3, r3
 800087c:	17da      	asrs	r2, r3, #31
 800087e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8000882:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8000886:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800088a:	e9d7 452e 	ldrd	r4, r5, [r7, #184]	@ 0xb8
 800088e:	462a      	mov	r2, r5
 8000890:	fb02 f203 	mul.w	r2, r2, r3
 8000894:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8000898:	4621      	mov	r1, r4
 800089a:	fb01 f303 	mul.w	r3, r1, r3
 800089e:	441a      	add	r2, r3
 80008a0:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80008a4:	4621      	mov	r1, r4
 80008a6:	fba3 ab01 	umull	sl, fp, r3, r1
 80008aa:	eb02 030b 	add.w	r3, r2, fp
 80008ae:	469b      	mov	fp, r3
 80008b0:	f04f 0000 	mov.w	r0, #0
 80008b4:	f04f 0100 	mov.w	r1, #0
 80008b8:	ea4f 414b 	mov.w	r1, fp, lsl #17
 80008bc:	ea41 31da 	orr.w	r1, r1, sl, lsr #15
 80008c0:	ea4f 404a 	mov.w	r0, sl, lsl #17
 80008c4:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 80008c8:	1814      	adds	r4, r2, r0
 80008ca:	643c      	str	r4, [r7, #64]	@ 0x40
 80008cc:	414b      	adcs	r3, r1
 80008ce:	647b      	str	r3, [r7, #68]	@ 0x44
 80008d0:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 80008d4:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
    var2 = var2 + ((int64_t)bmpCalib->dig_P4 << 35);
 80008d8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80008dc:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80008e0:	b21b      	sxth	r3, r3
 80008e2:	17da      	asrs	r2, r3, #31
 80008e4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80008e8:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 80008ec:	f04f 0000 	mov.w	r0, #0
 80008f0:	f04f 0100 	mov.w	r1, #0
 80008f4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80008f8:	00d9      	lsls	r1, r3, #3
 80008fa:	2000      	movs	r0, #0
 80008fc:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8000900:	1814      	adds	r4, r2, r0
 8000902:	63bc      	str	r4, [r7, #56]	@ 0x38
 8000904:	414b      	adcs	r3, r1
 8000906:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000908:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 800090c:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118

    var1 = ((var1 * var1 * (int64_t)bmpCalib->dig_P3) >> 8) +
 8000910:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8000914:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000918:	fb03 f102 	mul.w	r1, r3, r2
 800091c:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8000920:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000924:	fb02 f303 	mul.w	r3, r2, r3
 8000928:	18ca      	adds	r2, r1, r3
 800092a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800092e:	fba3 3103 	umull	r3, r1, r3, r3
 8000932:	f8c7 10fc 	str.w	r1, [r7, #252]	@ 0xfc
 8000936:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800093a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800093e:	18d3      	adds	r3, r2, r3
 8000940:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8000944:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000948:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800094c:	b21b      	sxth	r3, r3
 800094e:	17da      	asrs	r2, r3, #31
 8000950:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8000954:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8000958:	e9d7 343e 	ldrd	r3, r4, [r7, #248]	@ 0xf8
 800095c:	4622      	mov	r2, r4
 800095e:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	@ 0xa8
 8000962:	4641      	mov	r1, r8
 8000964:	fb01 f202 	mul.w	r2, r1, r2
 8000968:	464d      	mov	r5, r9
 800096a:	4618      	mov	r0, r3
 800096c:	4621      	mov	r1, r4
 800096e:	4603      	mov	r3, r0
 8000970:	fb03 f305 	mul.w	r3, r3, r5
 8000974:	4413      	add	r3, r2
 8000976:	4602      	mov	r2, r0
 8000978:	4641      	mov	r1, r8
 800097a:	fba2 2101 	umull	r2, r1, r2, r1
 800097e:	f8c7 10f4 	str.w	r1, [r7, #244]	@ 0xf4
 8000982:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 8000986:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 800098a:	4413      	add	r3, r2
 800098c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8000990:	f04f 0000 	mov.w	r0, #0
 8000994:	f04f 0100 	mov.w	r1, #0
 8000998:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 800099c:	4623      	mov	r3, r4
 800099e:	0a18      	lsrs	r0, r3, #8
 80009a0:	462a      	mov	r2, r5
 80009a2:	ea40 6002 	orr.w	r0, r0, r2, lsl #24
 80009a6:	462b      	mov	r3, r5
 80009a8:	1219      	asrs	r1, r3, #8
           ((var1 * (int64_t)bmpCalib->dig_P2) << 12);
 80009aa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80009ae:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80009b2:	b21b      	sxth	r3, r3
 80009b4:	17da      	asrs	r2, r3, #31
 80009b6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80009ba:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80009be:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80009c2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80009c6:	464a      	mov	r2, r9
 80009c8:	fb02 f203 	mul.w	r2, r2, r3
 80009cc:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80009d0:	4644      	mov	r4, r8
 80009d2:	fb04 f303 	mul.w	r3, r4, r3
 80009d6:	441a      	add	r2, r3
 80009d8:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80009dc:	4644      	mov	r4, r8
 80009de:	fba3 3404 	umull	r3, r4, r3, r4
 80009e2:	f8c7 40ec 	str.w	r4, [r7, #236]	@ 0xec
 80009e6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80009ea:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80009ee:	18d3      	adds	r3, r2, r3
 80009f0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80009f4:	f04f 0200 	mov.w	r2, #0
 80009f8:	f04f 0300 	mov.w	r3, #0
 80009fc:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	@ 0xe8
 8000a00:	464c      	mov	r4, r9
 8000a02:	0323      	lsls	r3, r4, #12
 8000a04:	46c4      	mov	ip, r8
 8000a06:	ea43 531c 	orr.w	r3, r3, ip, lsr #20
 8000a0a:	4644      	mov	r4, r8
 8000a0c:	0322      	lsls	r2, r4, #12
    var1 = ((var1 * var1 * (int64_t)bmpCalib->dig_P3) >> 8) +
 8000a0e:	1884      	adds	r4, r0, r2
 8000a10:	633c      	str	r4, [r7, #48]	@ 0x30
 8000a12:	eb41 0303 	adc.w	r3, r1, r3
 8000a16:	637b      	str	r3, [r7, #52]	@ 0x34
 8000a18:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 8000a1c:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
    var1 = (((((int64_t)1) << 47) + var1)) * ((int64_t)bmpCalib->dig_P1) >> 33;
 8000a20:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8000a24:	f503 4100 	add.w	r1, r3, #32768	@ 0x8000
 8000a28:	f8c7 109c 	str.w	r1, [r7, #156]	@ 0x9c
 8000a2c:	f8c7 2098 	str.w	r2, [r7, #152]	@ 0x98
 8000a30:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000a34:	88db      	ldrh	r3, [r3, #6]
 8000a36:	b29b      	uxth	r3, r3
 8000a38:	2200      	movs	r2, #0
 8000a3a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8000a3e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8000a42:	e9d7 3426 	ldrd	r3, r4, [r7, #152]	@ 0x98
 8000a46:	4622      	mov	r2, r4
 8000a48:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	@ 0x90
 8000a4c:	4641      	mov	r1, r8
 8000a4e:	fb01 f202 	mul.w	r2, r1, r2
 8000a52:	464d      	mov	r5, r9
 8000a54:	4618      	mov	r0, r3
 8000a56:	4621      	mov	r1, r4
 8000a58:	4603      	mov	r3, r0
 8000a5a:	fb03 f305 	mul.w	r3, r3, r5
 8000a5e:	4413      	add	r3, r2
 8000a60:	4602      	mov	r2, r0
 8000a62:	4641      	mov	r1, r8
 8000a64:	fba2 2101 	umull	r2, r1, r2, r1
 8000a68:	f8c7 10e4 	str.w	r1, [r7, #228]	@ 0xe4
 8000a6c:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 8000a70:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8000a74:	4413      	add	r3, r2
 8000a76:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8000a7a:	f04f 0200 	mov.w	r2, #0
 8000a7e:	f04f 0300 	mov.w	r3, #0
 8000a82:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 8000a86:	4629      	mov	r1, r5
 8000a88:	104a      	asrs	r2, r1, #1
 8000a8a:	4629      	mov	r1, r5
 8000a8c:	17cb      	asrs	r3, r1, #31
 8000a8e:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120

    if (var1 == 0) {
 8000a92:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8000a96:	4313      	orrs	r3, r2
 8000a98:	d106      	bne.n	8000aa8 <bmp_scaling+0x33c>
        bmpScaled->scaled_pressure = 0;
 8000a9a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	601a      	str	r2, [r3, #0]
        return;
 8000aa2:	e156      	b.n	8000d52 <bmp_scaling+0x5e6>
 8000aa4:	20000148 	.word	0x20000148
    }

    p = 1048576LL - bmpRaw->raw_pressure;
 8000aa8:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	2200      	movs	r2, #0
 8000ab0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8000ab4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8000ab8:	2300      	movs	r3, #0
 8000aba:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8000abe:	4608      	mov	r0, r1
 8000ac0:	f5d0 1080 	rsbs	r0, r0, #1048576	@ 0x100000
 8000ac4:	62b8      	str	r0, [r7, #40]	@ 0x28
 8000ac6:	eb63 0302 	sbc.w	r3, r3, r2
 8000aca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000acc:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 8000ad0:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
    p = (((p << 31) - var2) * 3125LL) / var1;
 8000ad4:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 8000ad8:	f04f 0000 	mov.w	r0, #0
 8000adc:	f04f 0100 	mov.w	r1, #0
 8000ae0:	07d9      	lsls	r1, r3, #31
 8000ae2:	ea41 0152 	orr.w	r1, r1, r2, lsr #1
 8000ae6:	07d0      	lsls	r0, r2, #31
 8000ae8:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8000aec:	1a84      	subs	r4, r0, r2
 8000aee:	f8c7 4080 	str.w	r4, [r7, #128]	@ 0x80
 8000af2:	eb61 0303 	sbc.w	r3, r1, r3
 8000af6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8000afa:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	@ 0x80
 8000afe:	4622      	mov	r2, r4
 8000b00:	462b      	mov	r3, r5
 8000b02:	1891      	adds	r1, r2, r2
 8000b04:	6239      	str	r1, [r7, #32]
 8000b06:	415b      	adcs	r3, r3
 8000b08:	627b      	str	r3, [r7, #36]	@ 0x24
 8000b0a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8000b0e:	4621      	mov	r1, r4
 8000b10:	1851      	adds	r1, r2, r1
 8000b12:	61b9      	str	r1, [r7, #24]
 8000b14:	4629      	mov	r1, r5
 8000b16:	414b      	adcs	r3, r1
 8000b18:	61fb      	str	r3, [r7, #28]
 8000b1a:	f04f 0200 	mov.w	r2, #0
 8000b1e:	f04f 0300 	mov.w	r3, #0
 8000b22:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8000b26:	4649      	mov	r1, r9
 8000b28:	018b      	lsls	r3, r1, #6
 8000b2a:	4641      	mov	r1, r8
 8000b2c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8000b30:	4641      	mov	r1, r8
 8000b32:	018a      	lsls	r2, r1, #6
 8000b34:	4641      	mov	r1, r8
 8000b36:	1889      	adds	r1, r1, r2
 8000b38:	6139      	str	r1, [r7, #16]
 8000b3a:	4649      	mov	r1, r9
 8000b3c:	eb43 0101 	adc.w	r1, r3, r1
 8000b40:	6179      	str	r1, [r7, #20]
 8000b42:	f04f 0200 	mov.w	r2, #0
 8000b46:	f04f 0300 	mov.w	r3, #0
 8000b4a:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8000b4e:	4649      	mov	r1, r9
 8000b50:	008b      	lsls	r3, r1, #2
 8000b52:	46c4      	mov	ip, r8
 8000b54:	ea43 739c 	orr.w	r3, r3, ip, lsr #30
 8000b58:	4641      	mov	r1, r8
 8000b5a:	008a      	lsls	r2, r1, #2
 8000b5c:	4610      	mov	r0, r2
 8000b5e:	4619      	mov	r1, r3
 8000b60:	4603      	mov	r3, r0
 8000b62:	4622      	mov	r2, r4
 8000b64:	189b      	adds	r3, r3, r2
 8000b66:	60bb      	str	r3, [r7, #8]
 8000b68:	460b      	mov	r3, r1
 8000b6a:	462a      	mov	r2, r5
 8000b6c:	eb42 0303 	adc.w	r3, r2, r3
 8000b70:	60fb      	str	r3, [r7, #12]
 8000b72:	f04f 0200 	mov.w	r2, #0
 8000b76:	f04f 0300 	mov.w	r3, #0
 8000b7a:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8000b7e:	4649      	mov	r1, r9
 8000b80:	008b      	lsls	r3, r1, #2
 8000b82:	46c4      	mov	ip, r8
 8000b84:	ea43 739c 	orr.w	r3, r3, ip, lsr #30
 8000b88:	4641      	mov	r1, r8
 8000b8a:	008a      	lsls	r2, r1, #2
 8000b8c:	4610      	mov	r0, r2
 8000b8e:	4619      	mov	r1, r3
 8000b90:	4603      	mov	r3, r0
 8000b92:	4622      	mov	r2, r4
 8000b94:	189b      	adds	r3, r3, r2
 8000b96:	67bb      	str	r3, [r7, #120]	@ 0x78
 8000b98:	462b      	mov	r3, r5
 8000b9a:	460a      	mov	r2, r1
 8000b9c:	eb42 0303 	adc.w	r3, r2, r3
 8000ba0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8000ba2:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8000ba6:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8000baa:	f7ff facf 	bl	800014c <__aeabi_ldivmod>
 8000bae:	4602      	mov	r2, r0
 8000bb0:	460b      	mov	r3, r1
 8000bb2:	e9c7 2344 	strd	r2, r3, [r7, #272]	@ 0x110

    var1 = (((int64_t)bmpCalib->dig_P9) * (p >> 13) * (p >> 13)) >> 25;
 8000bb6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000bba:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8000bbe:	b21b      	sxth	r3, r3
 8000bc0:	17da      	asrs	r2, r3, #31
 8000bc2:	673b      	str	r3, [r7, #112]	@ 0x70
 8000bc4:	677a      	str	r2, [r7, #116]	@ 0x74
 8000bc6:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 8000bca:	f04f 0000 	mov.w	r0, #0
 8000bce:	f04f 0100 	mov.w	r1, #0
 8000bd2:	0b50      	lsrs	r0, r2, #13
 8000bd4:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8000bd8:	1359      	asrs	r1, r3, #13
 8000bda:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	@ 0x70
 8000bde:	462b      	mov	r3, r5
 8000be0:	fb00 f203 	mul.w	r2, r0, r3
 8000be4:	4623      	mov	r3, r4
 8000be6:	fb03 f301 	mul.w	r3, r3, r1
 8000bea:	4413      	add	r3, r2
 8000bec:	4622      	mov	r2, r4
 8000bee:	fba2 2100 	umull	r2, r1, r2, r0
 8000bf2:	f8c7 10dc 	str.w	r1, [r7, #220]	@ 0xdc
 8000bf6:	f8c7 20d8 	str.w	r2, [r7, #216]	@ 0xd8
 8000bfa:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8000bfe:	4413      	add	r3, r2
 8000c00:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8000c04:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 8000c08:	f04f 0000 	mov.w	r0, #0
 8000c0c:	f04f 0100 	mov.w	r1, #0
 8000c10:	0b50      	lsrs	r0, r2, #13
 8000c12:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8000c16:	1359      	asrs	r1, r3, #13
 8000c18:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 8000c1c:	462b      	mov	r3, r5
 8000c1e:	fb00 f203 	mul.w	r2, r0, r3
 8000c22:	4623      	mov	r3, r4
 8000c24:	fb03 f301 	mul.w	r3, r3, r1
 8000c28:	4413      	add	r3, r2
 8000c2a:	4622      	mov	r2, r4
 8000c2c:	fba2 2100 	umull	r2, r1, r2, r0
 8000c30:	f8c7 10d4 	str.w	r1, [r7, #212]	@ 0xd4
 8000c34:	f8c7 20d0 	str.w	r2, [r7, #208]	@ 0xd0
 8000c38:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8000c3c:	4413      	add	r3, r2
 8000c3e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8000c42:	f04f 0200 	mov.w	r2, #0
 8000c46:	f04f 0300 	mov.w	r3, #0
 8000c4a:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	@ 0xd0
 8000c4e:	4621      	mov	r1, r4
 8000c50:	0e4a      	lsrs	r2, r1, #25
 8000c52:	4620      	mov	r0, r4
 8000c54:	4629      	mov	r1, r5
 8000c56:	460c      	mov	r4, r1
 8000c58:	ea42 12c4 	orr.w	r2, r2, r4, lsl #7
 8000c5c:	164b      	asrs	r3, r1, #25
 8000c5e:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
    var2 = (((int64_t)bmpCalib->dig_P8) * p) >> 19;
 8000c62:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000c66:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8000c6a:	b21b      	sxth	r3, r3
 8000c6c:	17da      	asrs	r2, r3, #31
 8000c6e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8000c70:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8000c72:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8000c76:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 8000c7a:	462a      	mov	r2, r5
 8000c7c:	fb02 f203 	mul.w	r2, r2, r3
 8000c80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000c84:	4621      	mov	r1, r4
 8000c86:	fb01 f303 	mul.w	r3, r1, r3
 8000c8a:	4413      	add	r3, r2
 8000c8c:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8000c90:	4621      	mov	r1, r4
 8000c92:	fba2 2101 	umull	r2, r1, r2, r1
 8000c96:	f8c7 10cc 	str.w	r1, [r7, #204]	@ 0xcc
 8000c9a:	f8c7 20c8 	str.w	r2, [r7, #200]	@ 0xc8
 8000c9e:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 8000ca2:	4413      	add	r3, r2
 8000ca4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8000ca8:	f04f 0200 	mov.w	r2, #0
 8000cac:	f04f 0300 	mov.w	r3, #0
 8000cb0:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	@ 0xc8
 8000cb4:	4621      	mov	r1, r4
 8000cb6:	0cca      	lsrs	r2, r1, #19
 8000cb8:	4620      	mov	r0, r4
 8000cba:	4629      	mov	r1, r5
 8000cbc:	460c      	mov	r4, r1
 8000cbe:	ea42 3244 	orr.w	r2, r2, r4, lsl #13
 8000cc2:	14cb      	asrs	r3, r1, #19
 8000cc4:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118

    p = ((p + var1 + var2) >> 8) + (((int64_t)bmpCalib->dig_P7) << 4);
 8000cc8:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	@ 0x110
 8000ccc:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8000cd0:	1884      	adds	r4, r0, r2
 8000cd2:	663c      	str	r4, [r7, #96]	@ 0x60
 8000cd4:	eb41 0303 	adc.w	r3, r1, r3
 8000cd8:	667b      	str	r3, [r7, #100]	@ 0x64
 8000cda:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8000cde:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8000ce2:	4621      	mov	r1, r4
 8000ce4:	1889      	adds	r1, r1, r2
 8000ce6:	65b9      	str	r1, [r7, #88]	@ 0x58
 8000ce8:	4629      	mov	r1, r5
 8000cea:	eb43 0101 	adc.w	r1, r3, r1
 8000cee:	65f9      	str	r1, [r7, #92]	@ 0x5c
 8000cf0:	f04f 0000 	mov.w	r0, #0
 8000cf4:	f04f 0100 	mov.w	r1, #0
 8000cf8:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 8000cfc:	4623      	mov	r3, r4
 8000cfe:	0a18      	lsrs	r0, r3, #8
 8000d00:	462a      	mov	r2, r5
 8000d02:	ea40 6002 	orr.w	r0, r0, r2, lsl #24
 8000d06:	462b      	mov	r3, r5
 8000d08:	1219      	asrs	r1, r3, #8
 8000d0a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000d0e:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8000d12:	b21b      	sxth	r3, r3
 8000d14:	17da      	asrs	r2, r3, #31
 8000d16:	653b      	str	r3, [r7, #80]	@ 0x50
 8000d18:	657a      	str	r2, [r7, #84]	@ 0x54
 8000d1a:	f04f 0200 	mov.w	r2, #0
 8000d1e:	f04f 0300 	mov.w	r3, #0
 8000d22:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8000d26:	464c      	mov	r4, r9
 8000d28:	0123      	lsls	r3, r4, #4
 8000d2a:	46c4      	mov	ip, r8
 8000d2c:	ea43 731c 	orr.w	r3, r3, ip, lsr #28
 8000d30:	4644      	mov	r4, r8
 8000d32:	0122      	lsls	r2, r4, #4
 8000d34:	1884      	adds	r4, r0, r2
 8000d36:	603c      	str	r4, [r7, #0]
 8000d38:	eb41 0303 	adc.w	r3, r1, r3
 8000d3c:	607b      	str	r3, [r7, #4]
 8000d3e:	e9d7 3400 	ldrd	r3, r4, [r7]
 8000d42:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
    bmpScaled->scaled_pressure = (uint32_t)p>>8;
 8000d46:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8000d4a:	0a1a      	lsrs	r2, r3, #8
 8000d4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8000d50:	601a      	str	r2, [r3, #0]
}
 8000d52:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8000d56:	46bd      	mov	sp, r7
 8000d58:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08000d5c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b084      	sub	sp, #16
 8000d60:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d62:	f000 fb0f 	bl	8001384 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d66:	f000 f869 	bl	8000e3c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d6a:	f000 f913 	bl	8000f94 <MX_GPIO_Init>
  MX_I2C2_Init();
 8000d6e:	f000 f8ab 	bl	8000ec8 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 8000d72:	f000 f8e5 	bl	8000f40 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  printf("--------------\r\n");
 8000d76:	4828      	ldr	r0, [pc, #160]	@ (8000e18 <main+0xbc>)
 8000d78:	f002 fde8 	bl	800394c <puts>

  HAL_Delay(1000);
 8000d7c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000d80:	f000 fb62 	bl	8001448 <HAL_Delay>
  bmp_init();
 8000d84:	f7ff fbda 	bl	800053c <bmp_init>
//  s = HAL_I2C_Mem_Read(&hi2c2, BMP_ADDRESS, 0xD0,
//                       I2C_MEMADD_SIZE_8BIT, &id, 1, 200);
//
//  printf("BMP probe: status=%d id=0x%02X\r\n", s, id);

  bmp_read_calib_data(&bmp_calib_data);
 8000d88:	4824      	ldr	r0, [pc, #144]	@ (8000e1c <main+0xc0>)
 8000d8a:	f7ff fc0d 	bl	80005a8 <bmp_read_calib_data>

  printf("Calibration values-> T1=%u, P1=%u, P2=%d\r\n", bmp_calib_data.dig_T1, bmp_calib_data.dig_P1, bmp_calib_data.dig_P2);
 8000d8e:	4b23      	ldr	r3, [pc, #140]	@ (8000e1c <main+0xc0>)
 8000d90:	881b      	ldrh	r3, [r3, #0]
 8000d92:	4619      	mov	r1, r3
 8000d94:	4b21      	ldr	r3, [pc, #132]	@ (8000e1c <main+0xc0>)
 8000d96:	88db      	ldrh	r3, [r3, #6]
 8000d98:	461a      	mov	r2, r3
 8000d9a:	4b20      	ldr	r3, [pc, #128]	@ (8000e1c <main+0xc0>)
 8000d9c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8000da0:	481f      	ldr	r0, [pc, #124]	@ (8000e20 <main+0xc4>)
 8000da2:	f002 fd6b 	bl	800387c <iprintf>

  uint32_t now=0, nextBlink=500, nextBMP=1000;
 8000da6:	2300      	movs	r3, #0
 8000da8:	607b      	str	r3, [r7, #4]
 8000daa:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000dae:	60fb      	str	r3, [r7, #12]
 8000db0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000db4:	60bb      	str	r3, [r7, #8]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  now=uwTick;
 8000db6:	4b1b      	ldr	r3, [pc, #108]	@ (8000e24 <main+0xc8>)
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	607b      	str	r3, [r7, #4]

	  if(now>nextBlink){
 8000dbc:	687a      	ldr	r2, [r7, #4]
 8000dbe:	68fb      	ldr	r3, [r7, #12]
 8000dc0:	429a      	cmp	r2, r3
 8000dc2:	d908      	bls.n	8000dd6 <main+0x7a>
		  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000dc4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000dc8:	4817      	ldr	r0, [pc, #92]	@ (8000e28 <main+0xcc>)
 8000dca:	f000 fde1 	bl	8001990 <HAL_GPIO_TogglePin>
		  nextBlink=now+500;
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8000dd4:	60fb      	str	r3, [r7, #12]


	  }

	  if(now>=nextBMP){
 8000dd6:	687a      	ldr	r2, [r7, #4]
 8000dd8:	68bb      	ldr	r3, [r7, #8]
 8000dda:	429a      	cmp	r2, r3
 8000ddc:	d3eb      	bcc.n	8000db6 <main+0x5a>
		  bmp_raw_read(&bmp_raw);
 8000dde:	4813      	ldr	r0, [pc, #76]	@ (8000e2c <main+0xd0>)
 8000de0:	f7ff fc94 	bl	800070c <bmp_raw_read>
		  bmp_scaling(&bmp_calib_data, &bmp_raw, &bmp_scaled);
 8000de4:	4a12      	ldr	r2, [pc, #72]	@ (8000e30 <main+0xd4>)
 8000de6:	4911      	ldr	r1, [pc, #68]	@ (8000e2c <main+0xd0>)
 8000de8:	480c      	ldr	r0, [pc, #48]	@ (8000e1c <main+0xc0>)
 8000dea:	f7ff fcbf 	bl	800076c <bmp_scaling>
		  nextBMP+=1000;
 8000dee:	68bb      	ldr	r3, [r7, #8]
 8000df0:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8000df4:	60bb      	str	r3, [r7, #8]

		  printf("Raw pressure: %lu, Raw temperature: %lu\r\n", bmp_raw.raw_pressure, bmp_raw.raw_temp);
 8000df6:	4b0d      	ldr	r3, [pc, #52]	@ (8000e2c <main+0xd0>)
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	4a0c      	ldr	r2, [pc, #48]	@ (8000e2c <main+0xd0>)
 8000dfc:	6852      	ldr	r2, [r2, #4]
 8000dfe:	4619      	mov	r1, r3
 8000e00:	480c      	ldr	r0, [pc, #48]	@ (8000e34 <main+0xd8>)
 8000e02:	f002 fd3b 	bl	800387c <iprintf>
		  printf("Pressure: %lu, Temperature: %ld\r\n", bmp_scaled.scaled_pressure, bmp_scaled.scaled_temp);
 8000e06:	4b0a      	ldr	r3, [pc, #40]	@ (8000e30 <main+0xd4>)
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	4a09      	ldr	r2, [pc, #36]	@ (8000e30 <main+0xd4>)
 8000e0c:	6852      	ldr	r2, [r2, #4]
 8000e0e:	4619      	mov	r1, r3
 8000e10:	4809      	ldr	r0, [pc, #36]	@ (8000e38 <main+0xdc>)
 8000e12:	f002 fd33 	bl	800387c <iprintf>
	  now=uwTick;
 8000e16:	e7ce      	b.n	8000db6 <main+0x5a>
 8000e18:	0800463c 	.word	0x0800463c
 8000e1c:	20000120 	.word	0x20000120
 8000e20:	0800464c 	.word	0x0800464c
 8000e24:	20000150 	.word	0x20000150
 8000e28:	40011000 	.word	0x40011000
 8000e2c:	20000138 	.word	0x20000138
 8000e30:	20000140 	.word	0x20000140
 8000e34:	08004678 	.word	0x08004678
 8000e38:	080046a4 	.word	0x080046a4

08000e3c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b090      	sub	sp, #64	@ 0x40
 8000e40:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e42:	f107 0318 	add.w	r3, r7, #24
 8000e46:	2228      	movs	r2, #40	@ 0x28
 8000e48:	2100      	movs	r1, #0
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	f002 fe5e 	bl	8003b0c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e50:	1d3b      	adds	r3, r7, #4
 8000e52:	2200      	movs	r2, #0
 8000e54:	601a      	str	r2, [r3, #0]
 8000e56:	605a      	str	r2, [r3, #4]
 8000e58:	609a      	str	r2, [r3, #8]
 8000e5a:	60da      	str	r2, [r3, #12]
 8000e5c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000e5e:	2301      	movs	r3, #1
 8000e60:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000e62:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000e66:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000e68:	2300      	movs	r3, #0
 8000e6a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e6c:	2301      	movs	r3, #1
 8000e6e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e70:	2302      	movs	r3, #2
 8000e72:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000e74:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000e78:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000e7a:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000e7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e80:	f107 0318 	add.w	r3, r7, #24
 8000e84:	4618      	mov	r0, r3
 8000e86:	f001 fe03 	bl	8002a90 <HAL_RCC_OscConfig>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d001      	beq.n	8000e94 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000e90:	f000 f8d8 	bl	8001044 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e94:	230f      	movs	r3, #15
 8000e96:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e98:	2302      	movs	r3, #2
 8000e9a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000ea0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000ea4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000eaa:	1d3b      	adds	r3, r7, #4
 8000eac:	2102      	movs	r1, #2
 8000eae:	4618      	mov	r0, r3
 8000eb0:	f002 f870 	bl	8002f94 <HAL_RCC_ClockConfig>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d001      	beq.n	8000ebe <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000eba:	f000 f8c3 	bl	8001044 <Error_Handler>
  }
}
 8000ebe:	bf00      	nop
 8000ec0:	3740      	adds	r7, #64	@ 0x40
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	bd80      	pop	{r7, pc}
	...

08000ec8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000ecc:	4b18      	ldr	r3, [pc, #96]	@ (8000f30 <MX_I2C2_Init+0x68>)
 8000ece:	4a19      	ldr	r2, [pc, #100]	@ (8000f34 <MX_I2C2_Init+0x6c>)
 8000ed0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8000ed2:	4b17      	ldr	r3, [pc, #92]	@ (8000f30 <MX_I2C2_Init+0x68>)
 8000ed4:	4a18      	ldr	r2, [pc, #96]	@ (8000f38 <MX_I2C2_Init+0x70>)
 8000ed6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000ed8:	4b15      	ldr	r3, [pc, #84]	@ (8000f30 <MX_I2C2_Init+0x68>)
 8000eda:	2200      	movs	r2, #0
 8000edc:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8000ede:	4b14      	ldr	r3, [pc, #80]	@ (8000f30 <MX_I2C2_Init+0x68>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ee4:	4b12      	ldr	r3, [pc, #72]	@ (8000f30 <MX_I2C2_Init+0x68>)
 8000ee6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000eea:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000eec:	4b10      	ldr	r3, [pc, #64]	@ (8000f30 <MX_I2C2_Init+0x68>)
 8000eee:	2200      	movs	r2, #0
 8000ef0:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8000ef2:	4b0f      	ldr	r3, [pc, #60]	@ (8000f30 <MX_I2C2_Init+0x68>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000ef8:	4b0d      	ldr	r3, [pc, #52]	@ (8000f30 <MX_I2C2_Init+0x68>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000efe:	4b0c      	ldr	r3, [pc, #48]	@ (8000f30 <MX_I2C2_Init+0x68>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	621a      	str	r2, [r3, #32]
  __HAL_RCC_I2C2_FORCE_RESET();
 8000f04:	4b0d      	ldr	r3, [pc, #52]	@ (8000f3c <MX_I2C2_Init+0x74>)
 8000f06:	691b      	ldr	r3, [r3, #16]
 8000f08:	4a0c      	ldr	r2, [pc, #48]	@ (8000f3c <MX_I2C2_Init+0x74>)
 8000f0a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000f0e:	6113      	str	r3, [r2, #16]
  __HAL_RCC_I2C2_RELEASE_RESET();
 8000f10:	4b0a      	ldr	r3, [pc, #40]	@ (8000f3c <MX_I2C2_Init+0x74>)
 8000f12:	691b      	ldr	r3, [r3, #16]
 8000f14:	4a09      	ldr	r2, [pc, #36]	@ (8000f3c <MX_I2C2_Init+0x74>)
 8000f16:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8000f1a:	6113      	str	r3, [r2, #16]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000f1c:	4804      	ldr	r0, [pc, #16]	@ (8000f30 <MX_I2C2_Init+0x68>)
 8000f1e:	f000 fd51 	bl	80019c4 <HAL_I2C_Init>
 8000f22:	4603      	mov	r3, r0
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d001      	beq.n	8000f2c <MX_I2C2_Init+0x64>
  {
    Error_Handler();
 8000f28:	f000 f88c 	bl	8001044 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000f2c:	bf00      	nop
 8000f2e:	bd80      	pop	{r7, pc}
 8000f30:	20000084 	.word	0x20000084
 8000f34:	40005800 	.word	0x40005800
 8000f38:	000186a0 	.word	0x000186a0
 8000f3c:	40021000 	.word	0x40021000

08000f40 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000f44:	4b11      	ldr	r3, [pc, #68]	@ (8000f8c <MX_USART1_UART_Init+0x4c>)
 8000f46:	4a12      	ldr	r2, [pc, #72]	@ (8000f90 <MX_USART1_UART_Init+0x50>)
 8000f48:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000f4a:	4b10      	ldr	r3, [pc, #64]	@ (8000f8c <MX_USART1_UART_Init+0x4c>)
 8000f4c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000f50:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000f52:	4b0e      	ldr	r3, [pc, #56]	@ (8000f8c <MX_USART1_UART_Init+0x4c>)
 8000f54:	2200      	movs	r2, #0
 8000f56:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000f58:	4b0c      	ldr	r3, [pc, #48]	@ (8000f8c <MX_USART1_UART_Init+0x4c>)
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000f5e:	4b0b      	ldr	r3, [pc, #44]	@ (8000f8c <MX_USART1_UART_Init+0x4c>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000f64:	4b09      	ldr	r3, [pc, #36]	@ (8000f8c <MX_USART1_UART_Init+0x4c>)
 8000f66:	220c      	movs	r2, #12
 8000f68:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f6a:	4b08      	ldr	r3, [pc, #32]	@ (8000f8c <MX_USART1_UART_Init+0x4c>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f70:	4b06      	ldr	r3, [pc, #24]	@ (8000f8c <MX_USART1_UART_Init+0x4c>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000f76:	4805      	ldr	r0, [pc, #20]	@ (8000f8c <MX_USART1_UART_Init+0x4c>)
 8000f78:	f002 f99a 	bl	80032b0 <HAL_UART_Init>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d001      	beq.n	8000f86 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000f82:	f000 f85f 	bl	8001044 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000f86:	bf00      	nop
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop
 8000f8c:	200000d8 	.word	0x200000d8
 8000f90:	40013800 	.word	0x40013800

08000f94 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b088      	sub	sp, #32
 8000f98:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f9a:	f107 0310 	add.w	r3, r7, #16
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	601a      	str	r2, [r3, #0]
 8000fa2:	605a      	str	r2, [r3, #4]
 8000fa4:	609a      	str	r2, [r3, #8]
 8000fa6:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fa8:	4b24      	ldr	r3, [pc, #144]	@ (800103c <MX_GPIO_Init+0xa8>)
 8000faa:	699b      	ldr	r3, [r3, #24]
 8000fac:	4a23      	ldr	r2, [pc, #140]	@ (800103c <MX_GPIO_Init+0xa8>)
 8000fae:	f043 0310 	orr.w	r3, r3, #16
 8000fb2:	6193      	str	r3, [r2, #24]
 8000fb4:	4b21      	ldr	r3, [pc, #132]	@ (800103c <MX_GPIO_Init+0xa8>)
 8000fb6:	699b      	ldr	r3, [r3, #24]
 8000fb8:	f003 0310 	and.w	r3, r3, #16
 8000fbc:	60fb      	str	r3, [r7, #12]
 8000fbe:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000fc0:	4b1e      	ldr	r3, [pc, #120]	@ (800103c <MX_GPIO_Init+0xa8>)
 8000fc2:	699b      	ldr	r3, [r3, #24]
 8000fc4:	4a1d      	ldr	r2, [pc, #116]	@ (800103c <MX_GPIO_Init+0xa8>)
 8000fc6:	f043 0320 	orr.w	r3, r3, #32
 8000fca:	6193      	str	r3, [r2, #24]
 8000fcc:	4b1b      	ldr	r3, [pc, #108]	@ (800103c <MX_GPIO_Init+0xa8>)
 8000fce:	699b      	ldr	r3, [r3, #24]
 8000fd0:	f003 0320 	and.w	r3, r3, #32
 8000fd4:	60bb      	str	r3, [r7, #8]
 8000fd6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fd8:	4b18      	ldr	r3, [pc, #96]	@ (800103c <MX_GPIO_Init+0xa8>)
 8000fda:	699b      	ldr	r3, [r3, #24]
 8000fdc:	4a17      	ldr	r2, [pc, #92]	@ (800103c <MX_GPIO_Init+0xa8>)
 8000fde:	f043 0308 	orr.w	r3, r3, #8
 8000fe2:	6193      	str	r3, [r2, #24]
 8000fe4:	4b15      	ldr	r3, [pc, #84]	@ (800103c <MX_GPIO_Init+0xa8>)
 8000fe6:	699b      	ldr	r3, [r3, #24]
 8000fe8:	f003 0308 	and.w	r3, r3, #8
 8000fec:	607b      	str	r3, [r7, #4]
 8000fee:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ff0:	4b12      	ldr	r3, [pc, #72]	@ (800103c <MX_GPIO_Init+0xa8>)
 8000ff2:	699b      	ldr	r3, [r3, #24]
 8000ff4:	4a11      	ldr	r2, [pc, #68]	@ (800103c <MX_GPIO_Init+0xa8>)
 8000ff6:	f043 0304 	orr.w	r3, r3, #4
 8000ffa:	6193      	str	r3, [r2, #24]
 8000ffc:	4b0f      	ldr	r3, [pc, #60]	@ (800103c <MX_GPIO_Init+0xa8>)
 8000ffe:	699b      	ldr	r3, [r3, #24]
 8001000:	f003 0304 	and.w	r3, r3, #4
 8001004:	603b      	str	r3, [r7, #0]
 8001006:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8001008:	2201      	movs	r2, #1
 800100a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800100e:	480c      	ldr	r0, [pc, #48]	@ (8001040 <MX_GPIO_Init+0xac>)
 8001010:	f000 fca6 	bl	8001960 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001014:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001018:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800101a:	2311      	movs	r3, #17
 800101c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800101e:	2300      	movs	r3, #0
 8001020:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001022:	2302      	movs	r3, #2
 8001024:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001026:	f107 0310 	add.w	r3, r7, #16
 800102a:	4619      	mov	r1, r3
 800102c:	4804      	ldr	r0, [pc, #16]	@ (8001040 <MX_GPIO_Init+0xac>)
 800102e:	f000 fb13 	bl	8001658 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001032:	bf00      	nop
 8001034:	3720      	adds	r7, #32
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}
 800103a:	bf00      	nop
 800103c:	40021000 	.word	0x40021000
 8001040:	40011000 	.word	0x40011000

08001044 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001044:	b480      	push	{r7}
 8001046:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001048:	b672      	cpsid	i
}
 800104a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800104c:	bf00      	nop
 800104e:	e7fd      	b.n	800104c <Error_Handler+0x8>

08001050 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001050:	b480      	push	{r7}
 8001052:	b085      	sub	sp, #20
 8001054:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001056:	4b15      	ldr	r3, [pc, #84]	@ (80010ac <HAL_MspInit+0x5c>)
 8001058:	699b      	ldr	r3, [r3, #24]
 800105a:	4a14      	ldr	r2, [pc, #80]	@ (80010ac <HAL_MspInit+0x5c>)
 800105c:	f043 0301 	orr.w	r3, r3, #1
 8001060:	6193      	str	r3, [r2, #24]
 8001062:	4b12      	ldr	r3, [pc, #72]	@ (80010ac <HAL_MspInit+0x5c>)
 8001064:	699b      	ldr	r3, [r3, #24]
 8001066:	f003 0301 	and.w	r3, r3, #1
 800106a:	60bb      	str	r3, [r7, #8]
 800106c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800106e:	4b0f      	ldr	r3, [pc, #60]	@ (80010ac <HAL_MspInit+0x5c>)
 8001070:	69db      	ldr	r3, [r3, #28]
 8001072:	4a0e      	ldr	r2, [pc, #56]	@ (80010ac <HAL_MspInit+0x5c>)
 8001074:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001078:	61d3      	str	r3, [r2, #28]
 800107a:	4b0c      	ldr	r3, [pc, #48]	@ (80010ac <HAL_MspInit+0x5c>)
 800107c:	69db      	ldr	r3, [r3, #28]
 800107e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001082:	607b      	str	r3, [r7, #4]
 8001084:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001086:	4b0a      	ldr	r3, [pc, #40]	@ (80010b0 <HAL_MspInit+0x60>)
 8001088:	685b      	ldr	r3, [r3, #4]
 800108a:	60fb      	str	r3, [r7, #12]
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001092:	60fb      	str	r3, [r7, #12]
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800109a:	60fb      	str	r3, [r7, #12]
 800109c:	4a04      	ldr	r2, [pc, #16]	@ (80010b0 <HAL_MspInit+0x60>)
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010a2:	bf00      	nop
 80010a4:	3714      	adds	r7, #20
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bc80      	pop	{r7}
 80010aa:	4770      	bx	lr
 80010ac:	40021000 	.word	0x40021000
 80010b0:	40010000 	.word	0x40010000

080010b4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b088      	sub	sp, #32
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010bc:	f107 0310 	add.w	r3, r7, #16
 80010c0:	2200      	movs	r2, #0
 80010c2:	601a      	str	r2, [r3, #0]
 80010c4:	605a      	str	r2, [r3, #4]
 80010c6:	609a      	str	r2, [r3, #8]
 80010c8:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C2)
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	4a16      	ldr	r2, [pc, #88]	@ (8001128 <HAL_I2C_MspInit+0x74>)
 80010d0:	4293      	cmp	r3, r2
 80010d2:	d124      	bne.n	800111e <HAL_I2C_MspInit+0x6a>
  {
    /* USER CODE BEGIN I2C2_MspInit 0 */

    /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010d4:	4b15      	ldr	r3, [pc, #84]	@ (800112c <HAL_I2C_MspInit+0x78>)
 80010d6:	699b      	ldr	r3, [r3, #24]
 80010d8:	4a14      	ldr	r2, [pc, #80]	@ (800112c <HAL_I2C_MspInit+0x78>)
 80010da:	f043 0308 	orr.w	r3, r3, #8
 80010de:	6193      	str	r3, [r2, #24]
 80010e0:	4b12      	ldr	r3, [pc, #72]	@ (800112c <HAL_I2C_MspInit+0x78>)
 80010e2:	699b      	ldr	r3, [r3, #24]
 80010e4:	f003 0308 	and.w	r3, r3, #8
 80010e8:	60fb      	str	r3, [r7, #12]
 80010ea:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80010ec:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80010f0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80010f2:	2312      	movs	r3, #18
 80010f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80010f6:	2303      	movs	r3, #3
 80010f8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010fa:	f107 0310 	add.w	r3, r7, #16
 80010fe:	4619      	mov	r1, r3
 8001100:	480b      	ldr	r0, [pc, #44]	@ (8001130 <HAL_I2C_MspInit+0x7c>)
 8001102:	f000 faa9 	bl	8001658 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001106:	4b09      	ldr	r3, [pc, #36]	@ (800112c <HAL_I2C_MspInit+0x78>)
 8001108:	69db      	ldr	r3, [r3, #28]
 800110a:	4a08      	ldr	r2, [pc, #32]	@ (800112c <HAL_I2C_MspInit+0x78>)
 800110c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001110:	61d3      	str	r3, [r2, #28]
 8001112:	4b06      	ldr	r3, [pc, #24]	@ (800112c <HAL_I2C_MspInit+0x78>)
 8001114:	69db      	ldr	r3, [r3, #28]
 8001116:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800111a:	60bb      	str	r3, [r7, #8]
 800111c:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 800111e:	bf00      	nop
 8001120:	3720      	adds	r7, #32
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}
 8001126:	bf00      	nop
 8001128:	40005800 	.word	0x40005800
 800112c:	40021000 	.word	0x40021000
 8001130:	40010c00 	.word	0x40010c00

08001134 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b088      	sub	sp, #32
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800113c:	f107 0310 	add.w	r3, r7, #16
 8001140:	2200      	movs	r2, #0
 8001142:	601a      	str	r2, [r3, #0]
 8001144:	605a      	str	r2, [r3, #4]
 8001146:	609a      	str	r2, [r3, #8]
 8001148:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	4a1c      	ldr	r2, [pc, #112]	@ (80011c0 <HAL_UART_MspInit+0x8c>)
 8001150:	4293      	cmp	r3, r2
 8001152:	d131      	bne.n	80011b8 <HAL_UART_MspInit+0x84>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001154:	4b1b      	ldr	r3, [pc, #108]	@ (80011c4 <HAL_UART_MspInit+0x90>)
 8001156:	699b      	ldr	r3, [r3, #24]
 8001158:	4a1a      	ldr	r2, [pc, #104]	@ (80011c4 <HAL_UART_MspInit+0x90>)
 800115a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800115e:	6193      	str	r3, [r2, #24]
 8001160:	4b18      	ldr	r3, [pc, #96]	@ (80011c4 <HAL_UART_MspInit+0x90>)
 8001162:	699b      	ldr	r3, [r3, #24]
 8001164:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001168:	60fb      	str	r3, [r7, #12]
 800116a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800116c:	4b15      	ldr	r3, [pc, #84]	@ (80011c4 <HAL_UART_MspInit+0x90>)
 800116e:	699b      	ldr	r3, [r3, #24]
 8001170:	4a14      	ldr	r2, [pc, #80]	@ (80011c4 <HAL_UART_MspInit+0x90>)
 8001172:	f043 0304 	orr.w	r3, r3, #4
 8001176:	6193      	str	r3, [r2, #24]
 8001178:	4b12      	ldr	r3, [pc, #72]	@ (80011c4 <HAL_UART_MspInit+0x90>)
 800117a:	699b      	ldr	r3, [r3, #24]
 800117c:	f003 0304 	and.w	r3, r3, #4
 8001180:	60bb      	str	r3, [r7, #8]
 8001182:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001184:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001188:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800118a:	2302      	movs	r3, #2
 800118c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800118e:	2303      	movs	r3, #3
 8001190:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001192:	f107 0310 	add.w	r3, r7, #16
 8001196:	4619      	mov	r1, r3
 8001198:	480b      	ldr	r0, [pc, #44]	@ (80011c8 <HAL_UART_MspInit+0x94>)
 800119a:	f000 fa5d 	bl	8001658 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800119e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80011a2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011a4:	2300      	movs	r3, #0
 80011a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a8:	2300      	movs	r3, #0
 80011aa:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011ac:	f107 0310 	add.w	r3, r7, #16
 80011b0:	4619      	mov	r1, r3
 80011b2:	4805      	ldr	r0, [pc, #20]	@ (80011c8 <HAL_UART_MspInit+0x94>)
 80011b4:	f000 fa50 	bl	8001658 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80011b8:	bf00      	nop
 80011ba:	3720      	adds	r7, #32
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}
 80011c0:	40013800 	.word	0x40013800
 80011c4:	40021000 	.word	0x40021000
 80011c8:	40010800 	.word	0x40010800

080011cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011cc:	b480      	push	{r7}
 80011ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80011d0:	bf00      	nop
 80011d2:	e7fd      	b.n	80011d0 <NMI_Handler+0x4>

080011d4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011d4:	b480      	push	{r7}
 80011d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011d8:	bf00      	nop
 80011da:	e7fd      	b.n	80011d8 <HardFault_Handler+0x4>

080011dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011dc:	b480      	push	{r7}
 80011de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011e0:	bf00      	nop
 80011e2:	e7fd      	b.n	80011e0 <MemManage_Handler+0x4>

080011e4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011e4:	b480      	push	{r7}
 80011e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011e8:	bf00      	nop
 80011ea:	e7fd      	b.n	80011e8 <BusFault_Handler+0x4>

080011ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011ec:	b480      	push	{r7}
 80011ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011f0:	bf00      	nop
 80011f2:	e7fd      	b.n	80011f0 <UsageFault_Handler+0x4>

080011f4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011f4:	b480      	push	{r7}
 80011f6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011f8:	bf00      	nop
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bc80      	pop	{r7}
 80011fe:	4770      	bx	lr

08001200 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001200:	b480      	push	{r7}
 8001202:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001204:	bf00      	nop
 8001206:	46bd      	mov	sp, r7
 8001208:	bc80      	pop	{r7}
 800120a:	4770      	bx	lr

0800120c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800120c:	b480      	push	{r7}
 800120e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001210:	bf00      	nop
 8001212:	46bd      	mov	sp, r7
 8001214:	bc80      	pop	{r7}
 8001216:	4770      	bx	lr

08001218 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800121c:	f000 f8f8 	bl	8001410 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001220:	bf00      	nop
 8001222:	bd80      	pop	{r7, pc}

08001224 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b086      	sub	sp, #24
 8001228:	af00      	add	r7, sp, #0
 800122a:	60f8      	str	r0, [r7, #12]
 800122c:	60b9      	str	r1, [r7, #8]
 800122e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001230:	2300      	movs	r3, #0
 8001232:	617b      	str	r3, [r7, #20]
 8001234:	e00a      	b.n	800124c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001236:	f3af 8000 	nop.w
 800123a:	4601      	mov	r1, r0
 800123c:	68bb      	ldr	r3, [r7, #8]
 800123e:	1c5a      	adds	r2, r3, #1
 8001240:	60ba      	str	r2, [r7, #8]
 8001242:	b2ca      	uxtb	r2, r1
 8001244:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001246:	697b      	ldr	r3, [r7, #20]
 8001248:	3301      	adds	r3, #1
 800124a:	617b      	str	r3, [r7, #20]
 800124c:	697a      	ldr	r2, [r7, #20]
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	429a      	cmp	r2, r3
 8001252:	dbf0      	blt.n	8001236 <_read+0x12>
  }

  return len;
 8001254:	687b      	ldr	r3, [r7, #4]
}
 8001256:	4618      	mov	r0, r3
 8001258:	3718      	adds	r7, #24
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}

0800125e <_close>:
  }
  return len;
}

int _close(int file)
{
 800125e:	b480      	push	{r7}
 8001260:	b083      	sub	sp, #12
 8001262:	af00      	add	r7, sp, #0
 8001264:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001266:	f04f 33ff 	mov.w	r3, #4294967295
}
 800126a:	4618      	mov	r0, r3
 800126c:	370c      	adds	r7, #12
 800126e:	46bd      	mov	sp, r7
 8001270:	bc80      	pop	{r7}
 8001272:	4770      	bx	lr

08001274 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001274:	b480      	push	{r7}
 8001276:	b083      	sub	sp, #12
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
 800127c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800127e:	683b      	ldr	r3, [r7, #0]
 8001280:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001284:	605a      	str	r2, [r3, #4]
  return 0;
 8001286:	2300      	movs	r3, #0
}
 8001288:	4618      	mov	r0, r3
 800128a:	370c      	adds	r7, #12
 800128c:	46bd      	mov	sp, r7
 800128e:	bc80      	pop	{r7}
 8001290:	4770      	bx	lr

08001292 <_isatty>:

int _isatty(int file)
{
 8001292:	b480      	push	{r7}
 8001294:	b083      	sub	sp, #12
 8001296:	af00      	add	r7, sp, #0
 8001298:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800129a:	2301      	movs	r3, #1
}
 800129c:	4618      	mov	r0, r3
 800129e:	370c      	adds	r7, #12
 80012a0:	46bd      	mov	sp, r7
 80012a2:	bc80      	pop	{r7}
 80012a4:	4770      	bx	lr

080012a6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80012a6:	b480      	push	{r7}
 80012a8:	b085      	sub	sp, #20
 80012aa:	af00      	add	r7, sp, #0
 80012ac:	60f8      	str	r0, [r7, #12]
 80012ae:	60b9      	str	r1, [r7, #8]
 80012b0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80012b2:	2300      	movs	r3, #0
}
 80012b4:	4618      	mov	r0, r3
 80012b6:	3714      	adds	r7, #20
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bc80      	pop	{r7}
 80012bc:	4770      	bx	lr
	...

080012c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b086      	sub	sp, #24
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012c8:	4a14      	ldr	r2, [pc, #80]	@ (800131c <_sbrk+0x5c>)
 80012ca:	4b15      	ldr	r3, [pc, #84]	@ (8001320 <_sbrk+0x60>)
 80012cc:	1ad3      	subs	r3, r2, r3
 80012ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80012d0:	697b      	ldr	r3, [r7, #20]
 80012d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80012d4:	4b13      	ldr	r3, [pc, #76]	@ (8001324 <_sbrk+0x64>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d102      	bne.n	80012e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80012dc:	4b11      	ldr	r3, [pc, #68]	@ (8001324 <_sbrk+0x64>)
 80012de:	4a12      	ldr	r2, [pc, #72]	@ (8001328 <_sbrk+0x68>)
 80012e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80012e2:	4b10      	ldr	r3, [pc, #64]	@ (8001324 <_sbrk+0x64>)
 80012e4:	681a      	ldr	r2, [r3, #0]
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	4413      	add	r3, r2
 80012ea:	693a      	ldr	r2, [r7, #16]
 80012ec:	429a      	cmp	r2, r3
 80012ee:	d207      	bcs.n	8001300 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80012f0:	f002 fc5a 	bl	8003ba8 <__errno>
 80012f4:	4603      	mov	r3, r0
 80012f6:	220c      	movs	r2, #12
 80012f8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80012fa:	f04f 33ff 	mov.w	r3, #4294967295
 80012fe:	e009      	b.n	8001314 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001300:	4b08      	ldr	r3, [pc, #32]	@ (8001324 <_sbrk+0x64>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001306:	4b07      	ldr	r3, [pc, #28]	@ (8001324 <_sbrk+0x64>)
 8001308:	681a      	ldr	r2, [r3, #0]
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	4413      	add	r3, r2
 800130e:	4a05      	ldr	r2, [pc, #20]	@ (8001324 <_sbrk+0x64>)
 8001310:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001312:	68fb      	ldr	r3, [r7, #12]
}
 8001314:	4618      	mov	r0, r3
 8001316:	3718      	adds	r7, #24
 8001318:	46bd      	mov	sp, r7
 800131a:	bd80      	pop	{r7, pc}
 800131c:	20005000 	.word	0x20005000
 8001320:	00000400 	.word	0x00000400
 8001324:	2000014c 	.word	0x2000014c
 8001328:	200002a0 	.word	0x200002a0

0800132c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800132c:	b480      	push	{r7}
 800132e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001330:	bf00      	nop
 8001332:	46bd      	mov	sp, r7
 8001334:	bc80      	pop	{r7}
 8001336:	4770      	bx	lr

08001338 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001338:	f7ff fff8 	bl	800132c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800133c:	480b      	ldr	r0, [pc, #44]	@ (800136c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800133e:	490c      	ldr	r1, [pc, #48]	@ (8001370 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001340:	4a0c      	ldr	r2, [pc, #48]	@ (8001374 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001342:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001344:	e002      	b.n	800134c <LoopCopyDataInit>

08001346 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001346:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001348:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800134a:	3304      	adds	r3, #4

0800134c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800134c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800134e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001350:	d3f9      	bcc.n	8001346 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001352:	4a09      	ldr	r2, [pc, #36]	@ (8001378 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001354:	4c09      	ldr	r4, [pc, #36]	@ (800137c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001356:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001358:	e001      	b.n	800135e <LoopFillZerobss>

0800135a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800135a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800135c:	3204      	adds	r2, #4

0800135e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800135e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001360:	d3fb      	bcc.n	800135a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001362:	f002 fc27 	bl	8003bb4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001366:	f7ff fcf9 	bl	8000d5c <main>
  bx lr
 800136a:	4770      	bx	lr
  ldr r0, =_sdata
 800136c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001370:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001374:	08004738 	.word	0x08004738
  ldr r2, =_sbss
 8001378:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 800137c:	200002a0 	.word	0x200002a0

08001380 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001380:	e7fe      	b.n	8001380 <ADC1_2_IRQHandler>
	...

08001384 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001388:	4b08      	ldr	r3, [pc, #32]	@ (80013ac <HAL_Init+0x28>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	4a07      	ldr	r2, [pc, #28]	@ (80013ac <HAL_Init+0x28>)
 800138e:	f043 0310 	orr.w	r3, r3, #16
 8001392:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001394:	2003      	movs	r0, #3
 8001396:	f000 f92b 	bl	80015f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800139a:	200f      	movs	r0, #15
 800139c:	f000 f808 	bl	80013b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80013a0:	f7ff fe56 	bl	8001050 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80013a4:	2300      	movs	r3, #0
}
 80013a6:	4618      	mov	r0, r3
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	40022000 	.word	0x40022000

080013b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b082      	sub	sp, #8
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80013b8:	4b12      	ldr	r3, [pc, #72]	@ (8001404 <HAL_InitTick+0x54>)
 80013ba:	681a      	ldr	r2, [r3, #0]
 80013bc:	4b12      	ldr	r3, [pc, #72]	@ (8001408 <HAL_InitTick+0x58>)
 80013be:	781b      	ldrb	r3, [r3, #0]
 80013c0:	4619      	mov	r1, r3
 80013c2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80013ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80013ce:	4618      	mov	r0, r3
 80013d0:	f000 f935 	bl	800163e <HAL_SYSTICK_Config>
 80013d4:	4603      	mov	r3, r0
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d001      	beq.n	80013de <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80013da:	2301      	movs	r3, #1
 80013dc:	e00e      	b.n	80013fc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	2b0f      	cmp	r3, #15
 80013e2:	d80a      	bhi.n	80013fa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013e4:	2200      	movs	r2, #0
 80013e6:	6879      	ldr	r1, [r7, #4]
 80013e8:	f04f 30ff 	mov.w	r0, #4294967295
 80013ec:	f000 f90b 	bl	8001606 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80013f0:	4a06      	ldr	r2, [pc, #24]	@ (800140c <HAL_InitTick+0x5c>)
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80013f6:	2300      	movs	r3, #0
 80013f8:	e000      	b.n	80013fc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80013fa:	2301      	movs	r3, #1
}
 80013fc:	4618      	mov	r0, r3
 80013fe:	3708      	adds	r7, #8
 8001400:	46bd      	mov	sp, r7
 8001402:	bd80      	pop	{r7, pc}
 8001404:	20000000 	.word	0x20000000
 8001408:	20000008 	.word	0x20000008
 800140c:	20000004 	.word	0x20000004

08001410 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001410:	b480      	push	{r7}
 8001412:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001414:	4b05      	ldr	r3, [pc, #20]	@ (800142c <HAL_IncTick+0x1c>)
 8001416:	781b      	ldrb	r3, [r3, #0]
 8001418:	461a      	mov	r2, r3
 800141a:	4b05      	ldr	r3, [pc, #20]	@ (8001430 <HAL_IncTick+0x20>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	4413      	add	r3, r2
 8001420:	4a03      	ldr	r2, [pc, #12]	@ (8001430 <HAL_IncTick+0x20>)
 8001422:	6013      	str	r3, [r2, #0]
}
 8001424:	bf00      	nop
 8001426:	46bd      	mov	sp, r7
 8001428:	bc80      	pop	{r7}
 800142a:	4770      	bx	lr
 800142c:	20000008 	.word	0x20000008
 8001430:	20000150 	.word	0x20000150

08001434 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001434:	b480      	push	{r7}
 8001436:	af00      	add	r7, sp, #0
  return uwTick;
 8001438:	4b02      	ldr	r3, [pc, #8]	@ (8001444 <HAL_GetTick+0x10>)
 800143a:	681b      	ldr	r3, [r3, #0]
}
 800143c:	4618      	mov	r0, r3
 800143e:	46bd      	mov	sp, r7
 8001440:	bc80      	pop	{r7}
 8001442:	4770      	bx	lr
 8001444:	20000150 	.word	0x20000150

08001448 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b084      	sub	sp, #16
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001450:	f7ff fff0 	bl	8001434 <HAL_GetTick>
 8001454:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001460:	d005      	beq.n	800146e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001462:	4b0a      	ldr	r3, [pc, #40]	@ (800148c <HAL_Delay+0x44>)
 8001464:	781b      	ldrb	r3, [r3, #0]
 8001466:	461a      	mov	r2, r3
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	4413      	add	r3, r2
 800146c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800146e:	bf00      	nop
 8001470:	f7ff ffe0 	bl	8001434 <HAL_GetTick>
 8001474:	4602      	mov	r2, r0
 8001476:	68bb      	ldr	r3, [r7, #8]
 8001478:	1ad3      	subs	r3, r2, r3
 800147a:	68fa      	ldr	r2, [r7, #12]
 800147c:	429a      	cmp	r2, r3
 800147e:	d8f7      	bhi.n	8001470 <HAL_Delay+0x28>
  {
  }
}
 8001480:	bf00      	nop
 8001482:	bf00      	nop
 8001484:	3710      	adds	r7, #16
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}
 800148a:	bf00      	nop
 800148c:	20000008 	.word	0x20000008

08001490 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001490:	b480      	push	{r7}
 8001492:	b085      	sub	sp, #20
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	f003 0307 	and.w	r3, r3, #7
 800149e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014a0:	4b0c      	ldr	r3, [pc, #48]	@ (80014d4 <__NVIC_SetPriorityGrouping+0x44>)
 80014a2:	68db      	ldr	r3, [r3, #12]
 80014a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014a6:	68ba      	ldr	r2, [r7, #8]
 80014a8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80014ac:	4013      	ands	r3, r2
 80014ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014b4:	68bb      	ldr	r3, [r7, #8]
 80014b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80014b8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80014bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80014c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80014c2:	4a04      	ldr	r2, [pc, #16]	@ (80014d4 <__NVIC_SetPriorityGrouping+0x44>)
 80014c4:	68bb      	ldr	r3, [r7, #8]
 80014c6:	60d3      	str	r3, [r2, #12]
}
 80014c8:	bf00      	nop
 80014ca:	3714      	adds	r7, #20
 80014cc:	46bd      	mov	sp, r7
 80014ce:	bc80      	pop	{r7}
 80014d0:	4770      	bx	lr
 80014d2:	bf00      	nop
 80014d4:	e000ed00 	.word	0xe000ed00

080014d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014d8:	b480      	push	{r7}
 80014da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014dc:	4b04      	ldr	r3, [pc, #16]	@ (80014f0 <__NVIC_GetPriorityGrouping+0x18>)
 80014de:	68db      	ldr	r3, [r3, #12]
 80014e0:	0a1b      	lsrs	r3, r3, #8
 80014e2:	f003 0307 	and.w	r3, r3, #7
}
 80014e6:	4618      	mov	r0, r3
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bc80      	pop	{r7}
 80014ec:	4770      	bx	lr
 80014ee:	bf00      	nop
 80014f0:	e000ed00 	.word	0xe000ed00

080014f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80014f4:	b480      	push	{r7}
 80014f6:	b083      	sub	sp, #12
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	4603      	mov	r3, r0
 80014fc:	6039      	str	r1, [r7, #0]
 80014fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001500:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001504:	2b00      	cmp	r3, #0
 8001506:	db0a      	blt.n	800151e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001508:	683b      	ldr	r3, [r7, #0]
 800150a:	b2da      	uxtb	r2, r3
 800150c:	490c      	ldr	r1, [pc, #48]	@ (8001540 <__NVIC_SetPriority+0x4c>)
 800150e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001512:	0112      	lsls	r2, r2, #4
 8001514:	b2d2      	uxtb	r2, r2
 8001516:	440b      	add	r3, r1
 8001518:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800151c:	e00a      	b.n	8001534 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800151e:	683b      	ldr	r3, [r7, #0]
 8001520:	b2da      	uxtb	r2, r3
 8001522:	4908      	ldr	r1, [pc, #32]	@ (8001544 <__NVIC_SetPriority+0x50>)
 8001524:	79fb      	ldrb	r3, [r7, #7]
 8001526:	f003 030f 	and.w	r3, r3, #15
 800152a:	3b04      	subs	r3, #4
 800152c:	0112      	lsls	r2, r2, #4
 800152e:	b2d2      	uxtb	r2, r2
 8001530:	440b      	add	r3, r1
 8001532:	761a      	strb	r2, [r3, #24]
}
 8001534:	bf00      	nop
 8001536:	370c      	adds	r7, #12
 8001538:	46bd      	mov	sp, r7
 800153a:	bc80      	pop	{r7}
 800153c:	4770      	bx	lr
 800153e:	bf00      	nop
 8001540:	e000e100 	.word	0xe000e100
 8001544:	e000ed00 	.word	0xe000ed00

08001548 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001548:	b480      	push	{r7}
 800154a:	b089      	sub	sp, #36	@ 0x24
 800154c:	af00      	add	r7, sp, #0
 800154e:	60f8      	str	r0, [r7, #12]
 8001550:	60b9      	str	r1, [r7, #8]
 8001552:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	f003 0307 	and.w	r3, r3, #7
 800155a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800155c:	69fb      	ldr	r3, [r7, #28]
 800155e:	f1c3 0307 	rsb	r3, r3, #7
 8001562:	2b04      	cmp	r3, #4
 8001564:	bf28      	it	cs
 8001566:	2304      	movcs	r3, #4
 8001568:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800156a:	69fb      	ldr	r3, [r7, #28]
 800156c:	3304      	adds	r3, #4
 800156e:	2b06      	cmp	r3, #6
 8001570:	d902      	bls.n	8001578 <NVIC_EncodePriority+0x30>
 8001572:	69fb      	ldr	r3, [r7, #28]
 8001574:	3b03      	subs	r3, #3
 8001576:	e000      	b.n	800157a <NVIC_EncodePriority+0x32>
 8001578:	2300      	movs	r3, #0
 800157a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800157c:	f04f 32ff 	mov.w	r2, #4294967295
 8001580:	69bb      	ldr	r3, [r7, #24]
 8001582:	fa02 f303 	lsl.w	r3, r2, r3
 8001586:	43da      	mvns	r2, r3
 8001588:	68bb      	ldr	r3, [r7, #8]
 800158a:	401a      	ands	r2, r3
 800158c:	697b      	ldr	r3, [r7, #20]
 800158e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001590:	f04f 31ff 	mov.w	r1, #4294967295
 8001594:	697b      	ldr	r3, [r7, #20]
 8001596:	fa01 f303 	lsl.w	r3, r1, r3
 800159a:	43d9      	mvns	r1, r3
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015a0:	4313      	orrs	r3, r2
         );
}
 80015a2:	4618      	mov	r0, r3
 80015a4:	3724      	adds	r7, #36	@ 0x24
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bc80      	pop	{r7}
 80015aa:	4770      	bx	lr

080015ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b082      	sub	sp, #8
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	3b01      	subs	r3, #1
 80015b8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80015bc:	d301      	bcc.n	80015c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80015be:	2301      	movs	r3, #1
 80015c0:	e00f      	b.n	80015e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80015c2:	4a0a      	ldr	r2, [pc, #40]	@ (80015ec <SysTick_Config+0x40>)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	3b01      	subs	r3, #1
 80015c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80015ca:	210f      	movs	r1, #15
 80015cc:	f04f 30ff 	mov.w	r0, #4294967295
 80015d0:	f7ff ff90 	bl	80014f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80015d4:	4b05      	ldr	r3, [pc, #20]	@ (80015ec <SysTick_Config+0x40>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80015da:	4b04      	ldr	r3, [pc, #16]	@ (80015ec <SysTick_Config+0x40>)
 80015dc:	2207      	movs	r2, #7
 80015de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80015e0:	2300      	movs	r3, #0
}
 80015e2:	4618      	mov	r0, r3
 80015e4:	3708      	adds	r7, #8
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}
 80015ea:	bf00      	nop
 80015ec:	e000e010 	.word	0xe000e010

080015f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b082      	sub	sp, #8
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015f8:	6878      	ldr	r0, [r7, #4]
 80015fa:	f7ff ff49 	bl	8001490 <__NVIC_SetPriorityGrouping>
}
 80015fe:	bf00      	nop
 8001600:	3708      	adds	r7, #8
 8001602:	46bd      	mov	sp, r7
 8001604:	bd80      	pop	{r7, pc}

08001606 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001606:	b580      	push	{r7, lr}
 8001608:	b086      	sub	sp, #24
 800160a:	af00      	add	r7, sp, #0
 800160c:	4603      	mov	r3, r0
 800160e:	60b9      	str	r1, [r7, #8]
 8001610:	607a      	str	r2, [r7, #4]
 8001612:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001614:	2300      	movs	r3, #0
 8001616:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001618:	f7ff ff5e 	bl	80014d8 <__NVIC_GetPriorityGrouping>
 800161c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800161e:	687a      	ldr	r2, [r7, #4]
 8001620:	68b9      	ldr	r1, [r7, #8]
 8001622:	6978      	ldr	r0, [r7, #20]
 8001624:	f7ff ff90 	bl	8001548 <NVIC_EncodePriority>
 8001628:	4602      	mov	r2, r0
 800162a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800162e:	4611      	mov	r1, r2
 8001630:	4618      	mov	r0, r3
 8001632:	f7ff ff5f 	bl	80014f4 <__NVIC_SetPriority>
}
 8001636:	bf00      	nop
 8001638:	3718      	adds	r7, #24
 800163a:	46bd      	mov	sp, r7
 800163c:	bd80      	pop	{r7, pc}

0800163e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800163e:	b580      	push	{r7, lr}
 8001640:	b082      	sub	sp, #8
 8001642:	af00      	add	r7, sp, #0
 8001644:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001646:	6878      	ldr	r0, [r7, #4]
 8001648:	f7ff ffb0 	bl	80015ac <SysTick_Config>
 800164c:	4603      	mov	r3, r0
}
 800164e:	4618      	mov	r0, r3
 8001650:	3708      	adds	r7, #8
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}
	...

08001658 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001658:	b480      	push	{r7}
 800165a:	b08b      	sub	sp, #44	@ 0x2c
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
 8001660:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001662:	2300      	movs	r3, #0
 8001664:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001666:	2300      	movs	r3, #0
 8001668:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800166a:	e169      	b.n	8001940 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800166c:	2201      	movs	r2, #1
 800166e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001670:	fa02 f303 	lsl.w	r3, r2, r3
 8001674:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001676:	683b      	ldr	r3, [r7, #0]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	69fa      	ldr	r2, [r7, #28]
 800167c:	4013      	ands	r3, r2
 800167e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001680:	69ba      	ldr	r2, [r7, #24]
 8001682:	69fb      	ldr	r3, [r7, #28]
 8001684:	429a      	cmp	r2, r3
 8001686:	f040 8158 	bne.w	800193a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800168a:	683b      	ldr	r3, [r7, #0]
 800168c:	685b      	ldr	r3, [r3, #4]
 800168e:	4a9a      	ldr	r2, [pc, #616]	@ (80018f8 <HAL_GPIO_Init+0x2a0>)
 8001690:	4293      	cmp	r3, r2
 8001692:	d05e      	beq.n	8001752 <HAL_GPIO_Init+0xfa>
 8001694:	4a98      	ldr	r2, [pc, #608]	@ (80018f8 <HAL_GPIO_Init+0x2a0>)
 8001696:	4293      	cmp	r3, r2
 8001698:	d875      	bhi.n	8001786 <HAL_GPIO_Init+0x12e>
 800169a:	4a98      	ldr	r2, [pc, #608]	@ (80018fc <HAL_GPIO_Init+0x2a4>)
 800169c:	4293      	cmp	r3, r2
 800169e:	d058      	beq.n	8001752 <HAL_GPIO_Init+0xfa>
 80016a0:	4a96      	ldr	r2, [pc, #600]	@ (80018fc <HAL_GPIO_Init+0x2a4>)
 80016a2:	4293      	cmp	r3, r2
 80016a4:	d86f      	bhi.n	8001786 <HAL_GPIO_Init+0x12e>
 80016a6:	4a96      	ldr	r2, [pc, #600]	@ (8001900 <HAL_GPIO_Init+0x2a8>)
 80016a8:	4293      	cmp	r3, r2
 80016aa:	d052      	beq.n	8001752 <HAL_GPIO_Init+0xfa>
 80016ac:	4a94      	ldr	r2, [pc, #592]	@ (8001900 <HAL_GPIO_Init+0x2a8>)
 80016ae:	4293      	cmp	r3, r2
 80016b0:	d869      	bhi.n	8001786 <HAL_GPIO_Init+0x12e>
 80016b2:	4a94      	ldr	r2, [pc, #592]	@ (8001904 <HAL_GPIO_Init+0x2ac>)
 80016b4:	4293      	cmp	r3, r2
 80016b6:	d04c      	beq.n	8001752 <HAL_GPIO_Init+0xfa>
 80016b8:	4a92      	ldr	r2, [pc, #584]	@ (8001904 <HAL_GPIO_Init+0x2ac>)
 80016ba:	4293      	cmp	r3, r2
 80016bc:	d863      	bhi.n	8001786 <HAL_GPIO_Init+0x12e>
 80016be:	4a92      	ldr	r2, [pc, #584]	@ (8001908 <HAL_GPIO_Init+0x2b0>)
 80016c0:	4293      	cmp	r3, r2
 80016c2:	d046      	beq.n	8001752 <HAL_GPIO_Init+0xfa>
 80016c4:	4a90      	ldr	r2, [pc, #576]	@ (8001908 <HAL_GPIO_Init+0x2b0>)
 80016c6:	4293      	cmp	r3, r2
 80016c8:	d85d      	bhi.n	8001786 <HAL_GPIO_Init+0x12e>
 80016ca:	2b12      	cmp	r3, #18
 80016cc:	d82a      	bhi.n	8001724 <HAL_GPIO_Init+0xcc>
 80016ce:	2b12      	cmp	r3, #18
 80016d0:	d859      	bhi.n	8001786 <HAL_GPIO_Init+0x12e>
 80016d2:	a201      	add	r2, pc, #4	@ (adr r2, 80016d8 <HAL_GPIO_Init+0x80>)
 80016d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016d8:	08001753 	.word	0x08001753
 80016dc:	0800172d 	.word	0x0800172d
 80016e0:	0800173f 	.word	0x0800173f
 80016e4:	08001781 	.word	0x08001781
 80016e8:	08001787 	.word	0x08001787
 80016ec:	08001787 	.word	0x08001787
 80016f0:	08001787 	.word	0x08001787
 80016f4:	08001787 	.word	0x08001787
 80016f8:	08001787 	.word	0x08001787
 80016fc:	08001787 	.word	0x08001787
 8001700:	08001787 	.word	0x08001787
 8001704:	08001787 	.word	0x08001787
 8001708:	08001787 	.word	0x08001787
 800170c:	08001787 	.word	0x08001787
 8001710:	08001787 	.word	0x08001787
 8001714:	08001787 	.word	0x08001787
 8001718:	08001787 	.word	0x08001787
 800171c:	08001735 	.word	0x08001735
 8001720:	08001749 	.word	0x08001749
 8001724:	4a79      	ldr	r2, [pc, #484]	@ (800190c <HAL_GPIO_Init+0x2b4>)
 8001726:	4293      	cmp	r3, r2
 8001728:	d013      	beq.n	8001752 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800172a:	e02c      	b.n	8001786 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	68db      	ldr	r3, [r3, #12]
 8001730:	623b      	str	r3, [r7, #32]
          break;
 8001732:	e029      	b.n	8001788 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001734:	683b      	ldr	r3, [r7, #0]
 8001736:	68db      	ldr	r3, [r3, #12]
 8001738:	3304      	adds	r3, #4
 800173a:	623b      	str	r3, [r7, #32]
          break;
 800173c:	e024      	b.n	8001788 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800173e:	683b      	ldr	r3, [r7, #0]
 8001740:	68db      	ldr	r3, [r3, #12]
 8001742:	3308      	adds	r3, #8
 8001744:	623b      	str	r3, [r7, #32]
          break;
 8001746:	e01f      	b.n	8001788 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001748:	683b      	ldr	r3, [r7, #0]
 800174a:	68db      	ldr	r3, [r3, #12]
 800174c:	330c      	adds	r3, #12
 800174e:	623b      	str	r3, [r7, #32]
          break;
 8001750:	e01a      	b.n	8001788 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	689b      	ldr	r3, [r3, #8]
 8001756:	2b00      	cmp	r3, #0
 8001758:	d102      	bne.n	8001760 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800175a:	2304      	movs	r3, #4
 800175c:	623b      	str	r3, [r7, #32]
          break;
 800175e:	e013      	b.n	8001788 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001760:	683b      	ldr	r3, [r7, #0]
 8001762:	689b      	ldr	r3, [r3, #8]
 8001764:	2b01      	cmp	r3, #1
 8001766:	d105      	bne.n	8001774 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001768:	2308      	movs	r3, #8
 800176a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	69fa      	ldr	r2, [r7, #28]
 8001770:	611a      	str	r2, [r3, #16]
          break;
 8001772:	e009      	b.n	8001788 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001774:	2308      	movs	r3, #8
 8001776:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	69fa      	ldr	r2, [r7, #28]
 800177c:	615a      	str	r2, [r3, #20]
          break;
 800177e:	e003      	b.n	8001788 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001780:	2300      	movs	r3, #0
 8001782:	623b      	str	r3, [r7, #32]
          break;
 8001784:	e000      	b.n	8001788 <HAL_GPIO_Init+0x130>
          break;
 8001786:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001788:	69bb      	ldr	r3, [r7, #24]
 800178a:	2bff      	cmp	r3, #255	@ 0xff
 800178c:	d801      	bhi.n	8001792 <HAL_GPIO_Init+0x13a>
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	e001      	b.n	8001796 <HAL_GPIO_Init+0x13e>
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	3304      	adds	r3, #4
 8001796:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001798:	69bb      	ldr	r3, [r7, #24]
 800179a:	2bff      	cmp	r3, #255	@ 0xff
 800179c:	d802      	bhi.n	80017a4 <HAL_GPIO_Init+0x14c>
 800179e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017a0:	009b      	lsls	r3, r3, #2
 80017a2:	e002      	b.n	80017aa <HAL_GPIO_Init+0x152>
 80017a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017a6:	3b08      	subs	r3, #8
 80017a8:	009b      	lsls	r3, r3, #2
 80017aa:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80017ac:	697b      	ldr	r3, [r7, #20]
 80017ae:	681a      	ldr	r2, [r3, #0]
 80017b0:	210f      	movs	r1, #15
 80017b2:	693b      	ldr	r3, [r7, #16]
 80017b4:	fa01 f303 	lsl.w	r3, r1, r3
 80017b8:	43db      	mvns	r3, r3
 80017ba:	401a      	ands	r2, r3
 80017bc:	6a39      	ldr	r1, [r7, #32]
 80017be:	693b      	ldr	r3, [r7, #16]
 80017c0:	fa01 f303 	lsl.w	r3, r1, r3
 80017c4:	431a      	orrs	r2, r3
 80017c6:	697b      	ldr	r3, [r7, #20]
 80017c8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80017ca:	683b      	ldr	r3, [r7, #0]
 80017cc:	685b      	ldr	r3, [r3, #4]
 80017ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	f000 80b1 	beq.w	800193a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80017d8:	4b4d      	ldr	r3, [pc, #308]	@ (8001910 <HAL_GPIO_Init+0x2b8>)
 80017da:	699b      	ldr	r3, [r3, #24]
 80017dc:	4a4c      	ldr	r2, [pc, #304]	@ (8001910 <HAL_GPIO_Init+0x2b8>)
 80017de:	f043 0301 	orr.w	r3, r3, #1
 80017e2:	6193      	str	r3, [r2, #24]
 80017e4:	4b4a      	ldr	r3, [pc, #296]	@ (8001910 <HAL_GPIO_Init+0x2b8>)
 80017e6:	699b      	ldr	r3, [r3, #24]
 80017e8:	f003 0301 	and.w	r3, r3, #1
 80017ec:	60bb      	str	r3, [r7, #8]
 80017ee:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80017f0:	4a48      	ldr	r2, [pc, #288]	@ (8001914 <HAL_GPIO_Init+0x2bc>)
 80017f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017f4:	089b      	lsrs	r3, r3, #2
 80017f6:	3302      	adds	r3, #2
 80017f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017fc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80017fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001800:	f003 0303 	and.w	r3, r3, #3
 8001804:	009b      	lsls	r3, r3, #2
 8001806:	220f      	movs	r2, #15
 8001808:	fa02 f303 	lsl.w	r3, r2, r3
 800180c:	43db      	mvns	r3, r3
 800180e:	68fa      	ldr	r2, [r7, #12]
 8001810:	4013      	ands	r3, r2
 8001812:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	4a40      	ldr	r2, [pc, #256]	@ (8001918 <HAL_GPIO_Init+0x2c0>)
 8001818:	4293      	cmp	r3, r2
 800181a:	d013      	beq.n	8001844 <HAL_GPIO_Init+0x1ec>
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	4a3f      	ldr	r2, [pc, #252]	@ (800191c <HAL_GPIO_Init+0x2c4>)
 8001820:	4293      	cmp	r3, r2
 8001822:	d00d      	beq.n	8001840 <HAL_GPIO_Init+0x1e8>
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	4a3e      	ldr	r2, [pc, #248]	@ (8001920 <HAL_GPIO_Init+0x2c8>)
 8001828:	4293      	cmp	r3, r2
 800182a:	d007      	beq.n	800183c <HAL_GPIO_Init+0x1e4>
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	4a3d      	ldr	r2, [pc, #244]	@ (8001924 <HAL_GPIO_Init+0x2cc>)
 8001830:	4293      	cmp	r3, r2
 8001832:	d101      	bne.n	8001838 <HAL_GPIO_Init+0x1e0>
 8001834:	2303      	movs	r3, #3
 8001836:	e006      	b.n	8001846 <HAL_GPIO_Init+0x1ee>
 8001838:	2304      	movs	r3, #4
 800183a:	e004      	b.n	8001846 <HAL_GPIO_Init+0x1ee>
 800183c:	2302      	movs	r3, #2
 800183e:	e002      	b.n	8001846 <HAL_GPIO_Init+0x1ee>
 8001840:	2301      	movs	r3, #1
 8001842:	e000      	b.n	8001846 <HAL_GPIO_Init+0x1ee>
 8001844:	2300      	movs	r3, #0
 8001846:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001848:	f002 0203 	and.w	r2, r2, #3
 800184c:	0092      	lsls	r2, r2, #2
 800184e:	4093      	lsls	r3, r2
 8001850:	68fa      	ldr	r2, [r7, #12]
 8001852:	4313      	orrs	r3, r2
 8001854:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001856:	492f      	ldr	r1, [pc, #188]	@ (8001914 <HAL_GPIO_Init+0x2bc>)
 8001858:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800185a:	089b      	lsrs	r3, r3, #2
 800185c:	3302      	adds	r3, #2
 800185e:	68fa      	ldr	r2, [r7, #12]
 8001860:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001864:	683b      	ldr	r3, [r7, #0]
 8001866:	685b      	ldr	r3, [r3, #4]
 8001868:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800186c:	2b00      	cmp	r3, #0
 800186e:	d006      	beq.n	800187e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001870:	4b2d      	ldr	r3, [pc, #180]	@ (8001928 <HAL_GPIO_Init+0x2d0>)
 8001872:	689a      	ldr	r2, [r3, #8]
 8001874:	492c      	ldr	r1, [pc, #176]	@ (8001928 <HAL_GPIO_Init+0x2d0>)
 8001876:	69bb      	ldr	r3, [r7, #24]
 8001878:	4313      	orrs	r3, r2
 800187a:	608b      	str	r3, [r1, #8]
 800187c:	e006      	b.n	800188c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800187e:	4b2a      	ldr	r3, [pc, #168]	@ (8001928 <HAL_GPIO_Init+0x2d0>)
 8001880:	689a      	ldr	r2, [r3, #8]
 8001882:	69bb      	ldr	r3, [r7, #24]
 8001884:	43db      	mvns	r3, r3
 8001886:	4928      	ldr	r1, [pc, #160]	@ (8001928 <HAL_GPIO_Init+0x2d0>)
 8001888:	4013      	ands	r3, r2
 800188a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	685b      	ldr	r3, [r3, #4]
 8001890:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001894:	2b00      	cmp	r3, #0
 8001896:	d006      	beq.n	80018a6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001898:	4b23      	ldr	r3, [pc, #140]	@ (8001928 <HAL_GPIO_Init+0x2d0>)
 800189a:	68da      	ldr	r2, [r3, #12]
 800189c:	4922      	ldr	r1, [pc, #136]	@ (8001928 <HAL_GPIO_Init+0x2d0>)
 800189e:	69bb      	ldr	r3, [r7, #24]
 80018a0:	4313      	orrs	r3, r2
 80018a2:	60cb      	str	r3, [r1, #12]
 80018a4:	e006      	b.n	80018b4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80018a6:	4b20      	ldr	r3, [pc, #128]	@ (8001928 <HAL_GPIO_Init+0x2d0>)
 80018a8:	68da      	ldr	r2, [r3, #12]
 80018aa:	69bb      	ldr	r3, [r7, #24]
 80018ac:	43db      	mvns	r3, r3
 80018ae:	491e      	ldr	r1, [pc, #120]	@ (8001928 <HAL_GPIO_Init+0x2d0>)
 80018b0:	4013      	ands	r3, r2
 80018b2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	685b      	ldr	r3, [r3, #4]
 80018b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d006      	beq.n	80018ce <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80018c0:	4b19      	ldr	r3, [pc, #100]	@ (8001928 <HAL_GPIO_Init+0x2d0>)
 80018c2:	685a      	ldr	r2, [r3, #4]
 80018c4:	4918      	ldr	r1, [pc, #96]	@ (8001928 <HAL_GPIO_Init+0x2d0>)
 80018c6:	69bb      	ldr	r3, [r7, #24]
 80018c8:	4313      	orrs	r3, r2
 80018ca:	604b      	str	r3, [r1, #4]
 80018cc:	e006      	b.n	80018dc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80018ce:	4b16      	ldr	r3, [pc, #88]	@ (8001928 <HAL_GPIO_Init+0x2d0>)
 80018d0:	685a      	ldr	r2, [r3, #4]
 80018d2:	69bb      	ldr	r3, [r7, #24]
 80018d4:	43db      	mvns	r3, r3
 80018d6:	4914      	ldr	r1, [pc, #80]	@ (8001928 <HAL_GPIO_Init+0x2d0>)
 80018d8:	4013      	ands	r3, r2
 80018da:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80018dc:	683b      	ldr	r3, [r7, #0]
 80018de:	685b      	ldr	r3, [r3, #4]
 80018e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d021      	beq.n	800192c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80018e8:	4b0f      	ldr	r3, [pc, #60]	@ (8001928 <HAL_GPIO_Init+0x2d0>)
 80018ea:	681a      	ldr	r2, [r3, #0]
 80018ec:	490e      	ldr	r1, [pc, #56]	@ (8001928 <HAL_GPIO_Init+0x2d0>)
 80018ee:	69bb      	ldr	r3, [r7, #24]
 80018f0:	4313      	orrs	r3, r2
 80018f2:	600b      	str	r3, [r1, #0]
 80018f4:	e021      	b.n	800193a <HAL_GPIO_Init+0x2e2>
 80018f6:	bf00      	nop
 80018f8:	10320000 	.word	0x10320000
 80018fc:	10310000 	.word	0x10310000
 8001900:	10220000 	.word	0x10220000
 8001904:	10210000 	.word	0x10210000
 8001908:	10120000 	.word	0x10120000
 800190c:	10110000 	.word	0x10110000
 8001910:	40021000 	.word	0x40021000
 8001914:	40010000 	.word	0x40010000
 8001918:	40010800 	.word	0x40010800
 800191c:	40010c00 	.word	0x40010c00
 8001920:	40011000 	.word	0x40011000
 8001924:	40011400 	.word	0x40011400
 8001928:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800192c:	4b0b      	ldr	r3, [pc, #44]	@ (800195c <HAL_GPIO_Init+0x304>)
 800192e:	681a      	ldr	r2, [r3, #0]
 8001930:	69bb      	ldr	r3, [r7, #24]
 8001932:	43db      	mvns	r3, r3
 8001934:	4909      	ldr	r1, [pc, #36]	@ (800195c <HAL_GPIO_Init+0x304>)
 8001936:	4013      	ands	r3, r2
 8001938:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800193a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800193c:	3301      	adds	r3, #1
 800193e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001940:	683b      	ldr	r3, [r7, #0]
 8001942:	681a      	ldr	r2, [r3, #0]
 8001944:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001946:	fa22 f303 	lsr.w	r3, r2, r3
 800194a:	2b00      	cmp	r3, #0
 800194c:	f47f ae8e 	bne.w	800166c <HAL_GPIO_Init+0x14>
  }
}
 8001950:	bf00      	nop
 8001952:	bf00      	nop
 8001954:	372c      	adds	r7, #44	@ 0x2c
 8001956:	46bd      	mov	sp, r7
 8001958:	bc80      	pop	{r7}
 800195a:	4770      	bx	lr
 800195c:	40010400 	.word	0x40010400

08001960 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001960:	b480      	push	{r7}
 8001962:	b083      	sub	sp, #12
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
 8001968:	460b      	mov	r3, r1
 800196a:	807b      	strh	r3, [r7, #2]
 800196c:	4613      	mov	r3, r2
 800196e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001970:	787b      	ldrb	r3, [r7, #1]
 8001972:	2b00      	cmp	r3, #0
 8001974:	d003      	beq.n	800197e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001976:	887a      	ldrh	r2, [r7, #2]
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800197c:	e003      	b.n	8001986 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800197e:	887b      	ldrh	r3, [r7, #2]
 8001980:	041a      	lsls	r2, r3, #16
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	611a      	str	r2, [r3, #16]
}
 8001986:	bf00      	nop
 8001988:	370c      	adds	r7, #12
 800198a:	46bd      	mov	sp, r7
 800198c:	bc80      	pop	{r7}
 800198e:	4770      	bx	lr

08001990 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001990:	b480      	push	{r7}
 8001992:	b085      	sub	sp, #20
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
 8001998:	460b      	mov	r3, r1
 800199a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	68db      	ldr	r3, [r3, #12]
 80019a0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80019a2:	887a      	ldrh	r2, [r7, #2]
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	4013      	ands	r3, r2
 80019a8:	041a      	lsls	r2, r3, #16
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	43d9      	mvns	r1, r3
 80019ae:	887b      	ldrh	r3, [r7, #2]
 80019b0:	400b      	ands	r3, r1
 80019b2:	431a      	orrs	r2, r3
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	611a      	str	r2, [r3, #16]
}
 80019b8:	bf00      	nop
 80019ba:	3714      	adds	r7, #20
 80019bc:	46bd      	mov	sp, r7
 80019be:	bc80      	pop	{r7}
 80019c0:	4770      	bx	lr
	...

080019c4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b084      	sub	sp, #16
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d101      	bne.n	80019d6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80019d2:	2301      	movs	r3, #1
 80019d4:	e12b      	b.n	8001c2e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80019dc:	b2db      	uxtb	r3, r3
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d106      	bne.n	80019f0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	2200      	movs	r2, #0
 80019e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80019ea:	6878      	ldr	r0, [r7, #4]
 80019ec:	f7ff fb62 	bl	80010b4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	2224      	movs	r2, #36	@ 0x24
 80019f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	681a      	ldr	r2, [r3, #0]
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	f022 0201 	bic.w	r2, r2, #1
 8001a06:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	681a      	ldr	r2, [r3, #0]
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001a16:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	681a      	ldr	r2, [r3, #0]
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001a26:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001a28:	f001 fbfc 	bl	8003224 <HAL_RCC_GetPCLK1Freq>
 8001a2c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	685b      	ldr	r3, [r3, #4]
 8001a32:	4a81      	ldr	r2, [pc, #516]	@ (8001c38 <HAL_I2C_Init+0x274>)
 8001a34:	4293      	cmp	r3, r2
 8001a36:	d807      	bhi.n	8001a48 <HAL_I2C_Init+0x84>
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	4a80      	ldr	r2, [pc, #512]	@ (8001c3c <HAL_I2C_Init+0x278>)
 8001a3c:	4293      	cmp	r3, r2
 8001a3e:	bf94      	ite	ls
 8001a40:	2301      	movls	r3, #1
 8001a42:	2300      	movhi	r3, #0
 8001a44:	b2db      	uxtb	r3, r3
 8001a46:	e006      	b.n	8001a56 <HAL_I2C_Init+0x92>
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	4a7d      	ldr	r2, [pc, #500]	@ (8001c40 <HAL_I2C_Init+0x27c>)
 8001a4c:	4293      	cmp	r3, r2
 8001a4e:	bf94      	ite	ls
 8001a50:	2301      	movls	r3, #1
 8001a52:	2300      	movhi	r3, #0
 8001a54:	b2db      	uxtb	r3, r3
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d001      	beq.n	8001a5e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001a5a:	2301      	movs	r3, #1
 8001a5c:	e0e7      	b.n	8001c2e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	4a78      	ldr	r2, [pc, #480]	@ (8001c44 <HAL_I2C_Init+0x280>)
 8001a62:	fba2 2303 	umull	r2, r3, r2, r3
 8001a66:	0c9b      	lsrs	r3, r3, #18
 8001a68:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	685b      	ldr	r3, [r3, #4]
 8001a70:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	68ba      	ldr	r2, [r7, #8]
 8001a7a:	430a      	orrs	r2, r1
 8001a7c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	6a1b      	ldr	r3, [r3, #32]
 8001a84:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	685b      	ldr	r3, [r3, #4]
 8001a8c:	4a6a      	ldr	r2, [pc, #424]	@ (8001c38 <HAL_I2C_Init+0x274>)
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d802      	bhi.n	8001a98 <HAL_I2C_Init+0xd4>
 8001a92:	68bb      	ldr	r3, [r7, #8]
 8001a94:	3301      	adds	r3, #1
 8001a96:	e009      	b.n	8001aac <HAL_I2C_Init+0xe8>
 8001a98:	68bb      	ldr	r3, [r7, #8]
 8001a9a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001a9e:	fb02 f303 	mul.w	r3, r2, r3
 8001aa2:	4a69      	ldr	r2, [pc, #420]	@ (8001c48 <HAL_I2C_Init+0x284>)
 8001aa4:	fba2 2303 	umull	r2, r3, r2, r3
 8001aa8:	099b      	lsrs	r3, r3, #6
 8001aaa:	3301      	adds	r3, #1
 8001aac:	687a      	ldr	r2, [r7, #4]
 8001aae:	6812      	ldr	r2, [r2, #0]
 8001ab0:	430b      	orrs	r3, r1
 8001ab2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	69db      	ldr	r3, [r3, #28]
 8001aba:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001abe:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	685b      	ldr	r3, [r3, #4]
 8001ac6:	495c      	ldr	r1, [pc, #368]	@ (8001c38 <HAL_I2C_Init+0x274>)
 8001ac8:	428b      	cmp	r3, r1
 8001aca:	d819      	bhi.n	8001b00 <HAL_I2C_Init+0x13c>
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	1e59      	subs	r1, r3, #1
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	685b      	ldr	r3, [r3, #4]
 8001ad4:	005b      	lsls	r3, r3, #1
 8001ad6:	fbb1 f3f3 	udiv	r3, r1, r3
 8001ada:	1c59      	adds	r1, r3, #1
 8001adc:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001ae0:	400b      	ands	r3, r1
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d00a      	beq.n	8001afc <HAL_I2C_Init+0x138>
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	1e59      	subs	r1, r3, #1
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	685b      	ldr	r3, [r3, #4]
 8001aee:	005b      	lsls	r3, r3, #1
 8001af0:	fbb1 f3f3 	udiv	r3, r1, r3
 8001af4:	3301      	adds	r3, #1
 8001af6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001afa:	e051      	b.n	8001ba0 <HAL_I2C_Init+0x1dc>
 8001afc:	2304      	movs	r3, #4
 8001afe:	e04f      	b.n	8001ba0 <HAL_I2C_Init+0x1dc>
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	689b      	ldr	r3, [r3, #8]
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d111      	bne.n	8001b2c <HAL_I2C_Init+0x168>
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	1e58      	subs	r0, r3, #1
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	6859      	ldr	r1, [r3, #4]
 8001b10:	460b      	mov	r3, r1
 8001b12:	005b      	lsls	r3, r3, #1
 8001b14:	440b      	add	r3, r1
 8001b16:	fbb0 f3f3 	udiv	r3, r0, r3
 8001b1a:	3301      	adds	r3, #1
 8001b1c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	bf0c      	ite	eq
 8001b24:	2301      	moveq	r3, #1
 8001b26:	2300      	movne	r3, #0
 8001b28:	b2db      	uxtb	r3, r3
 8001b2a:	e012      	b.n	8001b52 <HAL_I2C_Init+0x18e>
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	1e58      	subs	r0, r3, #1
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	6859      	ldr	r1, [r3, #4]
 8001b34:	460b      	mov	r3, r1
 8001b36:	009b      	lsls	r3, r3, #2
 8001b38:	440b      	add	r3, r1
 8001b3a:	0099      	lsls	r1, r3, #2
 8001b3c:	440b      	add	r3, r1
 8001b3e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001b42:	3301      	adds	r3, #1
 8001b44:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	bf0c      	ite	eq
 8001b4c:	2301      	moveq	r3, #1
 8001b4e:	2300      	movne	r3, #0
 8001b50:	b2db      	uxtb	r3, r3
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d001      	beq.n	8001b5a <HAL_I2C_Init+0x196>
 8001b56:	2301      	movs	r3, #1
 8001b58:	e022      	b.n	8001ba0 <HAL_I2C_Init+0x1dc>
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	689b      	ldr	r3, [r3, #8]
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d10e      	bne.n	8001b80 <HAL_I2C_Init+0x1bc>
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	1e58      	subs	r0, r3, #1
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	6859      	ldr	r1, [r3, #4]
 8001b6a:	460b      	mov	r3, r1
 8001b6c:	005b      	lsls	r3, r3, #1
 8001b6e:	440b      	add	r3, r1
 8001b70:	fbb0 f3f3 	udiv	r3, r0, r3
 8001b74:	3301      	adds	r3, #1
 8001b76:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b7a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001b7e:	e00f      	b.n	8001ba0 <HAL_I2C_Init+0x1dc>
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	1e58      	subs	r0, r3, #1
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	6859      	ldr	r1, [r3, #4]
 8001b88:	460b      	mov	r3, r1
 8001b8a:	009b      	lsls	r3, r3, #2
 8001b8c:	440b      	add	r3, r1
 8001b8e:	0099      	lsls	r1, r3, #2
 8001b90:	440b      	add	r3, r1
 8001b92:	fbb0 f3f3 	udiv	r3, r0, r3
 8001b96:	3301      	adds	r3, #1
 8001b98:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b9c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001ba0:	6879      	ldr	r1, [r7, #4]
 8001ba2:	6809      	ldr	r1, [r1, #0]
 8001ba4:	4313      	orrs	r3, r2
 8001ba6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	69da      	ldr	r2, [r3, #28]
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	6a1b      	ldr	r3, [r3, #32]
 8001bba:	431a      	orrs	r2, r3
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	430a      	orrs	r2, r1
 8001bc2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	689b      	ldr	r3, [r3, #8]
 8001bca:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8001bce:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001bd2:	687a      	ldr	r2, [r7, #4]
 8001bd4:	6911      	ldr	r1, [r2, #16]
 8001bd6:	687a      	ldr	r2, [r7, #4]
 8001bd8:	68d2      	ldr	r2, [r2, #12]
 8001bda:	4311      	orrs	r1, r2
 8001bdc:	687a      	ldr	r2, [r7, #4]
 8001bde:	6812      	ldr	r2, [r2, #0]
 8001be0:	430b      	orrs	r3, r1
 8001be2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	68db      	ldr	r3, [r3, #12]
 8001bea:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	695a      	ldr	r2, [r3, #20]
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	699b      	ldr	r3, [r3, #24]
 8001bf6:	431a      	orrs	r2, r3
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	430a      	orrs	r2, r1
 8001bfe:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	681a      	ldr	r2, [r3, #0]
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f042 0201 	orr.w	r2, r2, #1
 8001c0e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	2200      	movs	r2, #0
 8001c14:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	2220      	movs	r2, #32
 8001c1a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	2200      	movs	r2, #0
 8001c22:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	2200      	movs	r2, #0
 8001c28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001c2c:	2300      	movs	r3, #0
}
 8001c2e:	4618      	mov	r0, r3
 8001c30:	3710      	adds	r7, #16
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd80      	pop	{r7, pc}
 8001c36:	bf00      	nop
 8001c38:	000186a0 	.word	0x000186a0
 8001c3c:	001e847f 	.word	0x001e847f
 8001c40:	003d08ff 	.word	0x003d08ff
 8001c44:	431bde83 	.word	0x431bde83
 8001c48:	10624dd3 	.word	0x10624dd3

08001c4c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b088      	sub	sp, #32
 8001c50:	af02      	add	r7, sp, #8
 8001c52:	60f8      	str	r0, [r7, #12]
 8001c54:	4608      	mov	r0, r1
 8001c56:	4611      	mov	r1, r2
 8001c58:	461a      	mov	r2, r3
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	817b      	strh	r3, [r7, #10]
 8001c5e:	460b      	mov	r3, r1
 8001c60:	813b      	strh	r3, [r7, #8]
 8001c62:	4613      	mov	r3, r2
 8001c64:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001c66:	f7ff fbe5 	bl	8001434 <HAL_GetTick>
 8001c6a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001c72:	b2db      	uxtb	r3, r3
 8001c74:	2b20      	cmp	r3, #32
 8001c76:	f040 80d9 	bne.w	8001e2c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001c7a:	697b      	ldr	r3, [r7, #20]
 8001c7c:	9300      	str	r3, [sp, #0]
 8001c7e:	2319      	movs	r3, #25
 8001c80:	2201      	movs	r2, #1
 8001c82:	496d      	ldr	r1, [pc, #436]	@ (8001e38 <HAL_I2C_Mem_Write+0x1ec>)
 8001c84:	68f8      	ldr	r0, [r7, #12]
 8001c86:	f000 fccd 	bl	8002624 <I2C_WaitOnFlagUntilTimeout>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d001      	beq.n	8001c94 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8001c90:	2302      	movs	r3, #2
 8001c92:	e0cc      	b.n	8001e2e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001c9a:	2b01      	cmp	r3, #1
 8001c9c:	d101      	bne.n	8001ca2 <HAL_I2C_Mem_Write+0x56>
 8001c9e:	2302      	movs	r3, #2
 8001ca0:	e0c5      	b.n	8001e2e <HAL_I2C_Mem_Write+0x1e2>
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	2201      	movs	r2, #1
 8001ca6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	f003 0301 	and.w	r3, r3, #1
 8001cb4:	2b01      	cmp	r3, #1
 8001cb6:	d007      	beq.n	8001cc8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	681a      	ldr	r2, [r3, #0]
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f042 0201 	orr.w	r2, r2, #1
 8001cc6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	681a      	ldr	r2, [r3, #0]
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001cd6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	2221      	movs	r2, #33	@ 0x21
 8001cdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	2240      	movs	r2, #64	@ 0x40
 8001ce4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	2200      	movs	r2, #0
 8001cec:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	6a3a      	ldr	r2, [r7, #32]
 8001cf2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001cf8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001cfe:	b29a      	uxth	r2, r3
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	4a4d      	ldr	r2, [pc, #308]	@ (8001e3c <HAL_I2C_Mem_Write+0x1f0>)
 8001d08:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001d0a:	88f8      	ldrh	r0, [r7, #6]
 8001d0c:	893a      	ldrh	r2, [r7, #8]
 8001d0e:	8979      	ldrh	r1, [r7, #10]
 8001d10:	697b      	ldr	r3, [r7, #20]
 8001d12:	9301      	str	r3, [sp, #4]
 8001d14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d16:	9300      	str	r3, [sp, #0]
 8001d18:	4603      	mov	r3, r0
 8001d1a:	68f8      	ldr	r0, [r7, #12]
 8001d1c:	f000 fb04 	bl	8002328 <I2C_RequestMemoryWrite>
 8001d20:	4603      	mov	r3, r0
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d052      	beq.n	8001dcc <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8001d26:	2301      	movs	r3, #1
 8001d28:	e081      	b.n	8001e2e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001d2a:	697a      	ldr	r2, [r7, #20]
 8001d2c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001d2e:	68f8      	ldr	r0, [r7, #12]
 8001d30:	f000 fd92 	bl	8002858 <I2C_WaitOnTXEFlagUntilTimeout>
 8001d34:	4603      	mov	r3, r0
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d00d      	beq.n	8001d56 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d3e:	2b04      	cmp	r3, #4
 8001d40:	d107      	bne.n	8001d52 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	681a      	ldr	r2, [r3, #0]
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001d50:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001d52:	2301      	movs	r3, #1
 8001d54:	e06b      	b.n	8001e2e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d5a:	781a      	ldrb	r2, [r3, #0]
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d66:	1c5a      	adds	r2, r3, #1
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d70:	3b01      	subs	r3, #1
 8001d72:	b29a      	uxth	r2, r3
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d7c:	b29b      	uxth	r3, r3
 8001d7e:	3b01      	subs	r3, #1
 8001d80:	b29a      	uxth	r2, r3
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	695b      	ldr	r3, [r3, #20]
 8001d8c:	f003 0304 	and.w	r3, r3, #4
 8001d90:	2b04      	cmp	r3, #4
 8001d92:	d11b      	bne.n	8001dcc <HAL_I2C_Mem_Write+0x180>
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d017      	beq.n	8001dcc <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001da0:	781a      	ldrb	r2, [r3, #0]
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dac:	1c5a      	adds	r2, r3, #1
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001db6:	3b01      	subs	r3, #1
 8001db8:	b29a      	uxth	r2, r3
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001dc2:	b29b      	uxth	r3, r3
 8001dc4:	3b01      	subs	r3, #1
 8001dc6:	b29a      	uxth	r2, r3
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d1aa      	bne.n	8001d2a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001dd4:	697a      	ldr	r2, [r7, #20]
 8001dd6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001dd8:	68f8      	ldr	r0, [r7, #12]
 8001dda:	f000 fd85 	bl	80028e8 <I2C_WaitOnBTFFlagUntilTimeout>
 8001dde:	4603      	mov	r3, r0
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d00d      	beq.n	8001e00 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001de8:	2b04      	cmp	r3, #4
 8001dea:	d107      	bne.n	8001dfc <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	681a      	ldr	r2, [r3, #0]
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001dfa:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8001dfc:	2301      	movs	r3, #1
 8001dfe:	e016      	b.n	8001e2e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	681a      	ldr	r2, [r3, #0]
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001e0e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	2220      	movs	r2, #32
 8001e14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	2200      	movs	r2, #0
 8001e24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	e000      	b.n	8001e2e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8001e2c:	2302      	movs	r3, #2
  }
}
 8001e2e:	4618      	mov	r0, r3
 8001e30:	3718      	adds	r7, #24
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	bf00      	nop
 8001e38:	00100002 	.word	0x00100002
 8001e3c:	ffff0000 	.word	0xffff0000

08001e40 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b08c      	sub	sp, #48	@ 0x30
 8001e44:	af02      	add	r7, sp, #8
 8001e46:	60f8      	str	r0, [r7, #12]
 8001e48:	4608      	mov	r0, r1
 8001e4a:	4611      	mov	r1, r2
 8001e4c:	461a      	mov	r2, r3
 8001e4e:	4603      	mov	r3, r0
 8001e50:	817b      	strh	r3, [r7, #10]
 8001e52:	460b      	mov	r3, r1
 8001e54:	813b      	strh	r3, [r7, #8]
 8001e56:	4613      	mov	r3, r2
 8001e58:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001e5e:	f7ff fae9 	bl	8001434 <HAL_GetTick>
 8001e62:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001e6a:	b2db      	uxtb	r3, r3
 8001e6c:	2b20      	cmp	r3, #32
 8001e6e:	f040 8250 	bne.w	8002312 <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001e72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e74:	9300      	str	r3, [sp, #0]
 8001e76:	2319      	movs	r3, #25
 8001e78:	2201      	movs	r2, #1
 8001e7a:	4982      	ldr	r1, [pc, #520]	@ (8002084 <HAL_I2C_Mem_Read+0x244>)
 8001e7c:	68f8      	ldr	r0, [r7, #12]
 8001e7e:	f000 fbd1 	bl	8002624 <I2C_WaitOnFlagUntilTimeout>
 8001e82:	4603      	mov	r3, r0
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d001      	beq.n	8001e8c <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8001e88:	2302      	movs	r3, #2
 8001e8a:	e243      	b.n	8002314 <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001e92:	2b01      	cmp	r3, #1
 8001e94:	d101      	bne.n	8001e9a <HAL_I2C_Mem_Read+0x5a>
 8001e96:	2302      	movs	r3, #2
 8001e98:	e23c      	b.n	8002314 <HAL_I2C_Mem_Read+0x4d4>
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	2201      	movs	r2, #1
 8001e9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f003 0301 	and.w	r3, r3, #1
 8001eac:	2b01      	cmp	r3, #1
 8001eae:	d007      	beq.n	8001ec0 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	681a      	ldr	r2, [r3, #0]
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f042 0201 	orr.w	r2, r2, #1
 8001ebe:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	681a      	ldr	r2, [r3, #0]
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001ece:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	2222      	movs	r2, #34	@ 0x22
 8001ed4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	2240      	movs	r2, #64	@ 0x40
 8001edc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001eea:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8001ef0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ef6:	b29a      	uxth	r2, r3
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	4a62      	ldr	r2, [pc, #392]	@ (8002088 <HAL_I2C_Mem_Read+0x248>)
 8001f00:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001f02:	88f8      	ldrh	r0, [r7, #6]
 8001f04:	893a      	ldrh	r2, [r7, #8]
 8001f06:	8979      	ldrh	r1, [r7, #10]
 8001f08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f0a:	9301      	str	r3, [sp, #4]
 8001f0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001f0e:	9300      	str	r3, [sp, #0]
 8001f10:	4603      	mov	r3, r0
 8001f12:	68f8      	ldr	r0, [r7, #12]
 8001f14:	f000 fa9e 	bl	8002454 <I2C_RequestMemoryRead>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d001      	beq.n	8001f22 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8001f1e:	2301      	movs	r3, #1
 8001f20:	e1f8      	b.n	8002314 <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d113      	bne.n	8001f52 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	61fb      	str	r3, [r7, #28]
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	695b      	ldr	r3, [r3, #20]
 8001f34:	61fb      	str	r3, [r7, #28]
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	699b      	ldr	r3, [r3, #24]
 8001f3c:	61fb      	str	r3, [r7, #28]
 8001f3e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	681a      	ldr	r2, [r3, #0]
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001f4e:	601a      	str	r2, [r3, #0]
 8001f50:	e1cc      	b.n	80022ec <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f56:	2b01      	cmp	r3, #1
 8001f58:	d11e      	bne.n	8001f98 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	681a      	ldr	r2, [r3, #0]
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001f68:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8001f6a:	b672      	cpsid	i
}
 8001f6c:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001f6e:	2300      	movs	r3, #0
 8001f70:	61bb      	str	r3, [r7, #24]
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	695b      	ldr	r3, [r3, #20]
 8001f78:	61bb      	str	r3, [r7, #24]
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	699b      	ldr	r3, [r3, #24]
 8001f80:	61bb      	str	r3, [r7, #24]
 8001f82:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	681a      	ldr	r2, [r3, #0]
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001f92:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001f94:	b662      	cpsie	i
}
 8001f96:	e035      	b.n	8002004 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f9c:	2b02      	cmp	r3, #2
 8001f9e:	d11e      	bne.n	8001fde <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	681a      	ldr	r2, [r3, #0]
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001fae:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8001fb0:	b672      	cpsid	i
}
 8001fb2:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	617b      	str	r3, [r7, #20]
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	695b      	ldr	r3, [r3, #20]
 8001fbe:	617b      	str	r3, [r7, #20]
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	699b      	ldr	r3, [r3, #24]
 8001fc6:	617b      	str	r3, [r7, #20]
 8001fc8:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	681a      	ldr	r2, [r3, #0]
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001fd8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001fda:	b662      	cpsie	i
}
 8001fdc:	e012      	b.n	8002004 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	681a      	ldr	r2, [r3, #0]
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001fec:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001fee:	2300      	movs	r3, #0
 8001ff0:	613b      	str	r3, [r7, #16]
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	695b      	ldr	r3, [r3, #20]
 8001ff8:	613b      	str	r3, [r7, #16]
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	699b      	ldr	r3, [r3, #24]
 8002000:	613b      	str	r3, [r7, #16]
 8002002:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8002004:	e172      	b.n	80022ec <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800200a:	2b03      	cmp	r3, #3
 800200c:	f200 811f 	bhi.w	800224e <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002014:	2b01      	cmp	r3, #1
 8002016:	d123      	bne.n	8002060 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002018:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800201a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800201c:	68f8      	ldr	r0, [r7, #12]
 800201e:	f000 fcab 	bl	8002978 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002022:	4603      	mov	r3, r0
 8002024:	2b00      	cmp	r3, #0
 8002026:	d001      	beq.n	800202c <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8002028:	2301      	movs	r3, #1
 800202a:	e173      	b.n	8002314 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	691a      	ldr	r2, [r3, #16]
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002036:	b2d2      	uxtb	r2, r2
 8002038:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800203e:	1c5a      	adds	r2, r3, #1
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002048:	3b01      	subs	r3, #1
 800204a:	b29a      	uxth	r2, r3
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002054:	b29b      	uxth	r3, r3
 8002056:	3b01      	subs	r3, #1
 8002058:	b29a      	uxth	r2, r3
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800205e:	e145      	b.n	80022ec <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002064:	2b02      	cmp	r3, #2
 8002066:	d152      	bne.n	800210e <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002068:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800206a:	9300      	str	r3, [sp, #0]
 800206c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800206e:	2200      	movs	r2, #0
 8002070:	4906      	ldr	r1, [pc, #24]	@ (800208c <HAL_I2C_Mem_Read+0x24c>)
 8002072:	68f8      	ldr	r0, [r7, #12]
 8002074:	f000 fad6 	bl	8002624 <I2C_WaitOnFlagUntilTimeout>
 8002078:	4603      	mov	r3, r0
 800207a:	2b00      	cmp	r3, #0
 800207c:	d008      	beq.n	8002090 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 800207e:	2301      	movs	r3, #1
 8002080:	e148      	b.n	8002314 <HAL_I2C_Mem_Read+0x4d4>
 8002082:	bf00      	nop
 8002084:	00100002 	.word	0x00100002
 8002088:	ffff0000 	.word	0xffff0000
 800208c:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8002090:	b672      	cpsid	i
}
 8002092:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	681a      	ldr	r2, [r3, #0]
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80020a2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	691a      	ldr	r2, [r3, #16]
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020ae:	b2d2      	uxtb	r2, r2
 80020b0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020b6:	1c5a      	adds	r2, r3, #1
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020c0:	3b01      	subs	r3, #1
 80020c2:	b29a      	uxth	r2, r3
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020cc:	b29b      	uxth	r3, r3
 80020ce:	3b01      	subs	r3, #1
 80020d0:	b29a      	uxth	r2, r3
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80020d6:	b662      	cpsie	i
}
 80020d8:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	691a      	ldr	r2, [r3, #16]
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020e4:	b2d2      	uxtb	r2, r2
 80020e6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020ec:	1c5a      	adds	r2, r3, #1
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020f6:	3b01      	subs	r3, #1
 80020f8:	b29a      	uxth	r2, r3
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002102:	b29b      	uxth	r3, r3
 8002104:	3b01      	subs	r3, #1
 8002106:	b29a      	uxth	r2, r3
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800210c:	e0ee      	b.n	80022ec <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800210e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002110:	9300      	str	r3, [sp, #0]
 8002112:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002114:	2200      	movs	r2, #0
 8002116:	4981      	ldr	r1, [pc, #516]	@ (800231c <HAL_I2C_Mem_Read+0x4dc>)
 8002118:	68f8      	ldr	r0, [r7, #12]
 800211a:	f000 fa83 	bl	8002624 <I2C_WaitOnFlagUntilTimeout>
 800211e:	4603      	mov	r3, r0
 8002120:	2b00      	cmp	r3, #0
 8002122:	d001      	beq.n	8002128 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8002124:	2301      	movs	r3, #1
 8002126:	e0f5      	b.n	8002314 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	681a      	ldr	r2, [r3, #0]
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002136:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002138:	b672      	cpsid	i
}
 800213a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	691a      	ldr	r2, [r3, #16]
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002146:	b2d2      	uxtb	r2, r2
 8002148:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800214e:	1c5a      	adds	r2, r3, #1
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002158:	3b01      	subs	r3, #1
 800215a:	b29a      	uxth	r2, r3
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002164:	b29b      	uxth	r3, r3
 8002166:	3b01      	subs	r3, #1
 8002168:	b29a      	uxth	r2, r3
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800216e:	4b6c      	ldr	r3, [pc, #432]	@ (8002320 <HAL_I2C_Mem_Read+0x4e0>)
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	08db      	lsrs	r3, r3, #3
 8002174:	4a6b      	ldr	r2, [pc, #428]	@ (8002324 <HAL_I2C_Mem_Read+0x4e4>)
 8002176:	fba2 2303 	umull	r2, r3, r2, r3
 800217a:	0a1a      	lsrs	r2, r3, #8
 800217c:	4613      	mov	r3, r2
 800217e:	009b      	lsls	r3, r3, #2
 8002180:	4413      	add	r3, r2
 8002182:	00da      	lsls	r2, r3, #3
 8002184:	1ad3      	subs	r3, r2, r3
 8002186:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8002188:	6a3b      	ldr	r3, [r7, #32]
 800218a:	3b01      	subs	r3, #1
 800218c:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 800218e:	6a3b      	ldr	r3, [r7, #32]
 8002190:	2b00      	cmp	r3, #0
 8002192:	d118      	bne.n	80021c6 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	2200      	movs	r2, #0
 8002198:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	2220      	movs	r2, #32
 800219e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	2200      	movs	r2, #0
 80021a6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021ae:	f043 0220 	orr.w	r2, r3, #32
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80021b6:	b662      	cpsie	i
}
 80021b8:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	2200      	movs	r2, #0
 80021be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 80021c2:	2301      	movs	r3, #1
 80021c4:	e0a6      	b.n	8002314 <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	695b      	ldr	r3, [r3, #20]
 80021cc:	f003 0304 	and.w	r3, r3, #4
 80021d0:	2b04      	cmp	r3, #4
 80021d2:	d1d9      	bne.n	8002188 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	681a      	ldr	r2, [r3, #0]
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80021e2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	691a      	ldr	r2, [r3, #16]
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021ee:	b2d2      	uxtb	r2, r2
 80021f0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021f6:	1c5a      	adds	r2, r3, #1
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002200:	3b01      	subs	r3, #1
 8002202:	b29a      	uxth	r2, r3
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800220c:	b29b      	uxth	r3, r3
 800220e:	3b01      	subs	r3, #1
 8002210:	b29a      	uxth	r2, r3
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002216:	b662      	cpsie	i
}
 8002218:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	691a      	ldr	r2, [r3, #16]
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002224:	b2d2      	uxtb	r2, r2
 8002226:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800222c:	1c5a      	adds	r2, r3, #1
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002236:	3b01      	subs	r3, #1
 8002238:	b29a      	uxth	r2, r3
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002242:	b29b      	uxth	r3, r3
 8002244:	3b01      	subs	r3, #1
 8002246:	b29a      	uxth	r2, r3
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800224c:	e04e      	b.n	80022ec <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800224e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002250:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002252:	68f8      	ldr	r0, [r7, #12]
 8002254:	f000 fb90 	bl	8002978 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002258:	4603      	mov	r3, r0
 800225a:	2b00      	cmp	r3, #0
 800225c:	d001      	beq.n	8002262 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 800225e:	2301      	movs	r3, #1
 8002260:	e058      	b.n	8002314 <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	691a      	ldr	r2, [r3, #16]
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800226c:	b2d2      	uxtb	r2, r2
 800226e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002274:	1c5a      	adds	r2, r3, #1
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800227e:	3b01      	subs	r3, #1
 8002280:	b29a      	uxth	r2, r3
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800228a:	b29b      	uxth	r3, r3
 800228c:	3b01      	subs	r3, #1
 800228e:	b29a      	uxth	r2, r3
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	695b      	ldr	r3, [r3, #20]
 800229a:	f003 0304 	and.w	r3, r3, #4
 800229e:	2b04      	cmp	r3, #4
 80022a0:	d124      	bne.n	80022ec <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022a6:	2b03      	cmp	r3, #3
 80022a8:	d107      	bne.n	80022ba <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	681a      	ldr	r2, [r3, #0]
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80022b8:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	691a      	ldr	r2, [r3, #16]
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022c4:	b2d2      	uxtb	r2, r2
 80022c6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022cc:	1c5a      	adds	r2, r3, #1
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022d6:	3b01      	subs	r3, #1
 80022d8:	b29a      	uxth	r2, r3
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022e2:	b29b      	uxth	r3, r3
 80022e4:	3b01      	subs	r3, #1
 80022e6:	b29a      	uxth	r2, r3
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	f47f ae88 	bne.w	8002006 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	2220      	movs	r2, #32
 80022fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	2200      	movs	r2, #0
 8002302:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	2200      	movs	r2, #0
 800230a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800230e:	2300      	movs	r3, #0
 8002310:	e000      	b.n	8002314 <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 8002312:	2302      	movs	r3, #2
  }
}
 8002314:	4618      	mov	r0, r3
 8002316:	3728      	adds	r7, #40	@ 0x28
 8002318:	46bd      	mov	sp, r7
 800231a:	bd80      	pop	{r7, pc}
 800231c:	00010004 	.word	0x00010004
 8002320:	20000000 	.word	0x20000000
 8002324:	14f8b589 	.word	0x14f8b589

08002328 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b088      	sub	sp, #32
 800232c:	af02      	add	r7, sp, #8
 800232e:	60f8      	str	r0, [r7, #12]
 8002330:	4608      	mov	r0, r1
 8002332:	4611      	mov	r1, r2
 8002334:	461a      	mov	r2, r3
 8002336:	4603      	mov	r3, r0
 8002338:	817b      	strh	r3, [r7, #10]
 800233a:	460b      	mov	r3, r1
 800233c:	813b      	strh	r3, [r7, #8]
 800233e:	4613      	mov	r3, r2
 8002340:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	681a      	ldr	r2, [r3, #0]
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002350:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002354:	9300      	str	r3, [sp, #0]
 8002356:	6a3b      	ldr	r3, [r7, #32]
 8002358:	2200      	movs	r2, #0
 800235a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800235e:	68f8      	ldr	r0, [r7, #12]
 8002360:	f000 f960 	bl	8002624 <I2C_WaitOnFlagUntilTimeout>
 8002364:	4603      	mov	r3, r0
 8002366:	2b00      	cmp	r3, #0
 8002368:	d00d      	beq.n	8002386 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002374:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002378:	d103      	bne.n	8002382 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002380:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002382:	2303      	movs	r3, #3
 8002384:	e05f      	b.n	8002446 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002386:	897b      	ldrh	r3, [r7, #10]
 8002388:	b2db      	uxtb	r3, r3
 800238a:	461a      	mov	r2, r3
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002394:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002398:	6a3a      	ldr	r2, [r7, #32]
 800239a:	492d      	ldr	r1, [pc, #180]	@ (8002450 <I2C_RequestMemoryWrite+0x128>)
 800239c:	68f8      	ldr	r0, [r7, #12]
 800239e:	f000 f9bb 	bl	8002718 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80023a2:	4603      	mov	r3, r0
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d001      	beq.n	80023ac <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80023a8:	2301      	movs	r3, #1
 80023aa:	e04c      	b.n	8002446 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80023ac:	2300      	movs	r3, #0
 80023ae:	617b      	str	r3, [r7, #20]
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	695b      	ldr	r3, [r3, #20]
 80023b6:	617b      	str	r3, [r7, #20]
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	699b      	ldr	r3, [r3, #24]
 80023be:	617b      	str	r3, [r7, #20]
 80023c0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80023c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80023c4:	6a39      	ldr	r1, [r7, #32]
 80023c6:	68f8      	ldr	r0, [r7, #12]
 80023c8:	f000 fa46 	bl	8002858 <I2C_WaitOnTXEFlagUntilTimeout>
 80023cc:	4603      	mov	r3, r0
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d00d      	beq.n	80023ee <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023d6:	2b04      	cmp	r3, #4
 80023d8:	d107      	bne.n	80023ea <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	681a      	ldr	r2, [r3, #0]
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80023e8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80023ea:	2301      	movs	r3, #1
 80023ec:	e02b      	b.n	8002446 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80023ee:	88fb      	ldrh	r3, [r7, #6]
 80023f0:	2b01      	cmp	r3, #1
 80023f2:	d105      	bne.n	8002400 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80023f4:	893b      	ldrh	r3, [r7, #8]
 80023f6:	b2da      	uxtb	r2, r3
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	611a      	str	r2, [r3, #16]
 80023fe:	e021      	b.n	8002444 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002400:	893b      	ldrh	r3, [r7, #8]
 8002402:	0a1b      	lsrs	r3, r3, #8
 8002404:	b29b      	uxth	r3, r3
 8002406:	b2da      	uxtb	r2, r3
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800240e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002410:	6a39      	ldr	r1, [r7, #32]
 8002412:	68f8      	ldr	r0, [r7, #12]
 8002414:	f000 fa20 	bl	8002858 <I2C_WaitOnTXEFlagUntilTimeout>
 8002418:	4603      	mov	r3, r0
 800241a:	2b00      	cmp	r3, #0
 800241c:	d00d      	beq.n	800243a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002422:	2b04      	cmp	r3, #4
 8002424:	d107      	bne.n	8002436 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	681a      	ldr	r2, [r3, #0]
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002434:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002436:	2301      	movs	r3, #1
 8002438:	e005      	b.n	8002446 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800243a:	893b      	ldrh	r3, [r7, #8]
 800243c:	b2da      	uxtb	r2, r3
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8002444:	2300      	movs	r3, #0
}
 8002446:	4618      	mov	r0, r3
 8002448:	3718      	adds	r7, #24
 800244a:	46bd      	mov	sp, r7
 800244c:	bd80      	pop	{r7, pc}
 800244e:	bf00      	nop
 8002450:	00010002 	.word	0x00010002

08002454 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b088      	sub	sp, #32
 8002458:	af02      	add	r7, sp, #8
 800245a:	60f8      	str	r0, [r7, #12]
 800245c:	4608      	mov	r0, r1
 800245e:	4611      	mov	r1, r2
 8002460:	461a      	mov	r2, r3
 8002462:	4603      	mov	r3, r0
 8002464:	817b      	strh	r3, [r7, #10]
 8002466:	460b      	mov	r3, r1
 8002468:	813b      	strh	r3, [r7, #8]
 800246a:	4613      	mov	r3, r2
 800246c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	681a      	ldr	r2, [r3, #0]
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800247c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	681a      	ldr	r2, [r3, #0]
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800248c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800248e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002490:	9300      	str	r3, [sp, #0]
 8002492:	6a3b      	ldr	r3, [r7, #32]
 8002494:	2200      	movs	r2, #0
 8002496:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800249a:	68f8      	ldr	r0, [r7, #12]
 800249c:	f000 f8c2 	bl	8002624 <I2C_WaitOnFlagUntilTimeout>
 80024a0:	4603      	mov	r3, r0
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d00d      	beq.n	80024c2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80024b4:	d103      	bne.n	80024be <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80024bc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80024be:	2303      	movs	r3, #3
 80024c0:	e0aa      	b.n	8002618 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80024c2:	897b      	ldrh	r3, [r7, #10]
 80024c4:	b2db      	uxtb	r3, r3
 80024c6:	461a      	mov	r2, r3
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80024d0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80024d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024d4:	6a3a      	ldr	r2, [r7, #32]
 80024d6:	4952      	ldr	r1, [pc, #328]	@ (8002620 <I2C_RequestMemoryRead+0x1cc>)
 80024d8:	68f8      	ldr	r0, [r7, #12]
 80024da:	f000 f91d 	bl	8002718 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80024de:	4603      	mov	r3, r0
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d001      	beq.n	80024e8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80024e4:	2301      	movs	r3, #1
 80024e6:	e097      	b.n	8002618 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80024e8:	2300      	movs	r3, #0
 80024ea:	617b      	str	r3, [r7, #20]
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	695b      	ldr	r3, [r3, #20]
 80024f2:	617b      	str	r3, [r7, #20]
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	699b      	ldr	r3, [r3, #24]
 80024fa:	617b      	str	r3, [r7, #20]
 80024fc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80024fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002500:	6a39      	ldr	r1, [r7, #32]
 8002502:	68f8      	ldr	r0, [r7, #12]
 8002504:	f000 f9a8 	bl	8002858 <I2C_WaitOnTXEFlagUntilTimeout>
 8002508:	4603      	mov	r3, r0
 800250a:	2b00      	cmp	r3, #0
 800250c:	d00d      	beq.n	800252a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002512:	2b04      	cmp	r3, #4
 8002514:	d107      	bne.n	8002526 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	681a      	ldr	r2, [r3, #0]
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002524:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002526:	2301      	movs	r3, #1
 8002528:	e076      	b.n	8002618 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800252a:	88fb      	ldrh	r3, [r7, #6]
 800252c:	2b01      	cmp	r3, #1
 800252e:	d105      	bne.n	800253c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002530:	893b      	ldrh	r3, [r7, #8]
 8002532:	b2da      	uxtb	r2, r3
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	611a      	str	r2, [r3, #16]
 800253a:	e021      	b.n	8002580 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800253c:	893b      	ldrh	r3, [r7, #8]
 800253e:	0a1b      	lsrs	r3, r3, #8
 8002540:	b29b      	uxth	r3, r3
 8002542:	b2da      	uxtb	r2, r3
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800254a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800254c:	6a39      	ldr	r1, [r7, #32]
 800254e:	68f8      	ldr	r0, [r7, #12]
 8002550:	f000 f982 	bl	8002858 <I2C_WaitOnTXEFlagUntilTimeout>
 8002554:	4603      	mov	r3, r0
 8002556:	2b00      	cmp	r3, #0
 8002558:	d00d      	beq.n	8002576 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800255e:	2b04      	cmp	r3, #4
 8002560:	d107      	bne.n	8002572 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	681a      	ldr	r2, [r3, #0]
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002570:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002572:	2301      	movs	r3, #1
 8002574:	e050      	b.n	8002618 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002576:	893b      	ldrh	r3, [r7, #8]
 8002578:	b2da      	uxtb	r2, r3
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002580:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002582:	6a39      	ldr	r1, [r7, #32]
 8002584:	68f8      	ldr	r0, [r7, #12]
 8002586:	f000 f967 	bl	8002858 <I2C_WaitOnTXEFlagUntilTimeout>
 800258a:	4603      	mov	r3, r0
 800258c:	2b00      	cmp	r3, #0
 800258e:	d00d      	beq.n	80025ac <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002594:	2b04      	cmp	r3, #4
 8002596:	d107      	bne.n	80025a8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	681a      	ldr	r2, [r3, #0]
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80025a6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80025a8:	2301      	movs	r3, #1
 80025aa:	e035      	b.n	8002618 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	681a      	ldr	r2, [r3, #0]
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80025ba:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80025bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025be:	9300      	str	r3, [sp, #0]
 80025c0:	6a3b      	ldr	r3, [r7, #32]
 80025c2:	2200      	movs	r2, #0
 80025c4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80025c8:	68f8      	ldr	r0, [r7, #12]
 80025ca:	f000 f82b 	bl	8002624 <I2C_WaitOnFlagUntilTimeout>
 80025ce:	4603      	mov	r3, r0
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d00d      	beq.n	80025f0 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025de:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80025e2:	d103      	bne.n	80025ec <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80025ea:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80025ec:	2303      	movs	r3, #3
 80025ee:	e013      	b.n	8002618 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80025f0:	897b      	ldrh	r3, [r7, #10]
 80025f2:	b2db      	uxtb	r3, r3
 80025f4:	f043 0301 	orr.w	r3, r3, #1
 80025f8:	b2da      	uxtb	r2, r3
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002600:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002602:	6a3a      	ldr	r2, [r7, #32]
 8002604:	4906      	ldr	r1, [pc, #24]	@ (8002620 <I2C_RequestMemoryRead+0x1cc>)
 8002606:	68f8      	ldr	r0, [r7, #12]
 8002608:	f000 f886 	bl	8002718 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800260c:	4603      	mov	r3, r0
 800260e:	2b00      	cmp	r3, #0
 8002610:	d001      	beq.n	8002616 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8002612:	2301      	movs	r3, #1
 8002614:	e000      	b.n	8002618 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8002616:	2300      	movs	r3, #0
}
 8002618:	4618      	mov	r0, r3
 800261a:	3718      	adds	r7, #24
 800261c:	46bd      	mov	sp, r7
 800261e:	bd80      	pop	{r7, pc}
 8002620:	00010002 	.word	0x00010002

08002624 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b084      	sub	sp, #16
 8002628:	af00      	add	r7, sp, #0
 800262a:	60f8      	str	r0, [r7, #12]
 800262c:	60b9      	str	r1, [r7, #8]
 800262e:	603b      	str	r3, [r7, #0]
 8002630:	4613      	mov	r3, r2
 8002632:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002634:	e048      	b.n	80026c8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002636:	683b      	ldr	r3, [r7, #0]
 8002638:	f1b3 3fff 	cmp.w	r3, #4294967295
 800263c:	d044      	beq.n	80026c8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800263e:	f7fe fef9 	bl	8001434 <HAL_GetTick>
 8002642:	4602      	mov	r2, r0
 8002644:	69bb      	ldr	r3, [r7, #24]
 8002646:	1ad3      	subs	r3, r2, r3
 8002648:	683a      	ldr	r2, [r7, #0]
 800264a:	429a      	cmp	r2, r3
 800264c:	d302      	bcc.n	8002654 <I2C_WaitOnFlagUntilTimeout+0x30>
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	2b00      	cmp	r3, #0
 8002652:	d139      	bne.n	80026c8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002654:	68bb      	ldr	r3, [r7, #8]
 8002656:	0c1b      	lsrs	r3, r3, #16
 8002658:	b2db      	uxtb	r3, r3
 800265a:	2b01      	cmp	r3, #1
 800265c:	d10d      	bne.n	800267a <I2C_WaitOnFlagUntilTimeout+0x56>
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	695b      	ldr	r3, [r3, #20]
 8002664:	43da      	mvns	r2, r3
 8002666:	68bb      	ldr	r3, [r7, #8]
 8002668:	4013      	ands	r3, r2
 800266a:	b29b      	uxth	r3, r3
 800266c:	2b00      	cmp	r3, #0
 800266e:	bf0c      	ite	eq
 8002670:	2301      	moveq	r3, #1
 8002672:	2300      	movne	r3, #0
 8002674:	b2db      	uxtb	r3, r3
 8002676:	461a      	mov	r2, r3
 8002678:	e00c      	b.n	8002694 <I2C_WaitOnFlagUntilTimeout+0x70>
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	699b      	ldr	r3, [r3, #24]
 8002680:	43da      	mvns	r2, r3
 8002682:	68bb      	ldr	r3, [r7, #8]
 8002684:	4013      	ands	r3, r2
 8002686:	b29b      	uxth	r3, r3
 8002688:	2b00      	cmp	r3, #0
 800268a:	bf0c      	ite	eq
 800268c:	2301      	moveq	r3, #1
 800268e:	2300      	movne	r3, #0
 8002690:	b2db      	uxtb	r3, r3
 8002692:	461a      	mov	r2, r3
 8002694:	79fb      	ldrb	r3, [r7, #7]
 8002696:	429a      	cmp	r2, r3
 8002698:	d116      	bne.n	80026c8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	2200      	movs	r2, #0
 800269e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	2220      	movs	r2, #32
 80026a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	2200      	movs	r2, #0
 80026ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026b4:	f043 0220 	orr.w	r2, r3, #32
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	2200      	movs	r2, #0
 80026c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80026c4:	2301      	movs	r3, #1
 80026c6:	e023      	b.n	8002710 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80026c8:	68bb      	ldr	r3, [r7, #8]
 80026ca:	0c1b      	lsrs	r3, r3, #16
 80026cc:	b2db      	uxtb	r3, r3
 80026ce:	2b01      	cmp	r3, #1
 80026d0:	d10d      	bne.n	80026ee <I2C_WaitOnFlagUntilTimeout+0xca>
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	695b      	ldr	r3, [r3, #20]
 80026d8:	43da      	mvns	r2, r3
 80026da:	68bb      	ldr	r3, [r7, #8]
 80026dc:	4013      	ands	r3, r2
 80026de:	b29b      	uxth	r3, r3
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	bf0c      	ite	eq
 80026e4:	2301      	moveq	r3, #1
 80026e6:	2300      	movne	r3, #0
 80026e8:	b2db      	uxtb	r3, r3
 80026ea:	461a      	mov	r2, r3
 80026ec:	e00c      	b.n	8002708 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	699b      	ldr	r3, [r3, #24]
 80026f4:	43da      	mvns	r2, r3
 80026f6:	68bb      	ldr	r3, [r7, #8]
 80026f8:	4013      	ands	r3, r2
 80026fa:	b29b      	uxth	r3, r3
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	bf0c      	ite	eq
 8002700:	2301      	moveq	r3, #1
 8002702:	2300      	movne	r3, #0
 8002704:	b2db      	uxtb	r3, r3
 8002706:	461a      	mov	r2, r3
 8002708:	79fb      	ldrb	r3, [r7, #7]
 800270a:	429a      	cmp	r2, r3
 800270c:	d093      	beq.n	8002636 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800270e:	2300      	movs	r3, #0
}
 8002710:	4618      	mov	r0, r3
 8002712:	3710      	adds	r7, #16
 8002714:	46bd      	mov	sp, r7
 8002716:	bd80      	pop	{r7, pc}

08002718 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b084      	sub	sp, #16
 800271c:	af00      	add	r7, sp, #0
 800271e:	60f8      	str	r0, [r7, #12]
 8002720:	60b9      	str	r1, [r7, #8]
 8002722:	607a      	str	r2, [r7, #4]
 8002724:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002726:	e071      	b.n	800280c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	695b      	ldr	r3, [r3, #20]
 800272e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002732:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002736:	d123      	bne.n	8002780 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	681a      	ldr	r2, [r3, #0]
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002746:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002750:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	2200      	movs	r2, #0
 8002756:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	2220      	movs	r2, #32
 800275c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	2200      	movs	r2, #0
 8002764:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800276c:	f043 0204 	orr.w	r2, r3, #4
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	2200      	movs	r2, #0
 8002778:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800277c:	2301      	movs	r3, #1
 800277e:	e067      	b.n	8002850 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002786:	d041      	beq.n	800280c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002788:	f7fe fe54 	bl	8001434 <HAL_GetTick>
 800278c:	4602      	mov	r2, r0
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	1ad3      	subs	r3, r2, r3
 8002792:	687a      	ldr	r2, [r7, #4]
 8002794:	429a      	cmp	r2, r3
 8002796:	d302      	bcc.n	800279e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	2b00      	cmp	r3, #0
 800279c:	d136      	bne.n	800280c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800279e:	68bb      	ldr	r3, [r7, #8]
 80027a0:	0c1b      	lsrs	r3, r3, #16
 80027a2:	b2db      	uxtb	r3, r3
 80027a4:	2b01      	cmp	r3, #1
 80027a6:	d10c      	bne.n	80027c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	695b      	ldr	r3, [r3, #20]
 80027ae:	43da      	mvns	r2, r3
 80027b0:	68bb      	ldr	r3, [r7, #8]
 80027b2:	4013      	ands	r3, r2
 80027b4:	b29b      	uxth	r3, r3
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	bf14      	ite	ne
 80027ba:	2301      	movne	r3, #1
 80027bc:	2300      	moveq	r3, #0
 80027be:	b2db      	uxtb	r3, r3
 80027c0:	e00b      	b.n	80027da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	699b      	ldr	r3, [r3, #24]
 80027c8:	43da      	mvns	r2, r3
 80027ca:	68bb      	ldr	r3, [r7, #8]
 80027cc:	4013      	ands	r3, r2
 80027ce:	b29b      	uxth	r3, r3
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	bf14      	ite	ne
 80027d4:	2301      	movne	r3, #1
 80027d6:	2300      	moveq	r3, #0
 80027d8:	b2db      	uxtb	r3, r3
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d016      	beq.n	800280c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	2200      	movs	r2, #0
 80027e2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	2220      	movs	r2, #32
 80027e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	2200      	movs	r2, #0
 80027f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027f8:	f043 0220 	orr.w	r2, r3, #32
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	2200      	movs	r2, #0
 8002804:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002808:	2301      	movs	r3, #1
 800280a:	e021      	b.n	8002850 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800280c:	68bb      	ldr	r3, [r7, #8]
 800280e:	0c1b      	lsrs	r3, r3, #16
 8002810:	b2db      	uxtb	r3, r3
 8002812:	2b01      	cmp	r3, #1
 8002814:	d10c      	bne.n	8002830 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	695b      	ldr	r3, [r3, #20]
 800281c:	43da      	mvns	r2, r3
 800281e:	68bb      	ldr	r3, [r7, #8]
 8002820:	4013      	ands	r3, r2
 8002822:	b29b      	uxth	r3, r3
 8002824:	2b00      	cmp	r3, #0
 8002826:	bf14      	ite	ne
 8002828:	2301      	movne	r3, #1
 800282a:	2300      	moveq	r3, #0
 800282c:	b2db      	uxtb	r3, r3
 800282e:	e00b      	b.n	8002848 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	699b      	ldr	r3, [r3, #24]
 8002836:	43da      	mvns	r2, r3
 8002838:	68bb      	ldr	r3, [r7, #8]
 800283a:	4013      	ands	r3, r2
 800283c:	b29b      	uxth	r3, r3
 800283e:	2b00      	cmp	r3, #0
 8002840:	bf14      	ite	ne
 8002842:	2301      	movne	r3, #1
 8002844:	2300      	moveq	r3, #0
 8002846:	b2db      	uxtb	r3, r3
 8002848:	2b00      	cmp	r3, #0
 800284a:	f47f af6d 	bne.w	8002728 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800284e:	2300      	movs	r3, #0
}
 8002850:	4618      	mov	r0, r3
 8002852:	3710      	adds	r7, #16
 8002854:	46bd      	mov	sp, r7
 8002856:	bd80      	pop	{r7, pc}

08002858 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	b084      	sub	sp, #16
 800285c:	af00      	add	r7, sp, #0
 800285e:	60f8      	str	r0, [r7, #12]
 8002860:	60b9      	str	r1, [r7, #8]
 8002862:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002864:	e034      	b.n	80028d0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002866:	68f8      	ldr	r0, [r7, #12]
 8002868:	f000 f8e3 	bl	8002a32 <I2C_IsAcknowledgeFailed>
 800286c:	4603      	mov	r3, r0
 800286e:	2b00      	cmp	r3, #0
 8002870:	d001      	beq.n	8002876 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002872:	2301      	movs	r3, #1
 8002874:	e034      	b.n	80028e0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002876:	68bb      	ldr	r3, [r7, #8]
 8002878:	f1b3 3fff 	cmp.w	r3, #4294967295
 800287c:	d028      	beq.n	80028d0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800287e:	f7fe fdd9 	bl	8001434 <HAL_GetTick>
 8002882:	4602      	mov	r2, r0
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	1ad3      	subs	r3, r2, r3
 8002888:	68ba      	ldr	r2, [r7, #8]
 800288a:	429a      	cmp	r2, r3
 800288c:	d302      	bcc.n	8002894 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800288e:	68bb      	ldr	r3, [r7, #8]
 8002890:	2b00      	cmp	r3, #0
 8002892:	d11d      	bne.n	80028d0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	695b      	ldr	r3, [r3, #20]
 800289a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800289e:	2b80      	cmp	r3, #128	@ 0x80
 80028a0:	d016      	beq.n	80028d0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	2200      	movs	r2, #0
 80028a6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	2220      	movs	r2, #32
 80028ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	2200      	movs	r2, #0
 80028b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028bc:	f043 0220 	orr.w	r2, r3, #32
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	2200      	movs	r2, #0
 80028c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80028cc:	2301      	movs	r3, #1
 80028ce:	e007      	b.n	80028e0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	695b      	ldr	r3, [r3, #20]
 80028d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028da:	2b80      	cmp	r3, #128	@ 0x80
 80028dc:	d1c3      	bne.n	8002866 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80028de:	2300      	movs	r3, #0
}
 80028e0:	4618      	mov	r0, r3
 80028e2:	3710      	adds	r7, #16
 80028e4:	46bd      	mov	sp, r7
 80028e6:	bd80      	pop	{r7, pc}

080028e8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b084      	sub	sp, #16
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	60f8      	str	r0, [r7, #12]
 80028f0:	60b9      	str	r1, [r7, #8]
 80028f2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80028f4:	e034      	b.n	8002960 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80028f6:	68f8      	ldr	r0, [r7, #12]
 80028f8:	f000 f89b 	bl	8002a32 <I2C_IsAcknowledgeFailed>
 80028fc:	4603      	mov	r3, r0
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d001      	beq.n	8002906 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002902:	2301      	movs	r3, #1
 8002904:	e034      	b.n	8002970 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002906:	68bb      	ldr	r3, [r7, #8]
 8002908:	f1b3 3fff 	cmp.w	r3, #4294967295
 800290c:	d028      	beq.n	8002960 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800290e:	f7fe fd91 	bl	8001434 <HAL_GetTick>
 8002912:	4602      	mov	r2, r0
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	1ad3      	subs	r3, r2, r3
 8002918:	68ba      	ldr	r2, [r7, #8]
 800291a:	429a      	cmp	r2, r3
 800291c:	d302      	bcc.n	8002924 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800291e:	68bb      	ldr	r3, [r7, #8]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d11d      	bne.n	8002960 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	695b      	ldr	r3, [r3, #20]
 800292a:	f003 0304 	and.w	r3, r3, #4
 800292e:	2b04      	cmp	r3, #4
 8002930:	d016      	beq.n	8002960 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	2200      	movs	r2, #0
 8002936:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	2220      	movs	r2, #32
 800293c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	2200      	movs	r2, #0
 8002944:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800294c:	f043 0220 	orr.w	r2, r3, #32
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	2200      	movs	r2, #0
 8002958:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800295c:	2301      	movs	r3, #1
 800295e:	e007      	b.n	8002970 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	695b      	ldr	r3, [r3, #20]
 8002966:	f003 0304 	and.w	r3, r3, #4
 800296a:	2b04      	cmp	r3, #4
 800296c:	d1c3      	bne.n	80028f6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800296e:	2300      	movs	r3, #0
}
 8002970:	4618      	mov	r0, r3
 8002972:	3710      	adds	r7, #16
 8002974:	46bd      	mov	sp, r7
 8002976:	bd80      	pop	{r7, pc}

08002978 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	b084      	sub	sp, #16
 800297c:	af00      	add	r7, sp, #0
 800297e:	60f8      	str	r0, [r7, #12]
 8002980:	60b9      	str	r1, [r7, #8]
 8002982:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002984:	e049      	b.n	8002a1a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	695b      	ldr	r3, [r3, #20]
 800298c:	f003 0310 	and.w	r3, r3, #16
 8002990:	2b10      	cmp	r3, #16
 8002992:	d119      	bne.n	80029c8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f06f 0210 	mvn.w	r2, #16
 800299c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	2200      	movs	r2, #0
 80029a2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	2220      	movs	r2, #32
 80029a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	2200      	movs	r2, #0
 80029b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	2200      	movs	r2, #0
 80029c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80029c4:	2301      	movs	r3, #1
 80029c6:	e030      	b.n	8002a2a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029c8:	f7fe fd34 	bl	8001434 <HAL_GetTick>
 80029cc:	4602      	mov	r2, r0
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	1ad3      	subs	r3, r2, r3
 80029d2:	68ba      	ldr	r2, [r7, #8]
 80029d4:	429a      	cmp	r2, r3
 80029d6:	d302      	bcc.n	80029de <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80029d8:	68bb      	ldr	r3, [r7, #8]
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d11d      	bne.n	8002a1a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	695b      	ldr	r3, [r3, #20]
 80029e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029e8:	2b40      	cmp	r3, #64	@ 0x40
 80029ea:	d016      	beq.n	8002a1a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	2200      	movs	r2, #0
 80029f0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	2220      	movs	r2, #32
 80029f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	2200      	movs	r2, #0
 80029fe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a06:	f043 0220 	orr.w	r2, r3, #32
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	2200      	movs	r2, #0
 8002a12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8002a16:	2301      	movs	r3, #1
 8002a18:	e007      	b.n	8002a2a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	695b      	ldr	r3, [r3, #20]
 8002a20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a24:	2b40      	cmp	r3, #64	@ 0x40
 8002a26:	d1ae      	bne.n	8002986 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002a28:	2300      	movs	r3, #0
}
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	3710      	adds	r7, #16
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bd80      	pop	{r7, pc}

08002a32 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002a32:	b480      	push	{r7}
 8002a34:	b083      	sub	sp, #12
 8002a36:	af00      	add	r7, sp, #0
 8002a38:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	695b      	ldr	r3, [r3, #20]
 8002a40:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a44:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a48:	d11b      	bne.n	8002a82 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002a52:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	2200      	movs	r2, #0
 8002a58:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	2220      	movs	r2, #32
 8002a5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	2200      	movs	r2, #0
 8002a66:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a6e:	f043 0204 	orr.w	r2, r3, #4
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	2200      	movs	r2, #0
 8002a7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002a7e:	2301      	movs	r3, #1
 8002a80:	e000      	b.n	8002a84 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002a82:	2300      	movs	r3, #0
}
 8002a84:	4618      	mov	r0, r3
 8002a86:	370c      	adds	r7, #12
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	bc80      	pop	{r7}
 8002a8c:	4770      	bx	lr
	...

08002a90 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b086      	sub	sp, #24
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d101      	bne.n	8002aa2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	e272      	b.n	8002f88 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f003 0301 	and.w	r3, r3, #1
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	f000 8087 	beq.w	8002bbe <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002ab0:	4b92      	ldr	r3, [pc, #584]	@ (8002cfc <HAL_RCC_OscConfig+0x26c>)
 8002ab2:	685b      	ldr	r3, [r3, #4]
 8002ab4:	f003 030c 	and.w	r3, r3, #12
 8002ab8:	2b04      	cmp	r3, #4
 8002aba:	d00c      	beq.n	8002ad6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002abc:	4b8f      	ldr	r3, [pc, #572]	@ (8002cfc <HAL_RCC_OscConfig+0x26c>)
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	f003 030c 	and.w	r3, r3, #12
 8002ac4:	2b08      	cmp	r3, #8
 8002ac6:	d112      	bne.n	8002aee <HAL_RCC_OscConfig+0x5e>
 8002ac8:	4b8c      	ldr	r3, [pc, #560]	@ (8002cfc <HAL_RCC_OscConfig+0x26c>)
 8002aca:	685b      	ldr	r3, [r3, #4]
 8002acc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ad0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ad4:	d10b      	bne.n	8002aee <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ad6:	4b89      	ldr	r3, [pc, #548]	@ (8002cfc <HAL_RCC_OscConfig+0x26c>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d06c      	beq.n	8002bbc <HAL_RCC_OscConfig+0x12c>
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	685b      	ldr	r3, [r3, #4]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d168      	bne.n	8002bbc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002aea:	2301      	movs	r3, #1
 8002aec:	e24c      	b.n	8002f88 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	685b      	ldr	r3, [r3, #4]
 8002af2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002af6:	d106      	bne.n	8002b06 <HAL_RCC_OscConfig+0x76>
 8002af8:	4b80      	ldr	r3, [pc, #512]	@ (8002cfc <HAL_RCC_OscConfig+0x26c>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	4a7f      	ldr	r2, [pc, #508]	@ (8002cfc <HAL_RCC_OscConfig+0x26c>)
 8002afe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b02:	6013      	str	r3, [r2, #0]
 8002b04:	e02e      	b.n	8002b64 <HAL_RCC_OscConfig+0xd4>
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	685b      	ldr	r3, [r3, #4]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d10c      	bne.n	8002b28 <HAL_RCC_OscConfig+0x98>
 8002b0e:	4b7b      	ldr	r3, [pc, #492]	@ (8002cfc <HAL_RCC_OscConfig+0x26c>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	4a7a      	ldr	r2, [pc, #488]	@ (8002cfc <HAL_RCC_OscConfig+0x26c>)
 8002b14:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b18:	6013      	str	r3, [r2, #0]
 8002b1a:	4b78      	ldr	r3, [pc, #480]	@ (8002cfc <HAL_RCC_OscConfig+0x26c>)
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	4a77      	ldr	r2, [pc, #476]	@ (8002cfc <HAL_RCC_OscConfig+0x26c>)
 8002b20:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002b24:	6013      	str	r3, [r2, #0]
 8002b26:	e01d      	b.n	8002b64 <HAL_RCC_OscConfig+0xd4>
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	685b      	ldr	r3, [r3, #4]
 8002b2c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002b30:	d10c      	bne.n	8002b4c <HAL_RCC_OscConfig+0xbc>
 8002b32:	4b72      	ldr	r3, [pc, #456]	@ (8002cfc <HAL_RCC_OscConfig+0x26c>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	4a71      	ldr	r2, [pc, #452]	@ (8002cfc <HAL_RCC_OscConfig+0x26c>)
 8002b38:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002b3c:	6013      	str	r3, [r2, #0]
 8002b3e:	4b6f      	ldr	r3, [pc, #444]	@ (8002cfc <HAL_RCC_OscConfig+0x26c>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	4a6e      	ldr	r2, [pc, #440]	@ (8002cfc <HAL_RCC_OscConfig+0x26c>)
 8002b44:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b48:	6013      	str	r3, [r2, #0]
 8002b4a:	e00b      	b.n	8002b64 <HAL_RCC_OscConfig+0xd4>
 8002b4c:	4b6b      	ldr	r3, [pc, #428]	@ (8002cfc <HAL_RCC_OscConfig+0x26c>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	4a6a      	ldr	r2, [pc, #424]	@ (8002cfc <HAL_RCC_OscConfig+0x26c>)
 8002b52:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b56:	6013      	str	r3, [r2, #0]
 8002b58:	4b68      	ldr	r3, [pc, #416]	@ (8002cfc <HAL_RCC_OscConfig+0x26c>)
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	4a67      	ldr	r2, [pc, #412]	@ (8002cfc <HAL_RCC_OscConfig+0x26c>)
 8002b5e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002b62:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	685b      	ldr	r3, [r3, #4]
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d013      	beq.n	8002b94 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b6c:	f7fe fc62 	bl	8001434 <HAL_GetTick>
 8002b70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b72:	e008      	b.n	8002b86 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b74:	f7fe fc5e 	bl	8001434 <HAL_GetTick>
 8002b78:	4602      	mov	r2, r0
 8002b7a:	693b      	ldr	r3, [r7, #16]
 8002b7c:	1ad3      	subs	r3, r2, r3
 8002b7e:	2b64      	cmp	r3, #100	@ 0x64
 8002b80:	d901      	bls.n	8002b86 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002b82:	2303      	movs	r3, #3
 8002b84:	e200      	b.n	8002f88 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b86:	4b5d      	ldr	r3, [pc, #372]	@ (8002cfc <HAL_RCC_OscConfig+0x26c>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d0f0      	beq.n	8002b74 <HAL_RCC_OscConfig+0xe4>
 8002b92:	e014      	b.n	8002bbe <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b94:	f7fe fc4e 	bl	8001434 <HAL_GetTick>
 8002b98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b9a:	e008      	b.n	8002bae <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b9c:	f7fe fc4a 	bl	8001434 <HAL_GetTick>
 8002ba0:	4602      	mov	r2, r0
 8002ba2:	693b      	ldr	r3, [r7, #16]
 8002ba4:	1ad3      	subs	r3, r2, r3
 8002ba6:	2b64      	cmp	r3, #100	@ 0x64
 8002ba8:	d901      	bls.n	8002bae <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002baa:	2303      	movs	r3, #3
 8002bac:	e1ec      	b.n	8002f88 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bae:	4b53      	ldr	r3, [pc, #332]	@ (8002cfc <HAL_RCC_OscConfig+0x26c>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d1f0      	bne.n	8002b9c <HAL_RCC_OscConfig+0x10c>
 8002bba:	e000      	b.n	8002bbe <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002bbc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f003 0302 	and.w	r3, r3, #2
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d063      	beq.n	8002c92 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002bca:	4b4c      	ldr	r3, [pc, #304]	@ (8002cfc <HAL_RCC_OscConfig+0x26c>)
 8002bcc:	685b      	ldr	r3, [r3, #4]
 8002bce:	f003 030c 	and.w	r3, r3, #12
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d00b      	beq.n	8002bee <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002bd6:	4b49      	ldr	r3, [pc, #292]	@ (8002cfc <HAL_RCC_OscConfig+0x26c>)
 8002bd8:	685b      	ldr	r3, [r3, #4]
 8002bda:	f003 030c 	and.w	r3, r3, #12
 8002bde:	2b08      	cmp	r3, #8
 8002be0:	d11c      	bne.n	8002c1c <HAL_RCC_OscConfig+0x18c>
 8002be2:	4b46      	ldr	r3, [pc, #280]	@ (8002cfc <HAL_RCC_OscConfig+0x26c>)
 8002be4:	685b      	ldr	r3, [r3, #4]
 8002be6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d116      	bne.n	8002c1c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002bee:	4b43      	ldr	r3, [pc, #268]	@ (8002cfc <HAL_RCC_OscConfig+0x26c>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f003 0302 	and.w	r3, r3, #2
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d005      	beq.n	8002c06 <HAL_RCC_OscConfig+0x176>
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	691b      	ldr	r3, [r3, #16]
 8002bfe:	2b01      	cmp	r3, #1
 8002c00:	d001      	beq.n	8002c06 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002c02:	2301      	movs	r3, #1
 8002c04:	e1c0      	b.n	8002f88 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c06:	4b3d      	ldr	r3, [pc, #244]	@ (8002cfc <HAL_RCC_OscConfig+0x26c>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	695b      	ldr	r3, [r3, #20]
 8002c12:	00db      	lsls	r3, r3, #3
 8002c14:	4939      	ldr	r1, [pc, #228]	@ (8002cfc <HAL_RCC_OscConfig+0x26c>)
 8002c16:	4313      	orrs	r3, r2
 8002c18:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c1a:	e03a      	b.n	8002c92 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	691b      	ldr	r3, [r3, #16]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d020      	beq.n	8002c66 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c24:	4b36      	ldr	r3, [pc, #216]	@ (8002d00 <HAL_RCC_OscConfig+0x270>)
 8002c26:	2201      	movs	r2, #1
 8002c28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c2a:	f7fe fc03 	bl	8001434 <HAL_GetTick>
 8002c2e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c30:	e008      	b.n	8002c44 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c32:	f7fe fbff 	bl	8001434 <HAL_GetTick>
 8002c36:	4602      	mov	r2, r0
 8002c38:	693b      	ldr	r3, [r7, #16]
 8002c3a:	1ad3      	subs	r3, r2, r3
 8002c3c:	2b02      	cmp	r3, #2
 8002c3e:	d901      	bls.n	8002c44 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002c40:	2303      	movs	r3, #3
 8002c42:	e1a1      	b.n	8002f88 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c44:	4b2d      	ldr	r3, [pc, #180]	@ (8002cfc <HAL_RCC_OscConfig+0x26c>)
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f003 0302 	and.w	r3, r3, #2
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d0f0      	beq.n	8002c32 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c50:	4b2a      	ldr	r3, [pc, #168]	@ (8002cfc <HAL_RCC_OscConfig+0x26c>)
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	695b      	ldr	r3, [r3, #20]
 8002c5c:	00db      	lsls	r3, r3, #3
 8002c5e:	4927      	ldr	r1, [pc, #156]	@ (8002cfc <HAL_RCC_OscConfig+0x26c>)
 8002c60:	4313      	orrs	r3, r2
 8002c62:	600b      	str	r3, [r1, #0]
 8002c64:	e015      	b.n	8002c92 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c66:	4b26      	ldr	r3, [pc, #152]	@ (8002d00 <HAL_RCC_OscConfig+0x270>)
 8002c68:	2200      	movs	r2, #0
 8002c6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c6c:	f7fe fbe2 	bl	8001434 <HAL_GetTick>
 8002c70:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c72:	e008      	b.n	8002c86 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c74:	f7fe fbde 	bl	8001434 <HAL_GetTick>
 8002c78:	4602      	mov	r2, r0
 8002c7a:	693b      	ldr	r3, [r7, #16]
 8002c7c:	1ad3      	subs	r3, r2, r3
 8002c7e:	2b02      	cmp	r3, #2
 8002c80:	d901      	bls.n	8002c86 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002c82:	2303      	movs	r3, #3
 8002c84:	e180      	b.n	8002f88 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c86:	4b1d      	ldr	r3, [pc, #116]	@ (8002cfc <HAL_RCC_OscConfig+0x26c>)
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f003 0302 	and.w	r3, r3, #2
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d1f0      	bne.n	8002c74 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f003 0308 	and.w	r3, r3, #8
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d03a      	beq.n	8002d14 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	699b      	ldr	r3, [r3, #24]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d019      	beq.n	8002cda <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ca6:	4b17      	ldr	r3, [pc, #92]	@ (8002d04 <HAL_RCC_OscConfig+0x274>)
 8002ca8:	2201      	movs	r2, #1
 8002caa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002cac:	f7fe fbc2 	bl	8001434 <HAL_GetTick>
 8002cb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002cb2:	e008      	b.n	8002cc6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002cb4:	f7fe fbbe 	bl	8001434 <HAL_GetTick>
 8002cb8:	4602      	mov	r2, r0
 8002cba:	693b      	ldr	r3, [r7, #16]
 8002cbc:	1ad3      	subs	r3, r2, r3
 8002cbe:	2b02      	cmp	r3, #2
 8002cc0:	d901      	bls.n	8002cc6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002cc2:	2303      	movs	r3, #3
 8002cc4:	e160      	b.n	8002f88 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002cc6:	4b0d      	ldr	r3, [pc, #52]	@ (8002cfc <HAL_RCC_OscConfig+0x26c>)
 8002cc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cca:	f003 0302 	and.w	r3, r3, #2
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d0f0      	beq.n	8002cb4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002cd2:	2001      	movs	r0, #1
 8002cd4:	f000 face 	bl	8003274 <RCC_Delay>
 8002cd8:	e01c      	b.n	8002d14 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002cda:	4b0a      	ldr	r3, [pc, #40]	@ (8002d04 <HAL_RCC_OscConfig+0x274>)
 8002cdc:	2200      	movs	r2, #0
 8002cde:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ce0:	f7fe fba8 	bl	8001434 <HAL_GetTick>
 8002ce4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ce6:	e00f      	b.n	8002d08 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ce8:	f7fe fba4 	bl	8001434 <HAL_GetTick>
 8002cec:	4602      	mov	r2, r0
 8002cee:	693b      	ldr	r3, [r7, #16]
 8002cf0:	1ad3      	subs	r3, r2, r3
 8002cf2:	2b02      	cmp	r3, #2
 8002cf4:	d908      	bls.n	8002d08 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002cf6:	2303      	movs	r3, #3
 8002cf8:	e146      	b.n	8002f88 <HAL_RCC_OscConfig+0x4f8>
 8002cfa:	bf00      	nop
 8002cfc:	40021000 	.word	0x40021000
 8002d00:	42420000 	.word	0x42420000
 8002d04:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d08:	4b92      	ldr	r3, [pc, #584]	@ (8002f54 <HAL_RCC_OscConfig+0x4c4>)
 8002d0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d0c:	f003 0302 	and.w	r3, r3, #2
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d1e9      	bne.n	8002ce8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f003 0304 	and.w	r3, r3, #4
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	f000 80a6 	beq.w	8002e6e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d22:	2300      	movs	r3, #0
 8002d24:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d26:	4b8b      	ldr	r3, [pc, #556]	@ (8002f54 <HAL_RCC_OscConfig+0x4c4>)
 8002d28:	69db      	ldr	r3, [r3, #28]
 8002d2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d10d      	bne.n	8002d4e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d32:	4b88      	ldr	r3, [pc, #544]	@ (8002f54 <HAL_RCC_OscConfig+0x4c4>)
 8002d34:	69db      	ldr	r3, [r3, #28]
 8002d36:	4a87      	ldr	r2, [pc, #540]	@ (8002f54 <HAL_RCC_OscConfig+0x4c4>)
 8002d38:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d3c:	61d3      	str	r3, [r2, #28]
 8002d3e:	4b85      	ldr	r3, [pc, #532]	@ (8002f54 <HAL_RCC_OscConfig+0x4c4>)
 8002d40:	69db      	ldr	r3, [r3, #28]
 8002d42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d46:	60bb      	str	r3, [r7, #8]
 8002d48:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d4e:	4b82      	ldr	r3, [pc, #520]	@ (8002f58 <HAL_RCC_OscConfig+0x4c8>)
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d118      	bne.n	8002d8c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d5a:	4b7f      	ldr	r3, [pc, #508]	@ (8002f58 <HAL_RCC_OscConfig+0x4c8>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	4a7e      	ldr	r2, [pc, #504]	@ (8002f58 <HAL_RCC_OscConfig+0x4c8>)
 8002d60:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d64:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d66:	f7fe fb65 	bl	8001434 <HAL_GetTick>
 8002d6a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d6c:	e008      	b.n	8002d80 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d6e:	f7fe fb61 	bl	8001434 <HAL_GetTick>
 8002d72:	4602      	mov	r2, r0
 8002d74:	693b      	ldr	r3, [r7, #16]
 8002d76:	1ad3      	subs	r3, r2, r3
 8002d78:	2b64      	cmp	r3, #100	@ 0x64
 8002d7a:	d901      	bls.n	8002d80 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002d7c:	2303      	movs	r3, #3
 8002d7e:	e103      	b.n	8002f88 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d80:	4b75      	ldr	r3, [pc, #468]	@ (8002f58 <HAL_RCC_OscConfig+0x4c8>)
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d0f0      	beq.n	8002d6e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	68db      	ldr	r3, [r3, #12]
 8002d90:	2b01      	cmp	r3, #1
 8002d92:	d106      	bne.n	8002da2 <HAL_RCC_OscConfig+0x312>
 8002d94:	4b6f      	ldr	r3, [pc, #444]	@ (8002f54 <HAL_RCC_OscConfig+0x4c4>)
 8002d96:	6a1b      	ldr	r3, [r3, #32]
 8002d98:	4a6e      	ldr	r2, [pc, #440]	@ (8002f54 <HAL_RCC_OscConfig+0x4c4>)
 8002d9a:	f043 0301 	orr.w	r3, r3, #1
 8002d9e:	6213      	str	r3, [r2, #32]
 8002da0:	e02d      	b.n	8002dfe <HAL_RCC_OscConfig+0x36e>
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	68db      	ldr	r3, [r3, #12]
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d10c      	bne.n	8002dc4 <HAL_RCC_OscConfig+0x334>
 8002daa:	4b6a      	ldr	r3, [pc, #424]	@ (8002f54 <HAL_RCC_OscConfig+0x4c4>)
 8002dac:	6a1b      	ldr	r3, [r3, #32]
 8002dae:	4a69      	ldr	r2, [pc, #420]	@ (8002f54 <HAL_RCC_OscConfig+0x4c4>)
 8002db0:	f023 0301 	bic.w	r3, r3, #1
 8002db4:	6213      	str	r3, [r2, #32]
 8002db6:	4b67      	ldr	r3, [pc, #412]	@ (8002f54 <HAL_RCC_OscConfig+0x4c4>)
 8002db8:	6a1b      	ldr	r3, [r3, #32]
 8002dba:	4a66      	ldr	r2, [pc, #408]	@ (8002f54 <HAL_RCC_OscConfig+0x4c4>)
 8002dbc:	f023 0304 	bic.w	r3, r3, #4
 8002dc0:	6213      	str	r3, [r2, #32]
 8002dc2:	e01c      	b.n	8002dfe <HAL_RCC_OscConfig+0x36e>
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	68db      	ldr	r3, [r3, #12]
 8002dc8:	2b05      	cmp	r3, #5
 8002dca:	d10c      	bne.n	8002de6 <HAL_RCC_OscConfig+0x356>
 8002dcc:	4b61      	ldr	r3, [pc, #388]	@ (8002f54 <HAL_RCC_OscConfig+0x4c4>)
 8002dce:	6a1b      	ldr	r3, [r3, #32]
 8002dd0:	4a60      	ldr	r2, [pc, #384]	@ (8002f54 <HAL_RCC_OscConfig+0x4c4>)
 8002dd2:	f043 0304 	orr.w	r3, r3, #4
 8002dd6:	6213      	str	r3, [r2, #32]
 8002dd8:	4b5e      	ldr	r3, [pc, #376]	@ (8002f54 <HAL_RCC_OscConfig+0x4c4>)
 8002dda:	6a1b      	ldr	r3, [r3, #32]
 8002ddc:	4a5d      	ldr	r2, [pc, #372]	@ (8002f54 <HAL_RCC_OscConfig+0x4c4>)
 8002dde:	f043 0301 	orr.w	r3, r3, #1
 8002de2:	6213      	str	r3, [r2, #32]
 8002de4:	e00b      	b.n	8002dfe <HAL_RCC_OscConfig+0x36e>
 8002de6:	4b5b      	ldr	r3, [pc, #364]	@ (8002f54 <HAL_RCC_OscConfig+0x4c4>)
 8002de8:	6a1b      	ldr	r3, [r3, #32]
 8002dea:	4a5a      	ldr	r2, [pc, #360]	@ (8002f54 <HAL_RCC_OscConfig+0x4c4>)
 8002dec:	f023 0301 	bic.w	r3, r3, #1
 8002df0:	6213      	str	r3, [r2, #32]
 8002df2:	4b58      	ldr	r3, [pc, #352]	@ (8002f54 <HAL_RCC_OscConfig+0x4c4>)
 8002df4:	6a1b      	ldr	r3, [r3, #32]
 8002df6:	4a57      	ldr	r2, [pc, #348]	@ (8002f54 <HAL_RCC_OscConfig+0x4c4>)
 8002df8:	f023 0304 	bic.w	r3, r3, #4
 8002dfc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	68db      	ldr	r3, [r3, #12]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d015      	beq.n	8002e32 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e06:	f7fe fb15 	bl	8001434 <HAL_GetTick>
 8002e0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e0c:	e00a      	b.n	8002e24 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e0e:	f7fe fb11 	bl	8001434 <HAL_GetTick>
 8002e12:	4602      	mov	r2, r0
 8002e14:	693b      	ldr	r3, [r7, #16]
 8002e16:	1ad3      	subs	r3, r2, r3
 8002e18:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e1c:	4293      	cmp	r3, r2
 8002e1e:	d901      	bls.n	8002e24 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002e20:	2303      	movs	r3, #3
 8002e22:	e0b1      	b.n	8002f88 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e24:	4b4b      	ldr	r3, [pc, #300]	@ (8002f54 <HAL_RCC_OscConfig+0x4c4>)
 8002e26:	6a1b      	ldr	r3, [r3, #32]
 8002e28:	f003 0302 	and.w	r3, r3, #2
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d0ee      	beq.n	8002e0e <HAL_RCC_OscConfig+0x37e>
 8002e30:	e014      	b.n	8002e5c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e32:	f7fe faff 	bl	8001434 <HAL_GetTick>
 8002e36:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e38:	e00a      	b.n	8002e50 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e3a:	f7fe fafb 	bl	8001434 <HAL_GetTick>
 8002e3e:	4602      	mov	r2, r0
 8002e40:	693b      	ldr	r3, [r7, #16]
 8002e42:	1ad3      	subs	r3, r2, r3
 8002e44:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e48:	4293      	cmp	r3, r2
 8002e4a:	d901      	bls.n	8002e50 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002e4c:	2303      	movs	r3, #3
 8002e4e:	e09b      	b.n	8002f88 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e50:	4b40      	ldr	r3, [pc, #256]	@ (8002f54 <HAL_RCC_OscConfig+0x4c4>)
 8002e52:	6a1b      	ldr	r3, [r3, #32]
 8002e54:	f003 0302 	and.w	r3, r3, #2
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d1ee      	bne.n	8002e3a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002e5c:	7dfb      	ldrb	r3, [r7, #23]
 8002e5e:	2b01      	cmp	r3, #1
 8002e60:	d105      	bne.n	8002e6e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e62:	4b3c      	ldr	r3, [pc, #240]	@ (8002f54 <HAL_RCC_OscConfig+0x4c4>)
 8002e64:	69db      	ldr	r3, [r3, #28]
 8002e66:	4a3b      	ldr	r2, [pc, #236]	@ (8002f54 <HAL_RCC_OscConfig+0x4c4>)
 8002e68:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002e6c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	69db      	ldr	r3, [r3, #28]
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	f000 8087 	beq.w	8002f86 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002e78:	4b36      	ldr	r3, [pc, #216]	@ (8002f54 <HAL_RCC_OscConfig+0x4c4>)
 8002e7a:	685b      	ldr	r3, [r3, #4]
 8002e7c:	f003 030c 	and.w	r3, r3, #12
 8002e80:	2b08      	cmp	r3, #8
 8002e82:	d061      	beq.n	8002f48 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	69db      	ldr	r3, [r3, #28]
 8002e88:	2b02      	cmp	r3, #2
 8002e8a:	d146      	bne.n	8002f1a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e8c:	4b33      	ldr	r3, [pc, #204]	@ (8002f5c <HAL_RCC_OscConfig+0x4cc>)
 8002e8e:	2200      	movs	r2, #0
 8002e90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e92:	f7fe facf 	bl	8001434 <HAL_GetTick>
 8002e96:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e98:	e008      	b.n	8002eac <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e9a:	f7fe facb 	bl	8001434 <HAL_GetTick>
 8002e9e:	4602      	mov	r2, r0
 8002ea0:	693b      	ldr	r3, [r7, #16]
 8002ea2:	1ad3      	subs	r3, r2, r3
 8002ea4:	2b02      	cmp	r3, #2
 8002ea6:	d901      	bls.n	8002eac <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002ea8:	2303      	movs	r3, #3
 8002eaa:	e06d      	b.n	8002f88 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002eac:	4b29      	ldr	r3, [pc, #164]	@ (8002f54 <HAL_RCC_OscConfig+0x4c4>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d1f0      	bne.n	8002e9a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6a1b      	ldr	r3, [r3, #32]
 8002ebc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ec0:	d108      	bne.n	8002ed4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002ec2:	4b24      	ldr	r3, [pc, #144]	@ (8002f54 <HAL_RCC_OscConfig+0x4c4>)
 8002ec4:	685b      	ldr	r3, [r3, #4]
 8002ec6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	689b      	ldr	r3, [r3, #8]
 8002ece:	4921      	ldr	r1, [pc, #132]	@ (8002f54 <HAL_RCC_OscConfig+0x4c4>)
 8002ed0:	4313      	orrs	r3, r2
 8002ed2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ed4:	4b1f      	ldr	r3, [pc, #124]	@ (8002f54 <HAL_RCC_OscConfig+0x4c4>)
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6a19      	ldr	r1, [r3, #32]
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ee4:	430b      	orrs	r3, r1
 8002ee6:	491b      	ldr	r1, [pc, #108]	@ (8002f54 <HAL_RCC_OscConfig+0x4c4>)
 8002ee8:	4313      	orrs	r3, r2
 8002eea:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002eec:	4b1b      	ldr	r3, [pc, #108]	@ (8002f5c <HAL_RCC_OscConfig+0x4cc>)
 8002eee:	2201      	movs	r2, #1
 8002ef0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ef2:	f7fe fa9f 	bl	8001434 <HAL_GetTick>
 8002ef6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002ef8:	e008      	b.n	8002f0c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002efa:	f7fe fa9b 	bl	8001434 <HAL_GetTick>
 8002efe:	4602      	mov	r2, r0
 8002f00:	693b      	ldr	r3, [r7, #16]
 8002f02:	1ad3      	subs	r3, r2, r3
 8002f04:	2b02      	cmp	r3, #2
 8002f06:	d901      	bls.n	8002f0c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002f08:	2303      	movs	r3, #3
 8002f0a:	e03d      	b.n	8002f88 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002f0c:	4b11      	ldr	r3, [pc, #68]	@ (8002f54 <HAL_RCC_OscConfig+0x4c4>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d0f0      	beq.n	8002efa <HAL_RCC_OscConfig+0x46a>
 8002f18:	e035      	b.n	8002f86 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f1a:	4b10      	ldr	r3, [pc, #64]	@ (8002f5c <HAL_RCC_OscConfig+0x4cc>)
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f20:	f7fe fa88 	bl	8001434 <HAL_GetTick>
 8002f24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f26:	e008      	b.n	8002f3a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f28:	f7fe fa84 	bl	8001434 <HAL_GetTick>
 8002f2c:	4602      	mov	r2, r0
 8002f2e:	693b      	ldr	r3, [r7, #16]
 8002f30:	1ad3      	subs	r3, r2, r3
 8002f32:	2b02      	cmp	r3, #2
 8002f34:	d901      	bls.n	8002f3a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002f36:	2303      	movs	r3, #3
 8002f38:	e026      	b.n	8002f88 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f3a:	4b06      	ldr	r3, [pc, #24]	@ (8002f54 <HAL_RCC_OscConfig+0x4c4>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d1f0      	bne.n	8002f28 <HAL_RCC_OscConfig+0x498>
 8002f46:	e01e      	b.n	8002f86 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	69db      	ldr	r3, [r3, #28]
 8002f4c:	2b01      	cmp	r3, #1
 8002f4e:	d107      	bne.n	8002f60 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002f50:	2301      	movs	r3, #1
 8002f52:	e019      	b.n	8002f88 <HAL_RCC_OscConfig+0x4f8>
 8002f54:	40021000 	.word	0x40021000
 8002f58:	40007000 	.word	0x40007000
 8002f5c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002f60:	4b0b      	ldr	r3, [pc, #44]	@ (8002f90 <HAL_RCC_OscConfig+0x500>)
 8002f62:	685b      	ldr	r3, [r3, #4]
 8002f64:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6a1b      	ldr	r3, [r3, #32]
 8002f70:	429a      	cmp	r2, r3
 8002f72:	d106      	bne.n	8002f82 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f7e:	429a      	cmp	r2, r3
 8002f80:	d001      	beq.n	8002f86 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002f82:	2301      	movs	r3, #1
 8002f84:	e000      	b.n	8002f88 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002f86:	2300      	movs	r3, #0
}
 8002f88:	4618      	mov	r0, r3
 8002f8a:	3718      	adds	r7, #24
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	bd80      	pop	{r7, pc}
 8002f90:	40021000 	.word	0x40021000

08002f94 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b084      	sub	sp, #16
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
 8002f9c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d101      	bne.n	8002fa8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002fa4:	2301      	movs	r3, #1
 8002fa6:	e0d0      	b.n	800314a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002fa8:	4b6a      	ldr	r3, [pc, #424]	@ (8003154 <HAL_RCC_ClockConfig+0x1c0>)
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f003 0307 	and.w	r3, r3, #7
 8002fb0:	683a      	ldr	r2, [r7, #0]
 8002fb2:	429a      	cmp	r2, r3
 8002fb4:	d910      	bls.n	8002fd8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fb6:	4b67      	ldr	r3, [pc, #412]	@ (8003154 <HAL_RCC_ClockConfig+0x1c0>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f023 0207 	bic.w	r2, r3, #7
 8002fbe:	4965      	ldr	r1, [pc, #404]	@ (8003154 <HAL_RCC_ClockConfig+0x1c0>)
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	4313      	orrs	r3, r2
 8002fc4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fc6:	4b63      	ldr	r3, [pc, #396]	@ (8003154 <HAL_RCC_ClockConfig+0x1c0>)
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f003 0307 	and.w	r3, r3, #7
 8002fce:	683a      	ldr	r2, [r7, #0]
 8002fd0:	429a      	cmp	r2, r3
 8002fd2:	d001      	beq.n	8002fd8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002fd4:	2301      	movs	r3, #1
 8002fd6:	e0b8      	b.n	800314a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f003 0302 	and.w	r3, r3, #2
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d020      	beq.n	8003026 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f003 0304 	and.w	r3, r3, #4
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d005      	beq.n	8002ffc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002ff0:	4b59      	ldr	r3, [pc, #356]	@ (8003158 <HAL_RCC_ClockConfig+0x1c4>)
 8002ff2:	685b      	ldr	r3, [r3, #4]
 8002ff4:	4a58      	ldr	r2, [pc, #352]	@ (8003158 <HAL_RCC_ClockConfig+0x1c4>)
 8002ff6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002ffa:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f003 0308 	and.w	r3, r3, #8
 8003004:	2b00      	cmp	r3, #0
 8003006:	d005      	beq.n	8003014 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003008:	4b53      	ldr	r3, [pc, #332]	@ (8003158 <HAL_RCC_ClockConfig+0x1c4>)
 800300a:	685b      	ldr	r3, [r3, #4]
 800300c:	4a52      	ldr	r2, [pc, #328]	@ (8003158 <HAL_RCC_ClockConfig+0x1c4>)
 800300e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003012:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003014:	4b50      	ldr	r3, [pc, #320]	@ (8003158 <HAL_RCC_ClockConfig+0x1c4>)
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	689b      	ldr	r3, [r3, #8]
 8003020:	494d      	ldr	r1, [pc, #308]	@ (8003158 <HAL_RCC_ClockConfig+0x1c4>)
 8003022:	4313      	orrs	r3, r2
 8003024:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f003 0301 	and.w	r3, r3, #1
 800302e:	2b00      	cmp	r3, #0
 8003030:	d040      	beq.n	80030b4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	685b      	ldr	r3, [r3, #4]
 8003036:	2b01      	cmp	r3, #1
 8003038:	d107      	bne.n	800304a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800303a:	4b47      	ldr	r3, [pc, #284]	@ (8003158 <HAL_RCC_ClockConfig+0x1c4>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003042:	2b00      	cmp	r3, #0
 8003044:	d115      	bne.n	8003072 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003046:	2301      	movs	r3, #1
 8003048:	e07f      	b.n	800314a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	685b      	ldr	r3, [r3, #4]
 800304e:	2b02      	cmp	r3, #2
 8003050:	d107      	bne.n	8003062 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003052:	4b41      	ldr	r3, [pc, #260]	@ (8003158 <HAL_RCC_ClockConfig+0x1c4>)
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800305a:	2b00      	cmp	r3, #0
 800305c:	d109      	bne.n	8003072 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800305e:	2301      	movs	r3, #1
 8003060:	e073      	b.n	800314a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003062:	4b3d      	ldr	r3, [pc, #244]	@ (8003158 <HAL_RCC_ClockConfig+0x1c4>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f003 0302 	and.w	r3, r3, #2
 800306a:	2b00      	cmp	r3, #0
 800306c:	d101      	bne.n	8003072 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800306e:	2301      	movs	r3, #1
 8003070:	e06b      	b.n	800314a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003072:	4b39      	ldr	r3, [pc, #228]	@ (8003158 <HAL_RCC_ClockConfig+0x1c4>)
 8003074:	685b      	ldr	r3, [r3, #4]
 8003076:	f023 0203 	bic.w	r2, r3, #3
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	685b      	ldr	r3, [r3, #4]
 800307e:	4936      	ldr	r1, [pc, #216]	@ (8003158 <HAL_RCC_ClockConfig+0x1c4>)
 8003080:	4313      	orrs	r3, r2
 8003082:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003084:	f7fe f9d6 	bl	8001434 <HAL_GetTick>
 8003088:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800308a:	e00a      	b.n	80030a2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800308c:	f7fe f9d2 	bl	8001434 <HAL_GetTick>
 8003090:	4602      	mov	r2, r0
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	1ad3      	subs	r3, r2, r3
 8003096:	f241 3288 	movw	r2, #5000	@ 0x1388
 800309a:	4293      	cmp	r3, r2
 800309c:	d901      	bls.n	80030a2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800309e:	2303      	movs	r3, #3
 80030a0:	e053      	b.n	800314a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030a2:	4b2d      	ldr	r3, [pc, #180]	@ (8003158 <HAL_RCC_ClockConfig+0x1c4>)
 80030a4:	685b      	ldr	r3, [r3, #4]
 80030a6:	f003 020c 	and.w	r2, r3, #12
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	685b      	ldr	r3, [r3, #4]
 80030ae:	009b      	lsls	r3, r3, #2
 80030b0:	429a      	cmp	r2, r3
 80030b2:	d1eb      	bne.n	800308c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80030b4:	4b27      	ldr	r3, [pc, #156]	@ (8003154 <HAL_RCC_ClockConfig+0x1c0>)
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f003 0307 	and.w	r3, r3, #7
 80030bc:	683a      	ldr	r2, [r7, #0]
 80030be:	429a      	cmp	r2, r3
 80030c0:	d210      	bcs.n	80030e4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030c2:	4b24      	ldr	r3, [pc, #144]	@ (8003154 <HAL_RCC_ClockConfig+0x1c0>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f023 0207 	bic.w	r2, r3, #7
 80030ca:	4922      	ldr	r1, [pc, #136]	@ (8003154 <HAL_RCC_ClockConfig+0x1c0>)
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	4313      	orrs	r3, r2
 80030d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030d2:	4b20      	ldr	r3, [pc, #128]	@ (8003154 <HAL_RCC_ClockConfig+0x1c0>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f003 0307 	and.w	r3, r3, #7
 80030da:	683a      	ldr	r2, [r7, #0]
 80030dc:	429a      	cmp	r2, r3
 80030de:	d001      	beq.n	80030e4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80030e0:	2301      	movs	r3, #1
 80030e2:	e032      	b.n	800314a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f003 0304 	and.w	r3, r3, #4
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d008      	beq.n	8003102 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80030f0:	4b19      	ldr	r3, [pc, #100]	@ (8003158 <HAL_RCC_ClockConfig+0x1c4>)
 80030f2:	685b      	ldr	r3, [r3, #4]
 80030f4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	68db      	ldr	r3, [r3, #12]
 80030fc:	4916      	ldr	r1, [pc, #88]	@ (8003158 <HAL_RCC_ClockConfig+0x1c4>)
 80030fe:	4313      	orrs	r3, r2
 8003100:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f003 0308 	and.w	r3, r3, #8
 800310a:	2b00      	cmp	r3, #0
 800310c:	d009      	beq.n	8003122 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800310e:	4b12      	ldr	r3, [pc, #72]	@ (8003158 <HAL_RCC_ClockConfig+0x1c4>)
 8003110:	685b      	ldr	r3, [r3, #4]
 8003112:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	691b      	ldr	r3, [r3, #16]
 800311a:	00db      	lsls	r3, r3, #3
 800311c:	490e      	ldr	r1, [pc, #56]	@ (8003158 <HAL_RCC_ClockConfig+0x1c4>)
 800311e:	4313      	orrs	r3, r2
 8003120:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003122:	f000 f821 	bl	8003168 <HAL_RCC_GetSysClockFreq>
 8003126:	4602      	mov	r2, r0
 8003128:	4b0b      	ldr	r3, [pc, #44]	@ (8003158 <HAL_RCC_ClockConfig+0x1c4>)
 800312a:	685b      	ldr	r3, [r3, #4]
 800312c:	091b      	lsrs	r3, r3, #4
 800312e:	f003 030f 	and.w	r3, r3, #15
 8003132:	490a      	ldr	r1, [pc, #40]	@ (800315c <HAL_RCC_ClockConfig+0x1c8>)
 8003134:	5ccb      	ldrb	r3, [r1, r3]
 8003136:	fa22 f303 	lsr.w	r3, r2, r3
 800313a:	4a09      	ldr	r2, [pc, #36]	@ (8003160 <HAL_RCC_ClockConfig+0x1cc>)
 800313c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800313e:	4b09      	ldr	r3, [pc, #36]	@ (8003164 <HAL_RCC_ClockConfig+0x1d0>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	4618      	mov	r0, r3
 8003144:	f7fe f934 	bl	80013b0 <HAL_InitTick>

  return HAL_OK;
 8003148:	2300      	movs	r3, #0
}
 800314a:	4618      	mov	r0, r3
 800314c:	3710      	adds	r7, #16
 800314e:	46bd      	mov	sp, r7
 8003150:	bd80      	pop	{r7, pc}
 8003152:	bf00      	nop
 8003154:	40022000 	.word	0x40022000
 8003158:	40021000 	.word	0x40021000
 800315c:	080046c8 	.word	0x080046c8
 8003160:	20000000 	.word	0x20000000
 8003164:	20000004 	.word	0x20000004

08003168 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003168:	b480      	push	{r7}
 800316a:	b087      	sub	sp, #28
 800316c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800316e:	2300      	movs	r3, #0
 8003170:	60fb      	str	r3, [r7, #12]
 8003172:	2300      	movs	r3, #0
 8003174:	60bb      	str	r3, [r7, #8]
 8003176:	2300      	movs	r3, #0
 8003178:	617b      	str	r3, [r7, #20]
 800317a:	2300      	movs	r3, #0
 800317c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800317e:	2300      	movs	r3, #0
 8003180:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003182:	4b1e      	ldr	r3, [pc, #120]	@ (80031fc <HAL_RCC_GetSysClockFreq+0x94>)
 8003184:	685b      	ldr	r3, [r3, #4]
 8003186:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	f003 030c 	and.w	r3, r3, #12
 800318e:	2b04      	cmp	r3, #4
 8003190:	d002      	beq.n	8003198 <HAL_RCC_GetSysClockFreq+0x30>
 8003192:	2b08      	cmp	r3, #8
 8003194:	d003      	beq.n	800319e <HAL_RCC_GetSysClockFreq+0x36>
 8003196:	e027      	b.n	80031e8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003198:	4b19      	ldr	r3, [pc, #100]	@ (8003200 <HAL_RCC_GetSysClockFreq+0x98>)
 800319a:	613b      	str	r3, [r7, #16]
      break;
 800319c:	e027      	b.n	80031ee <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	0c9b      	lsrs	r3, r3, #18
 80031a2:	f003 030f 	and.w	r3, r3, #15
 80031a6:	4a17      	ldr	r2, [pc, #92]	@ (8003204 <HAL_RCC_GetSysClockFreq+0x9c>)
 80031a8:	5cd3      	ldrb	r3, [r2, r3]
 80031aa:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d010      	beq.n	80031d8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80031b6:	4b11      	ldr	r3, [pc, #68]	@ (80031fc <HAL_RCC_GetSysClockFreq+0x94>)
 80031b8:	685b      	ldr	r3, [r3, #4]
 80031ba:	0c5b      	lsrs	r3, r3, #17
 80031bc:	f003 0301 	and.w	r3, r3, #1
 80031c0:	4a11      	ldr	r2, [pc, #68]	@ (8003208 <HAL_RCC_GetSysClockFreq+0xa0>)
 80031c2:	5cd3      	ldrb	r3, [r2, r3]
 80031c4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	4a0d      	ldr	r2, [pc, #52]	@ (8003200 <HAL_RCC_GetSysClockFreq+0x98>)
 80031ca:	fb03 f202 	mul.w	r2, r3, r2
 80031ce:	68bb      	ldr	r3, [r7, #8]
 80031d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80031d4:	617b      	str	r3, [r7, #20]
 80031d6:	e004      	b.n	80031e2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	4a0c      	ldr	r2, [pc, #48]	@ (800320c <HAL_RCC_GetSysClockFreq+0xa4>)
 80031dc:	fb02 f303 	mul.w	r3, r2, r3
 80031e0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80031e2:	697b      	ldr	r3, [r7, #20]
 80031e4:	613b      	str	r3, [r7, #16]
      break;
 80031e6:	e002      	b.n	80031ee <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80031e8:	4b05      	ldr	r3, [pc, #20]	@ (8003200 <HAL_RCC_GetSysClockFreq+0x98>)
 80031ea:	613b      	str	r3, [r7, #16]
      break;
 80031ec:	bf00      	nop
    }
  }
  return sysclockfreq;
 80031ee:	693b      	ldr	r3, [r7, #16]
}
 80031f0:	4618      	mov	r0, r3
 80031f2:	371c      	adds	r7, #28
 80031f4:	46bd      	mov	sp, r7
 80031f6:	bc80      	pop	{r7}
 80031f8:	4770      	bx	lr
 80031fa:	bf00      	nop
 80031fc:	40021000 	.word	0x40021000
 8003200:	007a1200 	.word	0x007a1200
 8003204:	080046e0 	.word	0x080046e0
 8003208:	080046f0 	.word	0x080046f0
 800320c:	003d0900 	.word	0x003d0900

08003210 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003210:	b480      	push	{r7}
 8003212:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003214:	4b02      	ldr	r3, [pc, #8]	@ (8003220 <HAL_RCC_GetHCLKFreq+0x10>)
 8003216:	681b      	ldr	r3, [r3, #0]
}
 8003218:	4618      	mov	r0, r3
 800321a:	46bd      	mov	sp, r7
 800321c:	bc80      	pop	{r7}
 800321e:	4770      	bx	lr
 8003220:	20000000 	.word	0x20000000

08003224 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003228:	f7ff fff2 	bl	8003210 <HAL_RCC_GetHCLKFreq>
 800322c:	4602      	mov	r2, r0
 800322e:	4b05      	ldr	r3, [pc, #20]	@ (8003244 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003230:	685b      	ldr	r3, [r3, #4]
 8003232:	0a1b      	lsrs	r3, r3, #8
 8003234:	f003 0307 	and.w	r3, r3, #7
 8003238:	4903      	ldr	r1, [pc, #12]	@ (8003248 <HAL_RCC_GetPCLK1Freq+0x24>)
 800323a:	5ccb      	ldrb	r3, [r1, r3]
 800323c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003240:	4618      	mov	r0, r3
 8003242:	bd80      	pop	{r7, pc}
 8003244:	40021000 	.word	0x40021000
 8003248:	080046d8 	.word	0x080046d8

0800324c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003250:	f7ff ffde 	bl	8003210 <HAL_RCC_GetHCLKFreq>
 8003254:	4602      	mov	r2, r0
 8003256:	4b05      	ldr	r3, [pc, #20]	@ (800326c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003258:	685b      	ldr	r3, [r3, #4]
 800325a:	0adb      	lsrs	r3, r3, #11
 800325c:	f003 0307 	and.w	r3, r3, #7
 8003260:	4903      	ldr	r1, [pc, #12]	@ (8003270 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003262:	5ccb      	ldrb	r3, [r1, r3]
 8003264:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003268:	4618      	mov	r0, r3
 800326a:	bd80      	pop	{r7, pc}
 800326c:	40021000 	.word	0x40021000
 8003270:	080046d8 	.word	0x080046d8

08003274 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003274:	b480      	push	{r7}
 8003276:	b085      	sub	sp, #20
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800327c:	4b0a      	ldr	r3, [pc, #40]	@ (80032a8 <RCC_Delay+0x34>)
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	4a0a      	ldr	r2, [pc, #40]	@ (80032ac <RCC_Delay+0x38>)
 8003282:	fba2 2303 	umull	r2, r3, r2, r3
 8003286:	0a5b      	lsrs	r3, r3, #9
 8003288:	687a      	ldr	r2, [r7, #4]
 800328a:	fb02 f303 	mul.w	r3, r2, r3
 800328e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003290:	bf00      	nop
  }
  while (Delay --);
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	1e5a      	subs	r2, r3, #1
 8003296:	60fa      	str	r2, [r7, #12]
 8003298:	2b00      	cmp	r3, #0
 800329a:	d1f9      	bne.n	8003290 <RCC_Delay+0x1c>
}
 800329c:	bf00      	nop
 800329e:	bf00      	nop
 80032a0:	3714      	adds	r7, #20
 80032a2:	46bd      	mov	sp, r7
 80032a4:	bc80      	pop	{r7}
 80032a6:	4770      	bx	lr
 80032a8:	20000000 	.word	0x20000000
 80032ac:	10624dd3 	.word	0x10624dd3

080032b0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b082      	sub	sp, #8
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d101      	bne.n	80032c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80032be:	2301      	movs	r3, #1
 80032c0:	e042      	b.n	8003348 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80032c8:	b2db      	uxtb	r3, r3
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d106      	bne.n	80032dc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2200      	movs	r2, #0
 80032d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80032d6:	6878      	ldr	r0, [r7, #4]
 80032d8:	f7fd ff2c 	bl	8001134 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2224      	movs	r2, #36	@ 0x24
 80032e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	68da      	ldr	r2, [r3, #12]
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80032f2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80032f4:	6878      	ldr	r0, [r7, #4]
 80032f6:	f000 f971 	bl	80035dc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	691a      	ldr	r2, [r3, #16]
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003308:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	695a      	ldr	r2, [r3, #20]
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003318:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	68da      	ldr	r2, [r3, #12]
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003328:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	2200      	movs	r2, #0
 800332e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2220      	movs	r2, #32
 8003334:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2220      	movs	r2, #32
 800333c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2200      	movs	r2, #0
 8003344:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003346:	2300      	movs	r3, #0
}
 8003348:	4618      	mov	r0, r3
 800334a:	3708      	adds	r7, #8
 800334c:	46bd      	mov	sp, r7
 800334e:	bd80      	pop	{r7, pc}

08003350 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b08a      	sub	sp, #40	@ 0x28
 8003354:	af02      	add	r7, sp, #8
 8003356:	60f8      	str	r0, [r7, #12]
 8003358:	60b9      	str	r1, [r7, #8]
 800335a:	603b      	str	r3, [r7, #0]
 800335c:	4613      	mov	r3, r2
 800335e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003360:	2300      	movs	r3, #0
 8003362:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800336a:	b2db      	uxtb	r3, r3
 800336c:	2b20      	cmp	r3, #32
 800336e:	d175      	bne.n	800345c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003370:	68bb      	ldr	r3, [r7, #8]
 8003372:	2b00      	cmp	r3, #0
 8003374:	d002      	beq.n	800337c <HAL_UART_Transmit+0x2c>
 8003376:	88fb      	ldrh	r3, [r7, #6]
 8003378:	2b00      	cmp	r3, #0
 800337a:	d101      	bne.n	8003380 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800337c:	2301      	movs	r3, #1
 800337e:	e06e      	b.n	800345e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	2200      	movs	r2, #0
 8003384:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	2221      	movs	r2, #33	@ 0x21
 800338a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800338e:	f7fe f851 	bl	8001434 <HAL_GetTick>
 8003392:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	88fa      	ldrh	r2, [r7, #6]
 8003398:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	88fa      	ldrh	r2, [r7, #6]
 800339e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	689b      	ldr	r3, [r3, #8]
 80033a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80033a8:	d108      	bne.n	80033bc <HAL_UART_Transmit+0x6c>
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	691b      	ldr	r3, [r3, #16]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d104      	bne.n	80033bc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80033b2:	2300      	movs	r3, #0
 80033b4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80033b6:	68bb      	ldr	r3, [r7, #8]
 80033b8:	61bb      	str	r3, [r7, #24]
 80033ba:	e003      	b.n	80033c4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80033bc:	68bb      	ldr	r3, [r7, #8]
 80033be:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80033c0:	2300      	movs	r3, #0
 80033c2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80033c4:	e02e      	b.n	8003424 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	9300      	str	r3, [sp, #0]
 80033ca:	697b      	ldr	r3, [r7, #20]
 80033cc:	2200      	movs	r2, #0
 80033ce:	2180      	movs	r1, #128	@ 0x80
 80033d0:	68f8      	ldr	r0, [r7, #12]
 80033d2:	f000 f848 	bl	8003466 <UART_WaitOnFlagUntilTimeout>
 80033d6:	4603      	mov	r3, r0
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d005      	beq.n	80033e8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	2220      	movs	r2, #32
 80033e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80033e4:	2303      	movs	r3, #3
 80033e6:	e03a      	b.n	800345e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80033e8:	69fb      	ldr	r3, [r7, #28]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d10b      	bne.n	8003406 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80033ee:	69bb      	ldr	r3, [r7, #24]
 80033f0:	881b      	ldrh	r3, [r3, #0]
 80033f2:	461a      	mov	r2, r3
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80033fc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80033fe:	69bb      	ldr	r3, [r7, #24]
 8003400:	3302      	adds	r3, #2
 8003402:	61bb      	str	r3, [r7, #24]
 8003404:	e007      	b.n	8003416 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003406:	69fb      	ldr	r3, [r7, #28]
 8003408:	781a      	ldrb	r2, [r3, #0]
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003410:	69fb      	ldr	r3, [r7, #28]
 8003412:	3301      	adds	r3, #1
 8003414:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800341a:	b29b      	uxth	r3, r3
 800341c:	3b01      	subs	r3, #1
 800341e:	b29a      	uxth	r2, r3
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003428:	b29b      	uxth	r3, r3
 800342a:	2b00      	cmp	r3, #0
 800342c:	d1cb      	bne.n	80033c6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	9300      	str	r3, [sp, #0]
 8003432:	697b      	ldr	r3, [r7, #20]
 8003434:	2200      	movs	r2, #0
 8003436:	2140      	movs	r1, #64	@ 0x40
 8003438:	68f8      	ldr	r0, [r7, #12]
 800343a:	f000 f814 	bl	8003466 <UART_WaitOnFlagUntilTimeout>
 800343e:	4603      	mov	r3, r0
 8003440:	2b00      	cmp	r3, #0
 8003442:	d005      	beq.n	8003450 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	2220      	movs	r2, #32
 8003448:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800344c:	2303      	movs	r3, #3
 800344e:	e006      	b.n	800345e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	2220      	movs	r2, #32
 8003454:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003458:	2300      	movs	r3, #0
 800345a:	e000      	b.n	800345e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800345c:	2302      	movs	r3, #2
  }
}
 800345e:	4618      	mov	r0, r3
 8003460:	3720      	adds	r7, #32
 8003462:	46bd      	mov	sp, r7
 8003464:	bd80      	pop	{r7, pc}

08003466 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003466:	b580      	push	{r7, lr}
 8003468:	b086      	sub	sp, #24
 800346a:	af00      	add	r7, sp, #0
 800346c:	60f8      	str	r0, [r7, #12]
 800346e:	60b9      	str	r1, [r7, #8]
 8003470:	603b      	str	r3, [r7, #0]
 8003472:	4613      	mov	r3, r2
 8003474:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003476:	e03b      	b.n	80034f0 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003478:	6a3b      	ldr	r3, [r7, #32]
 800347a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800347e:	d037      	beq.n	80034f0 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003480:	f7fd ffd8 	bl	8001434 <HAL_GetTick>
 8003484:	4602      	mov	r2, r0
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	1ad3      	subs	r3, r2, r3
 800348a:	6a3a      	ldr	r2, [r7, #32]
 800348c:	429a      	cmp	r2, r3
 800348e:	d302      	bcc.n	8003496 <UART_WaitOnFlagUntilTimeout+0x30>
 8003490:	6a3b      	ldr	r3, [r7, #32]
 8003492:	2b00      	cmp	r3, #0
 8003494:	d101      	bne.n	800349a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003496:	2303      	movs	r3, #3
 8003498:	e03a      	b.n	8003510 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	68db      	ldr	r3, [r3, #12]
 80034a0:	f003 0304 	and.w	r3, r3, #4
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d023      	beq.n	80034f0 <UART_WaitOnFlagUntilTimeout+0x8a>
 80034a8:	68bb      	ldr	r3, [r7, #8]
 80034aa:	2b80      	cmp	r3, #128	@ 0x80
 80034ac:	d020      	beq.n	80034f0 <UART_WaitOnFlagUntilTimeout+0x8a>
 80034ae:	68bb      	ldr	r3, [r7, #8]
 80034b0:	2b40      	cmp	r3, #64	@ 0x40
 80034b2:	d01d      	beq.n	80034f0 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f003 0308 	and.w	r3, r3, #8
 80034be:	2b08      	cmp	r3, #8
 80034c0:	d116      	bne.n	80034f0 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80034c2:	2300      	movs	r3, #0
 80034c4:	617b      	str	r3, [r7, #20]
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	617b      	str	r3, [r7, #20]
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	685b      	ldr	r3, [r3, #4]
 80034d4:	617b      	str	r3, [r7, #20]
 80034d6:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80034d8:	68f8      	ldr	r0, [r7, #12]
 80034da:	f000 f81d 	bl	8003518 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	2208      	movs	r2, #8
 80034e2:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	2200      	movs	r2, #0
 80034e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80034ec:	2301      	movs	r3, #1
 80034ee:	e00f      	b.n	8003510 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	681a      	ldr	r2, [r3, #0]
 80034f6:	68bb      	ldr	r3, [r7, #8]
 80034f8:	4013      	ands	r3, r2
 80034fa:	68ba      	ldr	r2, [r7, #8]
 80034fc:	429a      	cmp	r2, r3
 80034fe:	bf0c      	ite	eq
 8003500:	2301      	moveq	r3, #1
 8003502:	2300      	movne	r3, #0
 8003504:	b2db      	uxtb	r3, r3
 8003506:	461a      	mov	r2, r3
 8003508:	79fb      	ldrb	r3, [r7, #7]
 800350a:	429a      	cmp	r2, r3
 800350c:	d0b4      	beq.n	8003478 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800350e:	2300      	movs	r3, #0
}
 8003510:	4618      	mov	r0, r3
 8003512:	3718      	adds	r7, #24
 8003514:	46bd      	mov	sp, r7
 8003516:	bd80      	pop	{r7, pc}

08003518 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003518:	b480      	push	{r7}
 800351a:	b095      	sub	sp, #84	@ 0x54
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	330c      	adds	r3, #12
 8003526:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003528:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800352a:	e853 3f00 	ldrex	r3, [r3]
 800352e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003530:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003532:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003536:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	330c      	adds	r3, #12
 800353e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003540:	643a      	str	r2, [r7, #64]	@ 0x40
 8003542:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003544:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003546:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003548:	e841 2300 	strex	r3, r2, [r1]
 800354c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800354e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003550:	2b00      	cmp	r3, #0
 8003552:	d1e5      	bne.n	8003520 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	3314      	adds	r3, #20
 800355a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800355c:	6a3b      	ldr	r3, [r7, #32]
 800355e:	e853 3f00 	ldrex	r3, [r3]
 8003562:	61fb      	str	r3, [r7, #28]
   return(result);
 8003564:	69fb      	ldr	r3, [r7, #28]
 8003566:	f023 0301 	bic.w	r3, r3, #1
 800356a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	3314      	adds	r3, #20
 8003572:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003574:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003576:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003578:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800357a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800357c:	e841 2300 	strex	r3, r2, [r1]
 8003580:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003584:	2b00      	cmp	r3, #0
 8003586:	d1e5      	bne.n	8003554 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800358c:	2b01      	cmp	r3, #1
 800358e:	d119      	bne.n	80035c4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	330c      	adds	r3, #12
 8003596:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	e853 3f00 	ldrex	r3, [r3]
 800359e:	60bb      	str	r3, [r7, #8]
   return(result);
 80035a0:	68bb      	ldr	r3, [r7, #8]
 80035a2:	f023 0310 	bic.w	r3, r3, #16
 80035a6:	647b      	str	r3, [r7, #68]	@ 0x44
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	330c      	adds	r3, #12
 80035ae:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80035b0:	61ba      	str	r2, [r7, #24]
 80035b2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035b4:	6979      	ldr	r1, [r7, #20]
 80035b6:	69ba      	ldr	r2, [r7, #24]
 80035b8:	e841 2300 	strex	r3, r2, [r1]
 80035bc:	613b      	str	r3, [r7, #16]
   return(result);
 80035be:	693b      	ldr	r3, [r7, #16]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d1e5      	bne.n	8003590 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2220      	movs	r2, #32
 80035c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2200      	movs	r2, #0
 80035d0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80035d2:	bf00      	nop
 80035d4:	3754      	adds	r7, #84	@ 0x54
 80035d6:	46bd      	mov	sp, r7
 80035d8:	bc80      	pop	{r7}
 80035da:	4770      	bx	lr

080035dc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b084      	sub	sp, #16
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	691b      	ldr	r3, [r3, #16]
 80035ea:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	68da      	ldr	r2, [r3, #12]
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	430a      	orrs	r2, r1
 80035f8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	689a      	ldr	r2, [r3, #8]
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	691b      	ldr	r3, [r3, #16]
 8003602:	431a      	orrs	r2, r3
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	695b      	ldr	r3, [r3, #20]
 8003608:	4313      	orrs	r3, r2
 800360a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	68db      	ldr	r3, [r3, #12]
 8003612:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8003616:	f023 030c 	bic.w	r3, r3, #12
 800361a:	687a      	ldr	r2, [r7, #4]
 800361c:	6812      	ldr	r2, [r2, #0]
 800361e:	68b9      	ldr	r1, [r7, #8]
 8003620:	430b      	orrs	r3, r1
 8003622:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	695b      	ldr	r3, [r3, #20]
 800362a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	699a      	ldr	r2, [r3, #24]
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	430a      	orrs	r2, r1
 8003638:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	4a2c      	ldr	r2, [pc, #176]	@ (80036f0 <UART_SetConfig+0x114>)
 8003640:	4293      	cmp	r3, r2
 8003642:	d103      	bne.n	800364c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003644:	f7ff fe02 	bl	800324c <HAL_RCC_GetPCLK2Freq>
 8003648:	60f8      	str	r0, [r7, #12]
 800364a:	e002      	b.n	8003652 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800364c:	f7ff fdea 	bl	8003224 <HAL_RCC_GetPCLK1Freq>
 8003650:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003652:	68fa      	ldr	r2, [r7, #12]
 8003654:	4613      	mov	r3, r2
 8003656:	009b      	lsls	r3, r3, #2
 8003658:	4413      	add	r3, r2
 800365a:	009a      	lsls	r2, r3, #2
 800365c:	441a      	add	r2, r3
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	685b      	ldr	r3, [r3, #4]
 8003662:	009b      	lsls	r3, r3, #2
 8003664:	fbb2 f3f3 	udiv	r3, r2, r3
 8003668:	4a22      	ldr	r2, [pc, #136]	@ (80036f4 <UART_SetConfig+0x118>)
 800366a:	fba2 2303 	umull	r2, r3, r2, r3
 800366e:	095b      	lsrs	r3, r3, #5
 8003670:	0119      	lsls	r1, r3, #4
 8003672:	68fa      	ldr	r2, [r7, #12]
 8003674:	4613      	mov	r3, r2
 8003676:	009b      	lsls	r3, r3, #2
 8003678:	4413      	add	r3, r2
 800367a:	009a      	lsls	r2, r3, #2
 800367c:	441a      	add	r2, r3
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	685b      	ldr	r3, [r3, #4]
 8003682:	009b      	lsls	r3, r3, #2
 8003684:	fbb2 f2f3 	udiv	r2, r2, r3
 8003688:	4b1a      	ldr	r3, [pc, #104]	@ (80036f4 <UART_SetConfig+0x118>)
 800368a:	fba3 0302 	umull	r0, r3, r3, r2
 800368e:	095b      	lsrs	r3, r3, #5
 8003690:	2064      	movs	r0, #100	@ 0x64
 8003692:	fb00 f303 	mul.w	r3, r0, r3
 8003696:	1ad3      	subs	r3, r2, r3
 8003698:	011b      	lsls	r3, r3, #4
 800369a:	3332      	adds	r3, #50	@ 0x32
 800369c:	4a15      	ldr	r2, [pc, #84]	@ (80036f4 <UART_SetConfig+0x118>)
 800369e:	fba2 2303 	umull	r2, r3, r2, r3
 80036a2:	095b      	lsrs	r3, r3, #5
 80036a4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80036a8:	4419      	add	r1, r3
 80036aa:	68fa      	ldr	r2, [r7, #12]
 80036ac:	4613      	mov	r3, r2
 80036ae:	009b      	lsls	r3, r3, #2
 80036b0:	4413      	add	r3, r2
 80036b2:	009a      	lsls	r2, r3, #2
 80036b4:	441a      	add	r2, r3
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	685b      	ldr	r3, [r3, #4]
 80036ba:	009b      	lsls	r3, r3, #2
 80036bc:	fbb2 f2f3 	udiv	r2, r2, r3
 80036c0:	4b0c      	ldr	r3, [pc, #48]	@ (80036f4 <UART_SetConfig+0x118>)
 80036c2:	fba3 0302 	umull	r0, r3, r3, r2
 80036c6:	095b      	lsrs	r3, r3, #5
 80036c8:	2064      	movs	r0, #100	@ 0x64
 80036ca:	fb00 f303 	mul.w	r3, r0, r3
 80036ce:	1ad3      	subs	r3, r2, r3
 80036d0:	011b      	lsls	r3, r3, #4
 80036d2:	3332      	adds	r3, #50	@ 0x32
 80036d4:	4a07      	ldr	r2, [pc, #28]	@ (80036f4 <UART_SetConfig+0x118>)
 80036d6:	fba2 2303 	umull	r2, r3, r2, r3
 80036da:	095b      	lsrs	r3, r3, #5
 80036dc:	f003 020f 	and.w	r2, r3, #15
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	440a      	add	r2, r1
 80036e6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80036e8:	bf00      	nop
 80036ea:	3710      	adds	r7, #16
 80036ec:	46bd      	mov	sp, r7
 80036ee:	bd80      	pop	{r7, pc}
 80036f0:	40013800 	.word	0x40013800
 80036f4:	51eb851f 	.word	0x51eb851f

080036f8 <std>:
 80036f8:	2300      	movs	r3, #0
 80036fa:	b510      	push	{r4, lr}
 80036fc:	4604      	mov	r4, r0
 80036fe:	e9c0 3300 	strd	r3, r3, [r0]
 8003702:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003706:	6083      	str	r3, [r0, #8]
 8003708:	8181      	strh	r1, [r0, #12]
 800370a:	6643      	str	r3, [r0, #100]	@ 0x64
 800370c:	81c2      	strh	r2, [r0, #14]
 800370e:	6183      	str	r3, [r0, #24]
 8003710:	4619      	mov	r1, r3
 8003712:	2208      	movs	r2, #8
 8003714:	305c      	adds	r0, #92	@ 0x5c
 8003716:	f000 f9f9 	bl	8003b0c <memset>
 800371a:	4b0d      	ldr	r3, [pc, #52]	@ (8003750 <std+0x58>)
 800371c:	6224      	str	r4, [r4, #32]
 800371e:	6263      	str	r3, [r4, #36]	@ 0x24
 8003720:	4b0c      	ldr	r3, [pc, #48]	@ (8003754 <std+0x5c>)
 8003722:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003724:	4b0c      	ldr	r3, [pc, #48]	@ (8003758 <std+0x60>)
 8003726:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003728:	4b0c      	ldr	r3, [pc, #48]	@ (800375c <std+0x64>)
 800372a:	6323      	str	r3, [r4, #48]	@ 0x30
 800372c:	4b0c      	ldr	r3, [pc, #48]	@ (8003760 <std+0x68>)
 800372e:	429c      	cmp	r4, r3
 8003730:	d006      	beq.n	8003740 <std+0x48>
 8003732:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003736:	4294      	cmp	r4, r2
 8003738:	d002      	beq.n	8003740 <std+0x48>
 800373a:	33d0      	adds	r3, #208	@ 0xd0
 800373c:	429c      	cmp	r4, r3
 800373e:	d105      	bne.n	800374c <std+0x54>
 8003740:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003744:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003748:	f000 ba58 	b.w	8003bfc <__retarget_lock_init_recursive>
 800374c:	bd10      	pop	{r4, pc}
 800374e:	bf00      	nop
 8003750:	0800395d 	.word	0x0800395d
 8003754:	0800397f 	.word	0x0800397f
 8003758:	080039b7 	.word	0x080039b7
 800375c:	080039db 	.word	0x080039db
 8003760:	20000154 	.word	0x20000154

08003764 <stdio_exit_handler>:
 8003764:	4a02      	ldr	r2, [pc, #8]	@ (8003770 <stdio_exit_handler+0xc>)
 8003766:	4903      	ldr	r1, [pc, #12]	@ (8003774 <stdio_exit_handler+0x10>)
 8003768:	4803      	ldr	r0, [pc, #12]	@ (8003778 <stdio_exit_handler+0x14>)
 800376a:	f000 b869 	b.w	8003840 <_fwalk_sglue>
 800376e:	bf00      	nop
 8003770:	2000000c 	.word	0x2000000c
 8003774:	08004491 	.word	0x08004491
 8003778:	2000001c 	.word	0x2000001c

0800377c <cleanup_stdio>:
 800377c:	6841      	ldr	r1, [r0, #4]
 800377e:	4b0c      	ldr	r3, [pc, #48]	@ (80037b0 <cleanup_stdio+0x34>)
 8003780:	b510      	push	{r4, lr}
 8003782:	4299      	cmp	r1, r3
 8003784:	4604      	mov	r4, r0
 8003786:	d001      	beq.n	800378c <cleanup_stdio+0x10>
 8003788:	f000 fe82 	bl	8004490 <_fflush_r>
 800378c:	68a1      	ldr	r1, [r4, #8]
 800378e:	4b09      	ldr	r3, [pc, #36]	@ (80037b4 <cleanup_stdio+0x38>)
 8003790:	4299      	cmp	r1, r3
 8003792:	d002      	beq.n	800379a <cleanup_stdio+0x1e>
 8003794:	4620      	mov	r0, r4
 8003796:	f000 fe7b 	bl	8004490 <_fflush_r>
 800379a:	68e1      	ldr	r1, [r4, #12]
 800379c:	4b06      	ldr	r3, [pc, #24]	@ (80037b8 <cleanup_stdio+0x3c>)
 800379e:	4299      	cmp	r1, r3
 80037a0:	d004      	beq.n	80037ac <cleanup_stdio+0x30>
 80037a2:	4620      	mov	r0, r4
 80037a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80037a8:	f000 be72 	b.w	8004490 <_fflush_r>
 80037ac:	bd10      	pop	{r4, pc}
 80037ae:	bf00      	nop
 80037b0:	20000154 	.word	0x20000154
 80037b4:	200001bc 	.word	0x200001bc
 80037b8:	20000224 	.word	0x20000224

080037bc <global_stdio_init.part.0>:
 80037bc:	b510      	push	{r4, lr}
 80037be:	4b0b      	ldr	r3, [pc, #44]	@ (80037ec <global_stdio_init.part.0+0x30>)
 80037c0:	4c0b      	ldr	r4, [pc, #44]	@ (80037f0 <global_stdio_init.part.0+0x34>)
 80037c2:	4a0c      	ldr	r2, [pc, #48]	@ (80037f4 <global_stdio_init.part.0+0x38>)
 80037c4:	4620      	mov	r0, r4
 80037c6:	601a      	str	r2, [r3, #0]
 80037c8:	2104      	movs	r1, #4
 80037ca:	2200      	movs	r2, #0
 80037cc:	f7ff ff94 	bl	80036f8 <std>
 80037d0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80037d4:	2201      	movs	r2, #1
 80037d6:	2109      	movs	r1, #9
 80037d8:	f7ff ff8e 	bl	80036f8 <std>
 80037dc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80037e0:	2202      	movs	r2, #2
 80037e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80037e6:	2112      	movs	r1, #18
 80037e8:	f7ff bf86 	b.w	80036f8 <std>
 80037ec:	2000028c 	.word	0x2000028c
 80037f0:	20000154 	.word	0x20000154
 80037f4:	08003765 	.word	0x08003765

080037f8 <__sfp_lock_acquire>:
 80037f8:	4801      	ldr	r0, [pc, #4]	@ (8003800 <__sfp_lock_acquire+0x8>)
 80037fa:	f000 ba00 	b.w	8003bfe <__retarget_lock_acquire_recursive>
 80037fe:	bf00      	nop
 8003800:	20000295 	.word	0x20000295

08003804 <__sfp_lock_release>:
 8003804:	4801      	ldr	r0, [pc, #4]	@ (800380c <__sfp_lock_release+0x8>)
 8003806:	f000 b9fb 	b.w	8003c00 <__retarget_lock_release_recursive>
 800380a:	bf00      	nop
 800380c:	20000295 	.word	0x20000295

08003810 <__sinit>:
 8003810:	b510      	push	{r4, lr}
 8003812:	4604      	mov	r4, r0
 8003814:	f7ff fff0 	bl	80037f8 <__sfp_lock_acquire>
 8003818:	6a23      	ldr	r3, [r4, #32]
 800381a:	b11b      	cbz	r3, 8003824 <__sinit+0x14>
 800381c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003820:	f7ff bff0 	b.w	8003804 <__sfp_lock_release>
 8003824:	4b04      	ldr	r3, [pc, #16]	@ (8003838 <__sinit+0x28>)
 8003826:	6223      	str	r3, [r4, #32]
 8003828:	4b04      	ldr	r3, [pc, #16]	@ (800383c <__sinit+0x2c>)
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	2b00      	cmp	r3, #0
 800382e:	d1f5      	bne.n	800381c <__sinit+0xc>
 8003830:	f7ff ffc4 	bl	80037bc <global_stdio_init.part.0>
 8003834:	e7f2      	b.n	800381c <__sinit+0xc>
 8003836:	bf00      	nop
 8003838:	0800377d 	.word	0x0800377d
 800383c:	2000028c 	.word	0x2000028c

08003840 <_fwalk_sglue>:
 8003840:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003844:	4607      	mov	r7, r0
 8003846:	4688      	mov	r8, r1
 8003848:	4614      	mov	r4, r2
 800384a:	2600      	movs	r6, #0
 800384c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003850:	f1b9 0901 	subs.w	r9, r9, #1
 8003854:	d505      	bpl.n	8003862 <_fwalk_sglue+0x22>
 8003856:	6824      	ldr	r4, [r4, #0]
 8003858:	2c00      	cmp	r4, #0
 800385a:	d1f7      	bne.n	800384c <_fwalk_sglue+0xc>
 800385c:	4630      	mov	r0, r6
 800385e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003862:	89ab      	ldrh	r3, [r5, #12]
 8003864:	2b01      	cmp	r3, #1
 8003866:	d907      	bls.n	8003878 <_fwalk_sglue+0x38>
 8003868:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800386c:	3301      	adds	r3, #1
 800386e:	d003      	beq.n	8003878 <_fwalk_sglue+0x38>
 8003870:	4629      	mov	r1, r5
 8003872:	4638      	mov	r0, r7
 8003874:	47c0      	blx	r8
 8003876:	4306      	orrs	r6, r0
 8003878:	3568      	adds	r5, #104	@ 0x68
 800387a:	e7e9      	b.n	8003850 <_fwalk_sglue+0x10>

0800387c <iprintf>:
 800387c:	b40f      	push	{r0, r1, r2, r3}
 800387e:	b507      	push	{r0, r1, r2, lr}
 8003880:	4906      	ldr	r1, [pc, #24]	@ (800389c <iprintf+0x20>)
 8003882:	ab04      	add	r3, sp, #16
 8003884:	6808      	ldr	r0, [r1, #0]
 8003886:	f853 2b04 	ldr.w	r2, [r3], #4
 800388a:	6881      	ldr	r1, [r0, #8]
 800388c:	9301      	str	r3, [sp, #4]
 800388e:	f000 fad7 	bl	8003e40 <_vfiprintf_r>
 8003892:	b003      	add	sp, #12
 8003894:	f85d eb04 	ldr.w	lr, [sp], #4
 8003898:	b004      	add	sp, #16
 800389a:	4770      	bx	lr
 800389c:	20000018 	.word	0x20000018

080038a0 <_puts_r>:
 80038a0:	6a03      	ldr	r3, [r0, #32]
 80038a2:	b570      	push	{r4, r5, r6, lr}
 80038a4:	4605      	mov	r5, r0
 80038a6:	460e      	mov	r6, r1
 80038a8:	6884      	ldr	r4, [r0, #8]
 80038aa:	b90b      	cbnz	r3, 80038b0 <_puts_r+0x10>
 80038ac:	f7ff ffb0 	bl	8003810 <__sinit>
 80038b0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80038b2:	07db      	lsls	r3, r3, #31
 80038b4:	d405      	bmi.n	80038c2 <_puts_r+0x22>
 80038b6:	89a3      	ldrh	r3, [r4, #12]
 80038b8:	0598      	lsls	r0, r3, #22
 80038ba:	d402      	bmi.n	80038c2 <_puts_r+0x22>
 80038bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80038be:	f000 f99e 	bl	8003bfe <__retarget_lock_acquire_recursive>
 80038c2:	89a3      	ldrh	r3, [r4, #12]
 80038c4:	0719      	lsls	r1, r3, #28
 80038c6:	d502      	bpl.n	80038ce <_puts_r+0x2e>
 80038c8:	6923      	ldr	r3, [r4, #16]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d135      	bne.n	800393a <_puts_r+0x9a>
 80038ce:	4621      	mov	r1, r4
 80038d0:	4628      	mov	r0, r5
 80038d2:	f000 f8c5 	bl	8003a60 <__swsetup_r>
 80038d6:	b380      	cbz	r0, 800393a <_puts_r+0x9a>
 80038d8:	f04f 35ff 	mov.w	r5, #4294967295
 80038dc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80038de:	07da      	lsls	r2, r3, #31
 80038e0:	d405      	bmi.n	80038ee <_puts_r+0x4e>
 80038e2:	89a3      	ldrh	r3, [r4, #12]
 80038e4:	059b      	lsls	r3, r3, #22
 80038e6:	d402      	bmi.n	80038ee <_puts_r+0x4e>
 80038e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80038ea:	f000 f989 	bl	8003c00 <__retarget_lock_release_recursive>
 80038ee:	4628      	mov	r0, r5
 80038f0:	bd70      	pop	{r4, r5, r6, pc}
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	da04      	bge.n	8003900 <_puts_r+0x60>
 80038f6:	69a2      	ldr	r2, [r4, #24]
 80038f8:	429a      	cmp	r2, r3
 80038fa:	dc17      	bgt.n	800392c <_puts_r+0x8c>
 80038fc:	290a      	cmp	r1, #10
 80038fe:	d015      	beq.n	800392c <_puts_r+0x8c>
 8003900:	6823      	ldr	r3, [r4, #0]
 8003902:	1c5a      	adds	r2, r3, #1
 8003904:	6022      	str	r2, [r4, #0]
 8003906:	7019      	strb	r1, [r3, #0]
 8003908:	68a3      	ldr	r3, [r4, #8]
 800390a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800390e:	3b01      	subs	r3, #1
 8003910:	60a3      	str	r3, [r4, #8]
 8003912:	2900      	cmp	r1, #0
 8003914:	d1ed      	bne.n	80038f2 <_puts_r+0x52>
 8003916:	2b00      	cmp	r3, #0
 8003918:	da11      	bge.n	800393e <_puts_r+0x9e>
 800391a:	4622      	mov	r2, r4
 800391c:	210a      	movs	r1, #10
 800391e:	4628      	mov	r0, r5
 8003920:	f000 f85f 	bl	80039e2 <__swbuf_r>
 8003924:	3001      	adds	r0, #1
 8003926:	d0d7      	beq.n	80038d8 <_puts_r+0x38>
 8003928:	250a      	movs	r5, #10
 800392a:	e7d7      	b.n	80038dc <_puts_r+0x3c>
 800392c:	4622      	mov	r2, r4
 800392e:	4628      	mov	r0, r5
 8003930:	f000 f857 	bl	80039e2 <__swbuf_r>
 8003934:	3001      	adds	r0, #1
 8003936:	d1e7      	bne.n	8003908 <_puts_r+0x68>
 8003938:	e7ce      	b.n	80038d8 <_puts_r+0x38>
 800393a:	3e01      	subs	r6, #1
 800393c:	e7e4      	b.n	8003908 <_puts_r+0x68>
 800393e:	6823      	ldr	r3, [r4, #0]
 8003940:	1c5a      	adds	r2, r3, #1
 8003942:	6022      	str	r2, [r4, #0]
 8003944:	220a      	movs	r2, #10
 8003946:	701a      	strb	r2, [r3, #0]
 8003948:	e7ee      	b.n	8003928 <_puts_r+0x88>
	...

0800394c <puts>:
 800394c:	4b02      	ldr	r3, [pc, #8]	@ (8003958 <puts+0xc>)
 800394e:	4601      	mov	r1, r0
 8003950:	6818      	ldr	r0, [r3, #0]
 8003952:	f7ff bfa5 	b.w	80038a0 <_puts_r>
 8003956:	bf00      	nop
 8003958:	20000018 	.word	0x20000018

0800395c <__sread>:
 800395c:	b510      	push	{r4, lr}
 800395e:	460c      	mov	r4, r1
 8003960:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003964:	f000 f8fc 	bl	8003b60 <_read_r>
 8003968:	2800      	cmp	r0, #0
 800396a:	bfab      	itete	ge
 800396c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800396e:	89a3      	ldrhlt	r3, [r4, #12]
 8003970:	181b      	addge	r3, r3, r0
 8003972:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003976:	bfac      	ite	ge
 8003978:	6563      	strge	r3, [r4, #84]	@ 0x54
 800397a:	81a3      	strhlt	r3, [r4, #12]
 800397c:	bd10      	pop	{r4, pc}

0800397e <__swrite>:
 800397e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003982:	461f      	mov	r7, r3
 8003984:	898b      	ldrh	r3, [r1, #12]
 8003986:	4605      	mov	r5, r0
 8003988:	05db      	lsls	r3, r3, #23
 800398a:	460c      	mov	r4, r1
 800398c:	4616      	mov	r6, r2
 800398e:	d505      	bpl.n	800399c <__swrite+0x1e>
 8003990:	2302      	movs	r3, #2
 8003992:	2200      	movs	r2, #0
 8003994:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003998:	f000 f8d0 	bl	8003b3c <_lseek_r>
 800399c:	89a3      	ldrh	r3, [r4, #12]
 800399e:	4632      	mov	r2, r6
 80039a0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80039a4:	81a3      	strh	r3, [r4, #12]
 80039a6:	4628      	mov	r0, r5
 80039a8:	463b      	mov	r3, r7
 80039aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80039ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80039b2:	f000 b8e7 	b.w	8003b84 <_write_r>

080039b6 <__sseek>:
 80039b6:	b510      	push	{r4, lr}
 80039b8:	460c      	mov	r4, r1
 80039ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80039be:	f000 f8bd 	bl	8003b3c <_lseek_r>
 80039c2:	1c43      	adds	r3, r0, #1
 80039c4:	89a3      	ldrh	r3, [r4, #12]
 80039c6:	bf15      	itete	ne
 80039c8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80039ca:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80039ce:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80039d2:	81a3      	strheq	r3, [r4, #12]
 80039d4:	bf18      	it	ne
 80039d6:	81a3      	strhne	r3, [r4, #12]
 80039d8:	bd10      	pop	{r4, pc}

080039da <__sclose>:
 80039da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80039de:	f000 b89d 	b.w	8003b1c <_close_r>

080039e2 <__swbuf_r>:
 80039e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039e4:	460e      	mov	r6, r1
 80039e6:	4614      	mov	r4, r2
 80039e8:	4605      	mov	r5, r0
 80039ea:	b118      	cbz	r0, 80039f4 <__swbuf_r+0x12>
 80039ec:	6a03      	ldr	r3, [r0, #32]
 80039ee:	b90b      	cbnz	r3, 80039f4 <__swbuf_r+0x12>
 80039f0:	f7ff ff0e 	bl	8003810 <__sinit>
 80039f4:	69a3      	ldr	r3, [r4, #24]
 80039f6:	60a3      	str	r3, [r4, #8]
 80039f8:	89a3      	ldrh	r3, [r4, #12]
 80039fa:	071a      	lsls	r2, r3, #28
 80039fc:	d501      	bpl.n	8003a02 <__swbuf_r+0x20>
 80039fe:	6923      	ldr	r3, [r4, #16]
 8003a00:	b943      	cbnz	r3, 8003a14 <__swbuf_r+0x32>
 8003a02:	4621      	mov	r1, r4
 8003a04:	4628      	mov	r0, r5
 8003a06:	f000 f82b 	bl	8003a60 <__swsetup_r>
 8003a0a:	b118      	cbz	r0, 8003a14 <__swbuf_r+0x32>
 8003a0c:	f04f 37ff 	mov.w	r7, #4294967295
 8003a10:	4638      	mov	r0, r7
 8003a12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003a14:	6823      	ldr	r3, [r4, #0]
 8003a16:	6922      	ldr	r2, [r4, #16]
 8003a18:	b2f6      	uxtb	r6, r6
 8003a1a:	1a98      	subs	r0, r3, r2
 8003a1c:	6963      	ldr	r3, [r4, #20]
 8003a1e:	4637      	mov	r7, r6
 8003a20:	4283      	cmp	r3, r0
 8003a22:	dc05      	bgt.n	8003a30 <__swbuf_r+0x4e>
 8003a24:	4621      	mov	r1, r4
 8003a26:	4628      	mov	r0, r5
 8003a28:	f000 fd32 	bl	8004490 <_fflush_r>
 8003a2c:	2800      	cmp	r0, #0
 8003a2e:	d1ed      	bne.n	8003a0c <__swbuf_r+0x2a>
 8003a30:	68a3      	ldr	r3, [r4, #8]
 8003a32:	3b01      	subs	r3, #1
 8003a34:	60a3      	str	r3, [r4, #8]
 8003a36:	6823      	ldr	r3, [r4, #0]
 8003a38:	1c5a      	adds	r2, r3, #1
 8003a3a:	6022      	str	r2, [r4, #0]
 8003a3c:	701e      	strb	r6, [r3, #0]
 8003a3e:	6962      	ldr	r2, [r4, #20]
 8003a40:	1c43      	adds	r3, r0, #1
 8003a42:	429a      	cmp	r2, r3
 8003a44:	d004      	beq.n	8003a50 <__swbuf_r+0x6e>
 8003a46:	89a3      	ldrh	r3, [r4, #12]
 8003a48:	07db      	lsls	r3, r3, #31
 8003a4a:	d5e1      	bpl.n	8003a10 <__swbuf_r+0x2e>
 8003a4c:	2e0a      	cmp	r6, #10
 8003a4e:	d1df      	bne.n	8003a10 <__swbuf_r+0x2e>
 8003a50:	4621      	mov	r1, r4
 8003a52:	4628      	mov	r0, r5
 8003a54:	f000 fd1c 	bl	8004490 <_fflush_r>
 8003a58:	2800      	cmp	r0, #0
 8003a5a:	d0d9      	beq.n	8003a10 <__swbuf_r+0x2e>
 8003a5c:	e7d6      	b.n	8003a0c <__swbuf_r+0x2a>
	...

08003a60 <__swsetup_r>:
 8003a60:	b538      	push	{r3, r4, r5, lr}
 8003a62:	4b29      	ldr	r3, [pc, #164]	@ (8003b08 <__swsetup_r+0xa8>)
 8003a64:	4605      	mov	r5, r0
 8003a66:	6818      	ldr	r0, [r3, #0]
 8003a68:	460c      	mov	r4, r1
 8003a6a:	b118      	cbz	r0, 8003a74 <__swsetup_r+0x14>
 8003a6c:	6a03      	ldr	r3, [r0, #32]
 8003a6e:	b90b      	cbnz	r3, 8003a74 <__swsetup_r+0x14>
 8003a70:	f7ff fece 	bl	8003810 <__sinit>
 8003a74:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003a78:	0719      	lsls	r1, r3, #28
 8003a7a:	d422      	bmi.n	8003ac2 <__swsetup_r+0x62>
 8003a7c:	06da      	lsls	r2, r3, #27
 8003a7e:	d407      	bmi.n	8003a90 <__swsetup_r+0x30>
 8003a80:	2209      	movs	r2, #9
 8003a82:	602a      	str	r2, [r5, #0]
 8003a84:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003a88:	f04f 30ff 	mov.w	r0, #4294967295
 8003a8c:	81a3      	strh	r3, [r4, #12]
 8003a8e:	e033      	b.n	8003af8 <__swsetup_r+0x98>
 8003a90:	0758      	lsls	r0, r3, #29
 8003a92:	d512      	bpl.n	8003aba <__swsetup_r+0x5a>
 8003a94:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003a96:	b141      	cbz	r1, 8003aaa <__swsetup_r+0x4a>
 8003a98:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003a9c:	4299      	cmp	r1, r3
 8003a9e:	d002      	beq.n	8003aa6 <__swsetup_r+0x46>
 8003aa0:	4628      	mov	r0, r5
 8003aa2:	f000 f8af 	bl	8003c04 <_free_r>
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	6363      	str	r3, [r4, #52]	@ 0x34
 8003aaa:	89a3      	ldrh	r3, [r4, #12]
 8003aac:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003ab0:	81a3      	strh	r3, [r4, #12]
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	6063      	str	r3, [r4, #4]
 8003ab6:	6923      	ldr	r3, [r4, #16]
 8003ab8:	6023      	str	r3, [r4, #0]
 8003aba:	89a3      	ldrh	r3, [r4, #12]
 8003abc:	f043 0308 	orr.w	r3, r3, #8
 8003ac0:	81a3      	strh	r3, [r4, #12]
 8003ac2:	6923      	ldr	r3, [r4, #16]
 8003ac4:	b94b      	cbnz	r3, 8003ada <__swsetup_r+0x7a>
 8003ac6:	89a3      	ldrh	r3, [r4, #12]
 8003ac8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003acc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003ad0:	d003      	beq.n	8003ada <__swsetup_r+0x7a>
 8003ad2:	4621      	mov	r1, r4
 8003ad4:	4628      	mov	r0, r5
 8003ad6:	f000 fd28 	bl	800452a <__smakebuf_r>
 8003ada:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003ade:	f013 0201 	ands.w	r2, r3, #1
 8003ae2:	d00a      	beq.n	8003afa <__swsetup_r+0x9a>
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	60a2      	str	r2, [r4, #8]
 8003ae8:	6962      	ldr	r2, [r4, #20]
 8003aea:	4252      	negs	r2, r2
 8003aec:	61a2      	str	r2, [r4, #24]
 8003aee:	6922      	ldr	r2, [r4, #16]
 8003af0:	b942      	cbnz	r2, 8003b04 <__swsetup_r+0xa4>
 8003af2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003af6:	d1c5      	bne.n	8003a84 <__swsetup_r+0x24>
 8003af8:	bd38      	pop	{r3, r4, r5, pc}
 8003afa:	0799      	lsls	r1, r3, #30
 8003afc:	bf58      	it	pl
 8003afe:	6962      	ldrpl	r2, [r4, #20]
 8003b00:	60a2      	str	r2, [r4, #8]
 8003b02:	e7f4      	b.n	8003aee <__swsetup_r+0x8e>
 8003b04:	2000      	movs	r0, #0
 8003b06:	e7f7      	b.n	8003af8 <__swsetup_r+0x98>
 8003b08:	20000018 	.word	0x20000018

08003b0c <memset>:
 8003b0c:	4603      	mov	r3, r0
 8003b0e:	4402      	add	r2, r0
 8003b10:	4293      	cmp	r3, r2
 8003b12:	d100      	bne.n	8003b16 <memset+0xa>
 8003b14:	4770      	bx	lr
 8003b16:	f803 1b01 	strb.w	r1, [r3], #1
 8003b1a:	e7f9      	b.n	8003b10 <memset+0x4>

08003b1c <_close_r>:
 8003b1c:	b538      	push	{r3, r4, r5, lr}
 8003b1e:	2300      	movs	r3, #0
 8003b20:	4d05      	ldr	r5, [pc, #20]	@ (8003b38 <_close_r+0x1c>)
 8003b22:	4604      	mov	r4, r0
 8003b24:	4608      	mov	r0, r1
 8003b26:	602b      	str	r3, [r5, #0]
 8003b28:	f7fd fb99 	bl	800125e <_close>
 8003b2c:	1c43      	adds	r3, r0, #1
 8003b2e:	d102      	bne.n	8003b36 <_close_r+0x1a>
 8003b30:	682b      	ldr	r3, [r5, #0]
 8003b32:	b103      	cbz	r3, 8003b36 <_close_r+0x1a>
 8003b34:	6023      	str	r3, [r4, #0]
 8003b36:	bd38      	pop	{r3, r4, r5, pc}
 8003b38:	20000290 	.word	0x20000290

08003b3c <_lseek_r>:
 8003b3c:	b538      	push	{r3, r4, r5, lr}
 8003b3e:	4604      	mov	r4, r0
 8003b40:	4608      	mov	r0, r1
 8003b42:	4611      	mov	r1, r2
 8003b44:	2200      	movs	r2, #0
 8003b46:	4d05      	ldr	r5, [pc, #20]	@ (8003b5c <_lseek_r+0x20>)
 8003b48:	602a      	str	r2, [r5, #0]
 8003b4a:	461a      	mov	r2, r3
 8003b4c:	f7fd fbab 	bl	80012a6 <_lseek>
 8003b50:	1c43      	adds	r3, r0, #1
 8003b52:	d102      	bne.n	8003b5a <_lseek_r+0x1e>
 8003b54:	682b      	ldr	r3, [r5, #0]
 8003b56:	b103      	cbz	r3, 8003b5a <_lseek_r+0x1e>
 8003b58:	6023      	str	r3, [r4, #0]
 8003b5a:	bd38      	pop	{r3, r4, r5, pc}
 8003b5c:	20000290 	.word	0x20000290

08003b60 <_read_r>:
 8003b60:	b538      	push	{r3, r4, r5, lr}
 8003b62:	4604      	mov	r4, r0
 8003b64:	4608      	mov	r0, r1
 8003b66:	4611      	mov	r1, r2
 8003b68:	2200      	movs	r2, #0
 8003b6a:	4d05      	ldr	r5, [pc, #20]	@ (8003b80 <_read_r+0x20>)
 8003b6c:	602a      	str	r2, [r5, #0]
 8003b6e:	461a      	mov	r2, r3
 8003b70:	f7fd fb58 	bl	8001224 <_read>
 8003b74:	1c43      	adds	r3, r0, #1
 8003b76:	d102      	bne.n	8003b7e <_read_r+0x1e>
 8003b78:	682b      	ldr	r3, [r5, #0]
 8003b7a:	b103      	cbz	r3, 8003b7e <_read_r+0x1e>
 8003b7c:	6023      	str	r3, [r4, #0]
 8003b7e:	bd38      	pop	{r3, r4, r5, pc}
 8003b80:	20000290 	.word	0x20000290

08003b84 <_write_r>:
 8003b84:	b538      	push	{r3, r4, r5, lr}
 8003b86:	4604      	mov	r4, r0
 8003b88:	4608      	mov	r0, r1
 8003b8a:	4611      	mov	r1, r2
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	4d05      	ldr	r5, [pc, #20]	@ (8003ba4 <_write_r+0x20>)
 8003b90:	602a      	str	r2, [r5, #0]
 8003b92:	461a      	mov	r2, r3
 8003b94:	f7fc fcac 	bl	80004f0 <_write>
 8003b98:	1c43      	adds	r3, r0, #1
 8003b9a:	d102      	bne.n	8003ba2 <_write_r+0x1e>
 8003b9c:	682b      	ldr	r3, [r5, #0]
 8003b9e:	b103      	cbz	r3, 8003ba2 <_write_r+0x1e>
 8003ba0:	6023      	str	r3, [r4, #0]
 8003ba2:	bd38      	pop	{r3, r4, r5, pc}
 8003ba4:	20000290 	.word	0x20000290

08003ba8 <__errno>:
 8003ba8:	4b01      	ldr	r3, [pc, #4]	@ (8003bb0 <__errno+0x8>)
 8003baa:	6818      	ldr	r0, [r3, #0]
 8003bac:	4770      	bx	lr
 8003bae:	bf00      	nop
 8003bb0:	20000018 	.word	0x20000018

08003bb4 <__libc_init_array>:
 8003bb4:	b570      	push	{r4, r5, r6, lr}
 8003bb6:	2600      	movs	r6, #0
 8003bb8:	4d0c      	ldr	r5, [pc, #48]	@ (8003bec <__libc_init_array+0x38>)
 8003bba:	4c0d      	ldr	r4, [pc, #52]	@ (8003bf0 <__libc_init_array+0x3c>)
 8003bbc:	1b64      	subs	r4, r4, r5
 8003bbe:	10a4      	asrs	r4, r4, #2
 8003bc0:	42a6      	cmp	r6, r4
 8003bc2:	d109      	bne.n	8003bd8 <__libc_init_array+0x24>
 8003bc4:	f000 fd2e 	bl	8004624 <_init>
 8003bc8:	2600      	movs	r6, #0
 8003bca:	4d0a      	ldr	r5, [pc, #40]	@ (8003bf4 <__libc_init_array+0x40>)
 8003bcc:	4c0a      	ldr	r4, [pc, #40]	@ (8003bf8 <__libc_init_array+0x44>)
 8003bce:	1b64      	subs	r4, r4, r5
 8003bd0:	10a4      	asrs	r4, r4, #2
 8003bd2:	42a6      	cmp	r6, r4
 8003bd4:	d105      	bne.n	8003be2 <__libc_init_array+0x2e>
 8003bd6:	bd70      	pop	{r4, r5, r6, pc}
 8003bd8:	f855 3b04 	ldr.w	r3, [r5], #4
 8003bdc:	4798      	blx	r3
 8003bde:	3601      	adds	r6, #1
 8003be0:	e7ee      	b.n	8003bc0 <__libc_init_array+0xc>
 8003be2:	f855 3b04 	ldr.w	r3, [r5], #4
 8003be6:	4798      	blx	r3
 8003be8:	3601      	adds	r6, #1
 8003bea:	e7f2      	b.n	8003bd2 <__libc_init_array+0x1e>
 8003bec:	08004730 	.word	0x08004730
 8003bf0:	08004730 	.word	0x08004730
 8003bf4:	08004730 	.word	0x08004730
 8003bf8:	08004734 	.word	0x08004734

08003bfc <__retarget_lock_init_recursive>:
 8003bfc:	4770      	bx	lr

08003bfe <__retarget_lock_acquire_recursive>:
 8003bfe:	4770      	bx	lr

08003c00 <__retarget_lock_release_recursive>:
 8003c00:	4770      	bx	lr
	...

08003c04 <_free_r>:
 8003c04:	b538      	push	{r3, r4, r5, lr}
 8003c06:	4605      	mov	r5, r0
 8003c08:	2900      	cmp	r1, #0
 8003c0a:	d040      	beq.n	8003c8e <_free_r+0x8a>
 8003c0c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003c10:	1f0c      	subs	r4, r1, #4
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	bfb8      	it	lt
 8003c16:	18e4      	addlt	r4, r4, r3
 8003c18:	f000 f8de 	bl	8003dd8 <__malloc_lock>
 8003c1c:	4a1c      	ldr	r2, [pc, #112]	@ (8003c90 <_free_r+0x8c>)
 8003c1e:	6813      	ldr	r3, [r2, #0]
 8003c20:	b933      	cbnz	r3, 8003c30 <_free_r+0x2c>
 8003c22:	6063      	str	r3, [r4, #4]
 8003c24:	6014      	str	r4, [r2, #0]
 8003c26:	4628      	mov	r0, r5
 8003c28:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003c2c:	f000 b8da 	b.w	8003de4 <__malloc_unlock>
 8003c30:	42a3      	cmp	r3, r4
 8003c32:	d908      	bls.n	8003c46 <_free_r+0x42>
 8003c34:	6820      	ldr	r0, [r4, #0]
 8003c36:	1821      	adds	r1, r4, r0
 8003c38:	428b      	cmp	r3, r1
 8003c3a:	bf01      	itttt	eq
 8003c3c:	6819      	ldreq	r1, [r3, #0]
 8003c3e:	685b      	ldreq	r3, [r3, #4]
 8003c40:	1809      	addeq	r1, r1, r0
 8003c42:	6021      	streq	r1, [r4, #0]
 8003c44:	e7ed      	b.n	8003c22 <_free_r+0x1e>
 8003c46:	461a      	mov	r2, r3
 8003c48:	685b      	ldr	r3, [r3, #4]
 8003c4a:	b10b      	cbz	r3, 8003c50 <_free_r+0x4c>
 8003c4c:	42a3      	cmp	r3, r4
 8003c4e:	d9fa      	bls.n	8003c46 <_free_r+0x42>
 8003c50:	6811      	ldr	r1, [r2, #0]
 8003c52:	1850      	adds	r0, r2, r1
 8003c54:	42a0      	cmp	r0, r4
 8003c56:	d10b      	bne.n	8003c70 <_free_r+0x6c>
 8003c58:	6820      	ldr	r0, [r4, #0]
 8003c5a:	4401      	add	r1, r0
 8003c5c:	1850      	adds	r0, r2, r1
 8003c5e:	4283      	cmp	r3, r0
 8003c60:	6011      	str	r1, [r2, #0]
 8003c62:	d1e0      	bne.n	8003c26 <_free_r+0x22>
 8003c64:	6818      	ldr	r0, [r3, #0]
 8003c66:	685b      	ldr	r3, [r3, #4]
 8003c68:	4408      	add	r0, r1
 8003c6a:	6010      	str	r0, [r2, #0]
 8003c6c:	6053      	str	r3, [r2, #4]
 8003c6e:	e7da      	b.n	8003c26 <_free_r+0x22>
 8003c70:	d902      	bls.n	8003c78 <_free_r+0x74>
 8003c72:	230c      	movs	r3, #12
 8003c74:	602b      	str	r3, [r5, #0]
 8003c76:	e7d6      	b.n	8003c26 <_free_r+0x22>
 8003c78:	6820      	ldr	r0, [r4, #0]
 8003c7a:	1821      	adds	r1, r4, r0
 8003c7c:	428b      	cmp	r3, r1
 8003c7e:	bf01      	itttt	eq
 8003c80:	6819      	ldreq	r1, [r3, #0]
 8003c82:	685b      	ldreq	r3, [r3, #4]
 8003c84:	1809      	addeq	r1, r1, r0
 8003c86:	6021      	streq	r1, [r4, #0]
 8003c88:	6063      	str	r3, [r4, #4]
 8003c8a:	6054      	str	r4, [r2, #4]
 8003c8c:	e7cb      	b.n	8003c26 <_free_r+0x22>
 8003c8e:	bd38      	pop	{r3, r4, r5, pc}
 8003c90:	2000029c 	.word	0x2000029c

08003c94 <sbrk_aligned>:
 8003c94:	b570      	push	{r4, r5, r6, lr}
 8003c96:	4e0f      	ldr	r6, [pc, #60]	@ (8003cd4 <sbrk_aligned+0x40>)
 8003c98:	460c      	mov	r4, r1
 8003c9a:	6831      	ldr	r1, [r6, #0]
 8003c9c:	4605      	mov	r5, r0
 8003c9e:	b911      	cbnz	r1, 8003ca6 <sbrk_aligned+0x12>
 8003ca0:	f000 fca2 	bl	80045e8 <_sbrk_r>
 8003ca4:	6030      	str	r0, [r6, #0]
 8003ca6:	4621      	mov	r1, r4
 8003ca8:	4628      	mov	r0, r5
 8003caa:	f000 fc9d 	bl	80045e8 <_sbrk_r>
 8003cae:	1c43      	adds	r3, r0, #1
 8003cb0:	d103      	bne.n	8003cba <sbrk_aligned+0x26>
 8003cb2:	f04f 34ff 	mov.w	r4, #4294967295
 8003cb6:	4620      	mov	r0, r4
 8003cb8:	bd70      	pop	{r4, r5, r6, pc}
 8003cba:	1cc4      	adds	r4, r0, #3
 8003cbc:	f024 0403 	bic.w	r4, r4, #3
 8003cc0:	42a0      	cmp	r0, r4
 8003cc2:	d0f8      	beq.n	8003cb6 <sbrk_aligned+0x22>
 8003cc4:	1a21      	subs	r1, r4, r0
 8003cc6:	4628      	mov	r0, r5
 8003cc8:	f000 fc8e 	bl	80045e8 <_sbrk_r>
 8003ccc:	3001      	adds	r0, #1
 8003cce:	d1f2      	bne.n	8003cb6 <sbrk_aligned+0x22>
 8003cd0:	e7ef      	b.n	8003cb2 <sbrk_aligned+0x1e>
 8003cd2:	bf00      	nop
 8003cd4:	20000298 	.word	0x20000298

08003cd8 <_malloc_r>:
 8003cd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003cdc:	1ccd      	adds	r5, r1, #3
 8003cde:	f025 0503 	bic.w	r5, r5, #3
 8003ce2:	3508      	adds	r5, #8
 8003ce4:	2d0c      	cmp	r5, #12
 8003ce6:	bf38      	it	cc
 8003ce8:	250c      	movcc	r5, #12
 8003cea:	2d00      	cmp	r5, #0
 8003cec:	4606      	mov	r6, r0
 8003cee:	db01      	blt.n	8003cf4 <_malloc_r+0x1c>
 8003cf0:	42a9      	cmp	r1, r5
 8003cf2:	d904      	bls.n	8003cfe <_malloc_r+0x26>
 8003cf4:	230c      	movs	r3, #12
 8003cf6:	6033      	str	r3, [r6, #0]
 8003cf8:	2000      	movs	r0, #0
 8003cfa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003cfe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003dd4 <_malloc_r+0xfc>
 8003d02:	f000 f869 	bl	8003dd8 <__malloc_lock>
 8003d06:	f8d8 3000 	ldr.w	r3, [r8]
 8003d0a:	461c      	mov	r4, r3
 8003d0c:	bb44      	cbnz	r4, 8003d60 <_malloc_r+0x88>
 8003d0e:	4629      	mov	r1, r5
 8003d10:	4630      	mov	r0, r6
 8003d12:	f7ff ffbf 	bl	8003c94 <sbrk_aligned>
 8003d16:	1c43      	adds	r3, r0, #1
 8003d18:	4604      	mov	r4, r0
 8003d1a:	d158      	bne.n	8003dce <_malloc_r+0xf6>
 8003d1c:	f8d8 4000 	ldr.w	r4, [r8]
 8003d20:	4627      	mov	r7, r4
 8003d22:	2f00      	cmp	r7, #0
 8003d24:	d143      	bne.n	8003dae <_malloc_r+0xd6>
 8003d26:	2c00      	cmp	r4, #0
 8003d28:	d04b      	beq.n	8003dc2 <_malloc_r+0xea>
 8003d2a:	6823      	ldr	r3, [r4, #0]
 8003d2c:	4639      	mov	r1, r7
 8003d2e:	4630      	mov	r0, r6
 8003d30:	eb04 0903 	add.w	r9, r4, r3
 8003d34:	f000 fc58 	bl	80045e8 <_sbrk_r>
 8003d38:	4581      	cmp	r9, r0
 8003d3a:	d142      	bne.n	8003dc2 <_malloc_r+0xea>
 8003d3c:	6821      	ldr	r1, [r4, #0]
 8003d3e:	4630      	mov	r0, r6
 8003d40:	1a6d      	subs	r5, r5, r1
 8003d42:	4629      	mov	r1, r5
 8003d44:	f7ff ffa6 	bl	8003c94 <sbrk_aligned>
 8003d48:	3001      	adds	r0, #1
 8003d4a:	d03a      	beq.n	8003dc2 <_malloc_r+0xea>
 8003d4c:	6823      	ldr	r3, [r4, #0]
 8003d4e:	442b      	add	r3, r5
 8003d50:	6023      	str	r3, [r4, #0]
 8003d52:	f8d8 3000 	ldr.w	r3, [r8]
 8003d56:	685a      	ldr	r2, [r3, #4]
 8003d58:	bb62      	cbnz	r2, 8003db4 <_malloc_r+0xdc>
 8003d5a:	f8c8 7000 	str.w	r7, [r8]
 8003d5e:	e00f      	b.n	8003d80 <_malloc_r+0xa8>
 8003d60:	6822      	ldr	r2, [r4, #0]
 8003d62:	1b52      	subs	r2, r2, r5
 8003d64:	d420      	bmi.n	8003da8 <_malloc_r+0xd0>
 8003d66:	2a0b      	cmp	r2, #11
 8003d68:	d917      	bls.n	8003d9a <_malloc_r+0xc2>
 8003d6a:	1961      	adds	r1, r4, r5
 8003d6c:	42a3      	cmp	r3, r4
 8003d6e:	6025      	str	r5, [r4, #0]
 8003d70:	bf18      	it	ne
 8003d72:	6059      	strne	r1, [r3, #4]
 8003d74:	6863      	ldr	r3, [r4, #4]
 8003d76:	bf08      	it	eq
 8003d78:	f8c8 1000 	streq.w	r1, [r8]
 8003d7c:	5162      	str	r2, [r4, r5]
 8003d7e:	604b      	str	r3, [r1, #4]
 8003d80:	4630      	mov	r0, r6
 8003d82:	f000 f82f 	bl	8003de4 <__malloc_unlock>
 8003d86:	f104 000b 	add.w	r0, r4, #11
 8003d8a:	1d23      	adds	r3, r4, #4
 8003d8c:	f020 0007 	bic.w	r0, r0, #7
 8003d90:	1ac2      	subs	r2, r0, r3
 8003d92:	bf1c      	itt	ne
 8003d94:	1a1b      	subne	r3, r3, r0
 8003d96:	50a3      	strne	r3, [r4, r2]
 8003d98:	e7af      	b.n	8003cfa <_malloc_r+0x22>
 8003d9a:	6862      	ldr	r2, [r4, #4]
 8003d9c:	42a3      	cmp	r3, r4
 8003d9e:	bf0c      	ite	eq
 8003da0:	f8c8 2000 	streq.w	r2, [r8]
 8003da4:	605a      	strne	r2, [r3, #4]
 8003da6:	e7eb      	b.n	8003d80 <_malloc_r+0xa8>
 8003da8:	4623      	mov	r3, r4
 8003daa:	6864      	ldr	r4, [r4, #4]
 8003dac:	e7ae      	b.n	8003d0c <_malloc_r+0x34>
 8003dae:	463c      	mov	r4, r7
 8003db0:	687f      	ldr	r7, [r7, #4]
 8003db2:	e7b6      	b.n	8003d22 <_malloc_r+0x4a>
 8003db4:	461a      	mov	r2, r3
 8003db6:	685b      	ldr	r3, [r3, #4]
 8003db8:	42a3      	cmp	r3, r4
 8003dba:	d1fb      	bne.n	8003db4 <_malloc_r+0xdc>
 8003dbc:	2300      	movs	r3, #0
 8003dbe:	6053      	str	r3, [r2, #4]
 8003dc0:	e7de      	b.n	8003d80 <_malloc_r+0xa8>
 8003dc2:	230c      	movs	r3, #12
 8003dc4:	4630      	mov	r0, r6
 8003dc6:	6033      	str	r3, [r6, #0]
 8003dc8:	f000 f80c 	bl	8003de4 <__malloc_unlock>
 8003dcc:	e794      	b.n	8003cf8 <_malloc_r+0x20>
 8003dce:	6005      	str	r5, [r0, #0]
 8003dd0:	e7d6      	b.n	8003d80 <_malloc_r+0xa8>
 8003dd2:	bf00      	nop
 8003dd4:	2000029c 	.word	0x2000029c

08003dd8 <__malloc_lock>:
 8003dd8:	4801      	ldr	r0, [pc, #4]	@ (8003de0 <__malloc_lock+0x8>)
 8003dda:	f7ff bf10 	b.w	8003bfe <__retarget_lock_acquire_recursive>
 8003dde:	bf00      	nop
 8003de0:	20000294 	.word	0x20000294

08003de4 <__malloc_unlock>:
 8003de4:	4801      	ldr	r0, [pc, #4]	@ (8003dec <__malloc_unlock+0x8>)
 8003de6:	f7ff bf0b 	b.w	8003c00 <__retarget_lock_release_recursive>
 8003dea:	bf00      	nop
 8003dec:	20000294 	.word	0x20000294

08003df0 <__sfputc_r>:
 8003df0:	6893      	ldr	r3, [r2, #8]
 8003df2:	b410      	push	{r4}
 8003df4:	3b01      	subs	r3, #1
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	6093      	str	r3, [r2, #8]
 8003dfa:	da07      	bge.n	8003e0c <__sfputc_r+0x1c>
 8003dfc:	6994      	ldr	r4, [r2, #24]
 8003dfe:	42a3      	cmp	r3, r4
 8003e00:	db01      	blt.n	8003e06 <__sfputc_r+0x16>
 8003e02:	290a      	cmp	r1, #10
 8003e04:	d102      	bne.n	8003e0c <__sfputc_r+0x1c>
 8003e06:	bc10      	pop	{r4}
 8003e08:	f7ff bdeb 	b.w	80039e2 <__swbuf_r>
 8003e0c:	6813      	ldr	r3, [r2, #0]
 8003e0e:	1c58      	adds	r0, r3, #1
 8003e10:	6010      	str	r0, [r2, #0]
 8003e12:	7019      	strb	r1, [r3, #0]
 8003e14:	4608      	mov	r0, r1
 8003e16:	bc10      	pop	{r4}
 8003e18:	4770      	bx	lr

08003e1a <__sfputs_r>:
 8003e1a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e1c:	4606      	mov	r6, r0
 8003e1e:	460f      	mov	r7, r1
 8003e20:	4614      	mov	r4, r2
 8003e22:	18d5      	adds	r5, r2, r3
 8003e24:	42ac      	cmp	r4, r5
 8003e26:	d101      	bne.n	8003e2c <__sfputs_r+0x12>
 8003e28:	2000      	movs	r0, #0
 8003e2a:	e007      	b.n	8003e3c <__sfputs_r+0x22>
 8003e2c:	463a      	mov	r2, r7
 8003e2e:	4630      	mov	r0, r6
 8003e30:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003e34:	f7ff ffdc 	bl	8003df0 <__sfputc_r>
 8003e38:	1c43      	adds	r3, r0, #1
 8003e3a:	d1f3      	bne.n	8003e24 <__sfputs_r+0xa>
 8003e3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003e40 <_vfiprintf_r>:
 8003e40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e44:	460d      	mov	r5, r1
 8003e46:	4614      	mov	r4, r2
 8003e48:	4698      	mov	r8, r3
 8003e4a:	4606      	mov	r6, r0
 8003e4c:	b09d      	sub	sp, #116	@ 0x74
 8003e4e:	b118      	cbz	r0, 8003e58 <_vfiprintf_r+0x18>
 8003e50:	6a03      	ldr	r3, [r0, #32]
 8003e52:	b90b      	cbnz	r3, 8003e58 <_vfiprintf_r+0x18>
 8003e54:	f7ff fcdc 	bl	8003810 <__sinit>
 8003e58:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003e5a:	07d9      	lsls	r1, r3, #31
 8003e5c:	d405      	bmi.n	8003e6a <_vfiprintf_r+0x2a>
 8003e5e:	89ab      	ldrh	r3, [r5, #12]
 8003e60:	059a      	lsls	r2, r3, #22
 8003e62:	d402      	bmi.n	8003e6a <_vfiprintf_r+0x2a>
 8003e64:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003e66:	f7ff feca 	bl	8003bfe <__retarget_lock_acquire_recursive>
 8003e6a:	89ab      	ldrh	r3, [r5, #12]
 8003e6c:	071b      	lsls	r3, r3, #28
 8003e6e:	d501      	bpl.n	8003e74 <_vfiprintf_r+0x34>
 8003e70:	692b      	ldr	r3, [r5, #16]
 8003e72:	b99b      	cbnz	r3, 8003e9c <_vfiprintf_r+0x5c>
 8003e74:	4629      	mov	r1, r5
 8003e76:	4630      	mov	r0, r6
 8003e78:	f7ff fdf2 	bl	8003a60 <__swsetup_r>
 8003e7c:	b170      	cbz	r0, 8003e9c <_vfiprintf_r+0x5c>
 8003e7e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003e80:	07dc      	lsls	r4, r3, #31
 8003e82:	d504      	bpl.n	8003e8e <_vfiprintf_r+0x4e>
 8003e84:	f04f 30ff 	mov.w	r0, #4294967295
 8003e88:	b01d      	add	sp, #116	@ 0x74
 8003e8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003e8e:	89ab      	ldrh	r3, [r5, #12]
 8003e90:	0598      	lsls	r0, r3, #22
 8003e92:	d4f7      	bmi.n	8003e84 <_vfiprintf_r+0x44>
 8003e94:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003e96:	f7ff feb3 	bl	8003c00 <__retarget_lock_release_recursive>
 8003e9a:	e7f3      	b.n	8003e84 <_vfiprintf_r+0x44>
 8003e9c:	2300      	movs	r3, #0
 8003e9e:	9309      	str	r3, [sp, #36]	@ 0x24
 8003ea0:	2320      	movs	r3, #32
 8003ea2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003ea6:	2330      	movs	r3, #48	@ 0x30
 8003ea8:	f04f 0901 	mov.w	r9, #1
 8003eac:	f8cd 800c 	str.w	r8, [sp, #12]
 8003eb0:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800405c <_vfiprintf_r+0x21c>
 8003eb4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003eb8:	4623      	mov	r3, r4
 8003eba:	469a      	mov	sl, r3
 8003ebc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003ec0:	b10a      	cbz	r2, 8003ec6 <_vfiprintf_r+0x86>
 8003ec2:	2a25      	cmp	r2, #37	@ 0x25
 8003ec4:	d1f9      	bne.n	8003eba <_vfiprintf_r+0x7a>
 8003ec6:	ebba 0b04 	subs.w	fp, sl, r4
 8003eca:	d00b      	beq.n	8003ee4 <_vfiprintf_r+0xa4>
 8003ecc:	465b      	mov	r3, fp
 8003ece:	4622      	mov	r2, r4
 8003ed0:	4629      	mov	r1, r5
 8003ed2:	4630      	mov	r0, r6
 8003ed4:	f7ff ffa1 	bl	8003e1a <__sfputs_r>
 8003ed8:	3001      	adds	r0, #1
 8003eda:	f000 80a7 	beq.w	800402c <_vfiprintf_r+0x1ec>
 8003ede:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003ee0:	445a      	add	r2, fp
 8003ee2:	9209      	str	r2, [sp, #36]	@ 0x24
 8003ee4:	f89a 3000 	ldrb.w	r3, [sl]
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	f000 809f 	beq.w	800402c <_vfiprintf_r+0x1ec>
 8003eee:	2300      	movs	r3, #0
 8003ef0:	f04f 32ff 	mov.w	r2, #4294967295
 8003ef4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003ef8:	f10a 0a01 	add.w	sl, sl, #1
 8003efc:	9304      	str	r3, [sp, #16]
 8003efe:	9307      	str	r3, [sp, #28]
 8003f00:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003f04:	931a      	str	r3, [sp, #104]	@ 0x68
 8003f06:	4654      	mov	r4, sl
 8003f08:	2205      	movs	r2, #5
 8003f0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003f0e:	4853      	ldr	r0, [pc, #332]	@ (800405c <_vfiprintf_r+0x21c>)
 8003f10:	f000 fb7a 	bl	8004608 <memchr>
 8003f14:	9a04      	ldr	r2, [sp, #16]
 8003f16:	b9d8      	cbnz	r0, 8003f50 <_vfiprintf_r+0x110>
 8003f18:	06d1      	lsls	r1, r2, #27
 8003f1a:	bf44      	itt	mi
 8003f1c:	2320      	movmi	r3, #32
 8003f1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003f22:	0713      	lsls	r3, r2, #28
 8003f24:	bf44      	itt	mi
 8003f26:	232b      	movmi	r3, #43	@ 0x2b
 8003f28:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003f2c:	f89a 3000 	ldrb.w	r3, [sl]
 8003f30:	2b2a      	cmp	r3, #42	@ 0x2a
 8003f32:	d015      	beq.n	8003f60 <_vfiprintf_r+0x120>
 8003f34:	4654      	mov	r4, sl
 8003f36:	2000      	movs	r0, #0
 8003f38:	f04f 0c0a 	mov.w	ip, #10
 8003f3c:	9a07      	ldr	r2, [sp, #28]
 8003f3e:	4621      	mov	r1, r4
 8003f40:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003f44:	3b30      	subs	r3, #48	@ 0x30
 8003f46:	2b09      	cmp	r3, #9
 8003f48:	d94b      	bls.n	8003fe2 <_vfiprintf_r+0x1a2>
 8003f4a:	b1b0      	cbz	r0, 8003f7a <_vfiprintf_r+0x13a>
 8003f4c:	9207      	str	r2, [sp, #28]
 8003f4e:	e014      	b.n	8003f7a <_vfiprintf_r+0x13a>
 8003f50:	eba0 0308 	sub.w	r3, r0, r8
 8003f54:	fa09 f303 	lsl.w	r3, r9, r3
 8003f58:	4313      	orrs	r3, r2
 8003f5a:	46a2      	mov	sl, r4
 8003f5c:	9304      	str	r3, [sp, #16]
 8003f5e:	e7d2      	b.n	8003f06 <_vfiprintf_r+0xc6>
 8003f60:	9b03      	ldr	r3, [sp, #12]
 8003f62:	1d19      	adds	r1, r3, #4
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	9103      	str	r1, [sp, #12]
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	bfbb      	ittet	lt
 8003f6c:	425b      	neglt	r3, r3
 8003f6e:	f042 0202 	orrlt.w	r2, r2, #2
 8003f72:	9307      	strge	r3, [sp, #28]
 8003f74:	9307      	strlt	r3, [sp, #28]
 8003f76:	bfb8      	it	lt
 8003f78:	9204      	strlt	r2, [sp, #16]
 8003f7a:	7823      	ldrb	r3, [r4, #0]
 8003f7c:	2b2e      	cmp	r3, #46	@ 0x2e
 8003f7e:	d10a      	bne.n	8003f96 <_vfiprintf_r+0x156>
 8003f80:	7863      	ldrb	r3, [r4, #1]
 8003f82:	2b2a      	cmp	r3, #42	@ 0x2a
 8003f84:	d132      	bne.n	8003fec <_vfiprintf_r+0x1ac>
 8003f86:	9b03      	ldr	r3, [sp, #12]
 8003f88:	3402      	adds	r4, #2
 8003f8a:	1d1a      	adds	r2, r3, #4
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	9203      	str	r2, [sp, #12]
 8003f90:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003f94:	9305      	str	r3, [sp, #20]
 8003f96:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8004060 <_vfiprintf_r+0x220>
 8003f9a:	2203      	movs	r2, #3
 8003f9c:	4650      	mov	r0, sl
 8003f9e:	7821      	ldrb	r1, [r4, #0]
 8003fa0:	f000 fb32 	bl	8004608 <memchr>
 8003fa4:	b138      	cbz	r0, 8003fb6 <_vfiprintf_r+0x176>
 8003fa6:	2240      	movs	r2, #64	@ 0x40
 8003fa8:	9b04      	ldr	r3, [sp, #16]
 8003faa:	eba0 000a 	sub.w	r0, r0, sl
 8003fae:	4082      	lsls	r2, r0
 8003fb0:	4313      	orrs	r3, r2
 8003fb2:	3401      	adds	r4, #1
 8003fb4:	9304      	str	r3, [sp, #16]
 8003fb6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003fba:	2206      	movs	r2, #6
 8003fbc:	4829      	ldr	r0, [pc, #164]	@ (8004064 <_vfiprintf_r+0x224>)
 8003fbe:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003fc2:	f000 fb21 	bl	8004608 <memchr>
 8003fc6:	2800      	cmp	r0, #0
 8003fc8:	d03f      	beq.n	800404a <_vfiprintf_r+0x20a>
 8003fca:	4b27      	ldr	r3, [pc, #156]	@ (8004068 <_vfiprintf_r+0x228>)
 8003fcc:	bb1b      	cbnz	r3, 8004016 <_vfiprintf_r+0x1d6>
 8003fce:	9b03      	ldr	r3, [sp, #12]
 8003fd0:	3307      	adds	r3, #7
 8003fd2:	f023 0307 	bic.w	r3, r3, #7
 8003fd6:	3308      	adds	r3, #8
 8003fd8:	9303      	str	r3, [sp, #12]
 8003fda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003fdc:	443b      	add	r3, r7
 8003fde:	9309      	str	r3, [sp, #36]	@ 0x24
 8003fe0:	e76a      	b.n	8003eb8 <_vfiprintf_r+0x78>
 8003fe2:	460c      	mov	r4, r1
 8003fe4:	2001      	movs	r0, #1
 8003fe6:	fb0c 3202 	mla	r2, ip, r2, r3
 8003fea:	e7a8      	b.n	8003f3e <_vfiprintf_r+0xfe>
 8003fec:	2300      	movs	r3, #0
 8003fee:	f04f 0c0a 	mov.w	ip, #10
 8003ff2:	4619      	mov	r1, r3
 8003ff4:	3401      	adds	r4, #1
 8003ff6:	9305      	str	r3, [sp, #20]
 8003ff8:	4620      	mov	r0, r4
 8003ffa:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003ffe:	3a30      	subs	r2, #48	@ 0x30
 8004000:	2a09      	cmp	r2, #9
 8004002:	d903      	bls.n	800400c <_vfiprintf_r+0x1cc>
 8004004:	2b00      	cmp	r3, #0
 8004006:	d0c6      	beq.n	8003f96 <_vfiprintf_r+0x156>
 8004008:	9105      	str	r1, [sp, #20]
 800400a:	e7c4      	b.n	8003f96 <_vfiprintf_r+0x156>
 800400c:	4604      	mov	r4, r0
 800400e:	2301      	movs	r3, #1
 8004010:	fb0c 2101 	mla	r1, ip, r1, r2
 8004014:	e7f0      	b.n	8003ff8 <_vfiprintf_r+0x1b8>
 8004016:	ab03      	add	r3, sp, #12
 8004018:	9300      	str	r3, [sp, #0]
 800401a:	462a      	mov	r2, r5
 800401c:	4630      	mov	r0, r6
 800401e:	4b13      	ldr	r3, [pc, #76]	@ (800406c <_vfiprintf_r+0x22c>)
 8004020:	a904      	add	r1, sp, #16
 8004022:	f3af 8000 	nop.w
 8004026:	4607      	mov	r7, r0
 8004028:	1c78      	adds	r0, r7, #1
 800402a:	d1d6      	bne.n	8003fda <_vfiprintf_r+0x19a>
 800402c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800402e:	07d9      	lsls	r1, r3, #31
 8004030:	d405      	bmi.n	800403e <_vfiprintf_r+0x1fe>
 8004032:	89ab      	ldrh	r3, [r5, #12]
 8004034:	059a      	lsls	r2, r3, #22
 8004036:	d402      	bmi.n	800403e <_vfiprintf_r+0x1fe>
 8004038:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800403a:	f7ff fde1 	bl	8003c00 <__retarget_lock_release_recursive>
 800403e:	89ab      	ldrh	r3, [r5, #12]
 8004040:	065b      	lsls	r3, r3, #25
 8004042:	f53f af1f 	bmi.w	8003e84 <_vfiprintf_r+0x44>
 8004046:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004048:	e71e      	b.n	8003e88 <_vfiprintf_r+0x48>
 800404a:	ab03      	add	r3, sp, #12
 800404c:	9300      	str	r3, [sp, #0]
 800404e:	462a      	mov	r2, r5
 8004050:	4630      	mov	r0, r6
 8004052:	4b06      	ldr	r3, [pc, #24]	@ (800406c <_vfiprintf_r+0x22c>)
 8004054:	a904      	add	r1, sp, #16
 8004056:	f000 f87d 	bl	8004154 <_printf_i>
 800405a:	e7e4      	b.n	8004026 <_vfiprintf_r+0x1e6>
 800405c:	080046f2 	.word	0x080046f2
 8004060:	080046f8 	.word	0x080046f8
 8004064:	080046fc 	.word	0x080046fc
 8004068:	00000000 	.word	0x00000000
 800406c:	08003e1b 	.word	0x08003e1b

08004070 <_printf_common>:
 8004070:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004074:	4616      	mov	r6, r2
 8004076:	4698      	mov	r8, r3
 8004078:	688a      	ldr	r2, [r1, #8]
 800407a:	690b      	ldr	r3, [r1, #16]
 800407c:	4607      	mov	r7, r0
 800407e:	4293      	cmp	r3, r2
 8004080:	bfb8      	it	lt
 8004082:	4613      	movlt	r3, r2
 8004084:	6033      	str	r3, [r6, #0]
 8004086:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800408a:	460c      	mov	r4, r1
 800408c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004090:	b10a      	cbz	r2, 8004096 <_printf_common+0x26>
 8004092:	3301      	adds	r3, #1
 8004094:	6033      	str	r3, [r6, #0]
 8004096:	6823      	ldr	r3, [r4, #0]
 8004098:	0699      	lsls	r1, r3, #26
 800409a:	bf42      	ittt	mi
 800409c:	6833      	ldrmi	r3, [r6, #0]
 800409e:	3302      	addmi	r3, #2
 80040a0:	6033      	strmi	r3, [r6, #0]
 80040a2:	6825      	ldr	r5, [r4, #0]
 80040a4:	f015 0506 	ands.w	r5, r5, #6
 80040a8:	d106      	bne.n	80040b8 <_printf_common+0x48>
 80040aa:	f104 0a19 	add.w	sl, r4, #25
 80040ae:	68e3      	ldr	r3, [r4, #12]
 80040b0:	6832      	ldr	r2, [r6, #0]
 80040b2:	1a9b      	subs	r3, r3, r2
 80040b4:	42ab      	cmp	r3, r5
 80040b6:	dc2b      	bgt.n	8004110 <_printf_common+0xa0>
 80040b8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80040bc:	6822      	ldr	r2, [r4, #0]
 80040be:	3b00      	subs	r3, #0
 80040c0:	bf18      	it	ne
 80040c2:	2301      	movne	r3, #1
 80040c4:	0692      	lsls	r2, r2, #26
 80040c6:	d430      	bmi.n	800412a <_printf_common+0xba>
 80040c8:	4641      	mov	r1, r8
 80040ca:	4638      	mov	r0, r7
 80040cc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80040d0:	47c8      	blx	r9
 80040d2:	3001      	adds	r0, #1
 80040d4:	d023      	beq.n	800411e <_printf_common+0xae>
 80040d6:	6823      	ldr	r3, [r4, #0]
 80040d8:	6922      	ldr	r2, [r4, #16]
 80040da:	f003 0306 	and.w	r3, r3, #6
 80040de:	2b04      	cmp	r3, #4
 80040e0:	bf14      	ite	ne
 80040e2:	2500      	movne	r5, #0
 80040e4:	6833      	ldreq	r3, [r6, #0]
 80040e6:	f04f 0600 	mov.w	r6, #0
 80040ea:	bf08      	it	eq
 80040ec:	68e5      	ldreq	r5, [r4, #12]
 80040ee:	f104 041a 	add.w	r4, r4, #26
 80040f2:	bf08      	it	eq
 80040f4:	1aed      	subeq	r5, r5, r3
 80040f6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80040fa:	bf08      	it	eq
 80040fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004100:	4293      	cmp	r3, r2
 8004102:	bfc4      	itt	gt
 8004104:	1a9b      	subgt	r3, r3, r2
 8004106:	18ed      	addgt	r5, r5, r3
 8004108:	42b5      	cmp	r5, r6
 800410a:	d11a      	bne.n	8004142 <_printf_common+0xd2>
 800410c:	2000      	movs	r0, #0
 800410e:	e008      	b.n	8004122 <_printf_common+0xb2>
 8004110:	2301      	movs	r3, #1
 8004112:	4652      	mov	r2, sl
 8004114:	4641      	mov	r1, r8
 8004116:	4638      	mov	r0, r7
 8004118:	47c8      	blx	r9
 800411a:	3001      	adds	r0, #1
 800411c:	d103      	bne.n	8004126 <_printf_common+0xb6>
 800411e:	f04f 30ff 	mov.w	r0, #4294967295
 8004122:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004126:	3501      	adds	r5, #1
 8004128:	e7c1      	b.n	80040ae <_printf_common+0x3e>
 800412a:	2030      	movs	r0, #48	@ 0x30
 800412c:	18e1      	adds	r1, r4, r3
 800412e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004132:	1c5a      	adds	r2, r3, #1
 8004134:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004138:	4422      	add	r2, r4
 800413a:	3302      	adds	r3, #2
 800413c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004140:	e7c2      	b.n	80040c8 <_printf_common+0x58>
 8004142:	2301      	movs	r3, #1
 8004144:	4622      	mov	r2, r4
 8004146:	4641      	mov	r1, r8
 8004148:	4638      	mov	r0, r7
 800414a:	47c8      	blx	r9
 800414c:	3001      	adds	r0, #1
 800414e:	d0e6      	beq.n	800411e <_printf_common+0xae>
 8004150:	3601      	adds	r6, #1
 8004152:	e7d9      	b.n	8004108 <_printf_common+0x98>

08004154 <_printf_i>:
 8004154:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004158:	7e0f      	ldrb	r7, [r1, #24]
 800415a:	4691      	mov	r9, r2
 800415c:	2f78      	cmp	r7, #120	@ 0x78
 800415e:	4680      	mov	r8, r0
 8004160:	460c      	mov	r4, r1
 8004162:	469a      	mov	sl, r3
 8004164:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004166:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800416a:	d807      	bhi.n	800417c <_printf_i+0x28>
 800416c:	2f62      	cmp	r7, #98	@ 0x62
 800416e:	d80a      	bhi.n	8004186 <_printf_i+0x32>
 8004170:	2f00      	cmp	r7, #0
 8004172:	f000 80d1 	beq.w	8004318 <_printf_i+0x1c4>
 8004176:	2f58      	cmp	r7, #88	@ 0x58
 8004178:	f000 80b8 	beq.w	80042ec <_printf_i+0x198>
 800417c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004180:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004184:	e03a      	b.n	80041fc <_printf_i+0xa8>
 8004186:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800418a:	2b15      	cmp	r3, #21
 800418c:	d8f6      	bhi.n	800417c <_printf_i+0x28>
 800418e:	a101      	add	r1, pc, #4	@ (adr r1, 8004194 <_printf_i+0x40>)
 8004190:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004194:	080041ed 	.word	0x080041ed
 8004198:	08004201 	.word	0x08004201
 800419c:	0800417d 	.word	0x0800417d
 80041a0:	0800417d 	.word	0x0800417d
 80041a4:	0800417d 	.word	0x0800417d
 80041a8:	0800417d 	.word	0x0800417d
 80041ac:	08004201 	.word	0x08004201
 80041b0:	0800417d 	.word	0x0800417d
 80041b4:	0800417d 	.word	0x0800417d
 80041b8:	0800417d 	.word	0x0800417d
 80041bc:	0800417d 	.word	0x0800417d
 80041c0:	080042ff 	.word	0x080042ff
 80041c4:	0800422b 	.word	0x0800422b
 80041c8:	080042b9 	.word	0x080042b9
 80041cc:	0800417d 	.word	0x0800417d
 80041d0:	0800417d 	.word	0x0800417d
 80041d4:	08004321 	.word	0x08004321
 80041d8:	0800417d 	.word	0x0800417d
 80041dc:	0800422b 	.word	0x0800422b
 80041e0:	0800417d 	.word	0x0800417d
 80041e4:	0800417d 	.word	0x0800417d
 80041e8:	080042c1 	.word	0x080042c1
 80041ec:	6833      	ldr	r3, [r6, #0]
 80041ee:	1d1a      	adds	r2, r3, #4
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	6032      	str	r2, [r6, #0]
 80041f4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80041f8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80041fc:	2301      	movs	r3, #1
 80041fe:	e09c      	b.n	800433a <_printf_i+0x1e6>
 8004200:	6833      	ldr	r3, [r6, #0]
 8004202:	6820      	ldr	r0, [r4, #0]
 8004204:	1d19      	adds	r1, r3, #4
 8004206:	6031      	str	r1, [r6, #0]
 8004208:	0606      	lsls	r6, r0, #24
 800420a:	d501      	bpl.n	8004210 <_printf_i+0xbc>
 800420c:	681d      	ldr	r5, [r3, #0]
 800420e:	e003      	b.n	8004218 <_printf_i+0xc4>
 8004210:	0645      	lsls	r5, r0, #25
 8004212:	d5fb      	bpl.n	800420c <_printf_i+0xb8>
 8004214:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004218:	2d00      	cmp	r5, #0
 800421a:	da03      	bge.n	8004224 <_printf_i+0xd0>
 800421c:	232d      	movs	r3, #45	@ 0x2d
 800421e:	426d      	negs	r5, r5
 8004220:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004224:	230a      	movs	r3, #10
 8004226:	4858      	ldr	r0, [pc, #352]	@ (8004388 <_printf_i+0x234>)
 8004228:	e011      	b.n	800424e <_printf_i+0xfa>
 800422a:	6821      	ldr	r1, [r4, #0]
 800422c:	6833      	ldr	r3, [r6, #0]
 800422e:	0608      	lsls	r0, r1, #24
 8004230:	f853 5b04 	ldr.w	r5, [r3], #4
 8004234:	d402      	bmi.n	800423c <_printf_i+0xe8>
 8004236:	0649      	lsls	r1, r1, #25
 8004238:	bf48      	it	mi
 800423a:	b2ad      	uxthmi	r5, r5
 800423c:	2f6f      	cmp	r7, #111	@ 0x6f
 800423e:	6033      	str	r3, [r6, #0]
 8004240:	bf14      	ite	ne
 8004242:	230a      	movne	r3, #10
 8004244:	2308      	moveq	r3, #8
 8004246:	4850      	ldr	r0, [pc, #320]	@ (8004388 <_printf_i+0x234>)
 8004248:	2100      	movs	r1, #0
 800424a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800424e:	6866      	ldr	r6, [r4, #4]
 8004250:	2e00      	cmp	r6, #0
 8004252:	60a6      	str	r6, [r4, #8]
 8004254:	db05      	blt.n	8004262 <_printf_i+0x10e>
 8004256:	6821      	ldr	r1, [r4, #0]
 8004258:	432e      	orrs	r6, r5
 800425a:	f021 0104 	bic.w	r1, r1, #4
 800425e:	6021      	str	r1, [r4, #0]
 8004260:	d04b      	beq.n	80042fa <_printf_i+0x1a6>
 8004262:	4616      	mov	r6, r2
 8004264:	fbb5 f1f3 	udiv	r1, r5, r3
 8004268:	fb03 5711 	mls	r7, r3, r1, r5
 800426c:	5dc7      	ldrb	r7, [r0, r7]
 800426e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004272:	462f      	mov	r7, r5
 8004274:	42bb      	cmp	r3, r7
 8004276:	460d      	mov	r5, r1
 8004278:	d9f4      	bls.n	8004264 <_printf_i+0x110>
 800427a:	2b08      	cmp	r3, #8
 800427c:	d10b      	bne.n	8004296 <_printf_i+0x142>
 800427e:	6823      	ldr	r3, [r4, #0]
 8004280:	07df      	lsls	r7, r3, #31
 8004282:	d508      	bpl.n	8004296 <_printf_i+0x142>
 8004284:	6923      	ldr	r3, [r4, #16]
 8004286:	6861      	ldr	r1, [r4, #4]
 8004288:	4299      	cmp	r1, r3
 800428a:	bfde      	ittt	le
 800428c:	2330      	movle	r3, #48	@ 0x30
 800428e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004292:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004296:	1b92      	subs	r2, r2, r6
 8004298:	6122      	str	r2, [r4, #16]
 800429a:	464b      	mov	r3, r9
 800429c:	4621      	mov	r1, r4
 800429e:	4640      	mov	r0, r8
 80042a0:	f8cd a000 	str.w	sl, [sp]
 80042a4:	aa03      	add	r2, sp, #12
 80042a6:	f7ff fee3 	bl	8004070 <_printf_common>
 80042aa:	3001      	adds	r0, #1
 80042ac:	d14a      	bne.n	8004344 <_printf_i+0x1f0>
 80042ae:	f04f 30ff 	mov.w	r0, #4294967295
 80042b2:	b004      	add	sp, #16
 80042b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80042b8:	6823      	ldr	r3, [r4, #0]
 80042ba:	f043 0320 	orr.w	r3, r3, #32
 80042be:	6023      	str	r3, [r4, #0]
 80042c0:	2778      	movs	r7, #120	@ 0x78
 80042c2:	4832      	ldr	r0, [pc, #200]	@ (800438c <_printf_i+0x238>)
 80042c4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80042c8:	6823      	ldr	r3, [r4, #0]
 80042ca:	6831      	ldr	r1, [r6, #0]
 80042cc:	061f      	lsls	r7, r3, #24
 80042ce:	f851 5b04 	ldr.w	r5, [r1], #4
 80042d2:	d402      	bmi.n	80042da <_printf_i+0x186>
 80042d4:	065f      	lsls	r7, r3, #25
 80042d6:	bf48      	it	mi
 80042d8:	b2ad      	uxthmi	r5, r5
 80042da:	6031      	str	r1, [r6, #0]
 80042dc:	07d9      	lsls	r1, r3, #31
 80042de:	bf44      	itt	mi
 80042e0:	f043 0320 	orrmi.w	r3, r3, #32
 80042e4:	6023      	strmi	r3, [r4, #0]
 80042e6:	b11d      	cbz	r5, 80042f0 <_printf_i+0x19c>
 80042e8:	2310      	movs	r3, #16
 80042ea:	e7ad      	b.n	8004248 <_printf_i+0xf4>
 80042ec:	4826      	ldr	r0, [pc, #152]	@ (8004388 <_printf_i+0x234>)
 80042ee:	e7e9      	b.n	80042c4 <_printf_i+0x170>
 80042f0:	6823      	ldr	r3, [r4, #0]
 80042f2:	f023 0320 	bic.w	r3, r3, #32
 80042f6:	6023      	str	r3, [r4, #0]
 80042f8:	e7f6      	b.n	80042e8 <_printf_i+0x194>
 80042fa:	4616      	mov	r6, r2
 80042fc:	e7bd      	b.n	800427a <_printf_i+0x126>
 80042fe:	6833      	ldr	r3, [r6, #0]
 8004300:	6825      	ldr	r5, [r4, #0]
 8004302:	1d18      	adds	r0, r3, #4
 8004304:	6961      	ldr	r1, [r4, #20]
 8004306:	6030      	str	r0, [r6, #0]
 8004308:	062e      	lsls	r6, r5, #24
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	d501      	bpl.n	8004312 <_printf_i+0x1be>
 800430e:	6019      	str	r1, [r3, #0]
 8004310:	e002      	b.n	8004318 <_printf_i+0x1c4>
 8004312:	0668      	lsls	r0, r5, #25
 8004314:	d5fb      	bpl.n	800430e <_printf_i+0x1ba>
 8004316:	8019      	strh	r1, [r3, #0]
 8004318:	2300      	movs	r3, #0
 800431a:	4616      	mov	r6, r2
 800431c:	6123      	str	r3, [r4, #16]
 800431e:	e7bc      	b.n	800429a <_printf_i+0x146>
 8004320:	6833      	ldr	r3, [r6, #0]
 8004322:	2100      	movs	r1, #0
 8004324:	1d1a      	adds	r2, r3, #4
 8004326:	6032      	str	r2, [r6, #0]
 8004328:	681e      	ldr	r6, [r3, #0]
 800432a:	6862      	ldr	r2, [r4, #4]
 800432c:	4630      	mov	r0, r6
 800432e:	f000 f96b 	bl	8004608 <memchr>
 8004332:	b108      	cbz	r0, 8004338 <_printf_i+0x1e4>
 8004334:	1b80      	subs	r0, r0, r6
 8004336:	6060      	str	r0, [r4, #4]
 8004338:	6863      	ldr	r3, [r4, #4]
 800433a:	6123      	str	r3, [r4, #16]
 800433c:	2300      	movs	r3, #0
 800433e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004342:	e7aa      	b.n	800429a <_printf_i+0x146>
 8004344:	4632      	mov	r2, r6
 8004346:	4649      	mov	r1, r9
 8004348:	4640      	mov	r0, r8
 800434a:	6923      	ldr	r3, [r4, #16]
 800434c:	47d0      	blx	sl
 800434e:	3001      	adds	r0, #1
 8004350:	d0ad      	beq.n	80042ae <_printf_i+0x15a>
 8004352:	6823      	ldr	r3, [r4, #0]
 8004354:	079b      	lsls	r3, r3, #30
 8004356:	d413      	bmi.n	8004380 <_printf_i+0x22c>
 8004358:	68e0      	ldr	r0, [r4, #12]
 800435a:	9b03      	ldr	r3, [sp, #12]
 800435c:	4298      	cmp	r0, r3
 800435e:	bfb8      	it	lt
 8004360:	4618      	movlt	r0, r3
 8004362:	e7a6      	b.n	80042b2 <_printf_i+0x15e>
 8004364:	2301      	movs	r3, #1
 8004366:	4632      	mov	r2, r6
 8004368:	4649      	mov	r1, r9
 800436a:	4640      	mov	r0, r8
 800436c:	47d0      	blx	sl
 800436e:	3001      	adds	r0, #1
 8004370:	d09d      	beq.n	80042ae <_printf_i+0x15a>
 8004372:	3501      	adds	r5, #1
 8004374:	68e3      	ldr	r3, [r4, #12]
 8004376:	9903      	ldr	r1, [sp, #12]
 8004378:	1a5b      	subs	r3, r3, r1
 800437a:	42ab      	cmp	r3, r5
 800437c:	dcf2      	bgt.n	8004364 <_printf_i+0x210>
 800437e:	e7eb      	b.n	8004358 <_printf_i+0x204>
 8004380:	2500      	movs	r5, #0
 8004382:	f104 0619 	add.w	r6, r4, #25
 8004386:	e7f5      	b.n	8004374 <_printf_i+0x220>
 8004388:	08004703 	.word	0x08004703
 800438c:	08004714 	.word	0x08004714

08004390 <__sflush_r>:
 8004390:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004394:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004396:	0716      	lsls	r6, r2, #28
 8004398:	4605      	mov	r5, r0
 800439a:	460c      	mov	r4, r1
 800439c:	d454      	bmi.n	8004448 <__sflush_r+0xb8>
 800439e:	684b      	ldr	r3, [r1, #4]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	dc02      	bgt.n	80043aa <__sflush_r+0x1a>
 80043a4:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	dd48      	ble.n	800443c <__sflush_r+0xac>
 80043aa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80043ac:	2e00      	cmp	r6, #0
 80043ae:	d045      	beq.n	800443c <__sflush_r+0xac>
 80043b0:	2300      	movs	r3, #0
 80043b2:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80043b6:	682f      	ldr	r7, [r5, #0]
 80043b8:	6a21      	ldr	r1, [r4, #32]
 80043ba:	602b      	str	r3, [r5, #0]
 80043bc:	d030      	beq.n	8004420 <__sflush_r+0x90>
 80043be:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80043c0:	89a3      	ldrh	r3, [r4, #12]
 80043c2:	0759      	lsls	r1, r3, #29
 80043c4:	d505      	bpl.n	80043d2 <__sflush_r+0x42>
 80043c6:	6863      	ldr	r3, [r4, #4]
 80043c8:	1ad2      	subs	r2, r2, r3
 80043ca:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80043cc:	b10b      	cbz	r3, 80043d2 <__sflush_r+0x42>
 80043ce:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80043d0:	1ad2      	subs	r2, r2, r3
 80043d2:	2300      	movs	r3, #0
 80043d4:	4628      	mov	r0, r5
 80043d6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80043d8:	6a21      	ldr	r1, [r4, #32]
 80043da:	47b0      	blx	r6
 80043dc:	1c43      	adds	r3, r0, #1
 80043de:	89a3      	ldrh	r3, [r4, #12]
 80043e0:	d106      	bne.n	80043f0 <__sflush_r+0x60>
 80043e2:	6829      	ldr	r1, [r5, #0]
 80043e4:	291d      	cmp	r1, #29
 80043e6:	d82b      	bhi.n	8004440 <__sflush_r+0xb0>
 80043e8:	4a28      	ldr	r2, [pc, #160]	@ (800448c <__sflush_r+0xfc>)
 80043ea:	40ca      	lsrs	r2, r1
 80043ec:	07d6      	lsls	r6, r2, #31
 80043ee:	d527      	bpl.n	8004440 <__sflush_r+0xb0>
 80043f0:	2200      	movs	r2, #0
 80043f2:	6062      	str	r2, [r4, #4]
 80043f4:	6922      	ldr	r2, [r4, #16]
 80043f6:	04d9      	lsls	r1, r3, #19
 80043f8:	6022      	str	r2, [r4, #0]
 80043fa:	d504      	bpl.n	8004406 <__sflush_r+0x76>
 80043fc:	1c42      	adds	r2, r0, #1
 80043fe:	d101      	bne.n	8004404 <__sflush_r+0x74>
 8004400:	682b      	ldr	r3, [r5, #0]
 8004402:	b903      	cbnz	r3, 8004406 <__sflush_r+0x76>
 8004404:	6560      	str	r0, [r4, #84]	@ 0x54
 8004406:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004408:	602f      	str	r7, [r5, #0]
 800440a:	b1b9      	cbz	r1, 800443c <__sflush_r+0xac>
 800440c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004410:	4299      	cmp	r1, r3
 8004412:	d002      	beq.n	800441a <__sflush_r+0x8a>
 8004414:	4628      	mov	r0, r5
 8004416:	f7ff fbf5 	bl	8003c04 <_free_r>
 800441a:	2300      	movs	r3, #0
 800441c:	6363      	str	r3, [r4, #52]	@ 0x34
 800441e:	e00d      	b.n	800443c <__sflush_r+0xac>
 8004420:	2301      	movs	r3, #1
 8004422:	4628      	mov	r0, r5
 8004424:	47b0      	blx	r6
 8004426:	4602      	mov	r2, r0
 8004428:	1c50      	adds	r0, r2, #1
 800442a:	d1c9      	bne.n	80043c0 <__sflush_r+0x30>
 800442c:	682b      	ldr	r3, [r5, #0]
 800442e:	2b00      	cmp	r3, #0
 8004430:	d0c6      	beq.n	80043c0 <__sflush_r+0x30>
 8004432:	2b1d      	cmp	r3, #29
 8004434:	d001      	beq.n	800443a <__sflush_r+0xaa>
 8004436:	2b16      	cmp	r3, #22
 8004438:	d11d      	bne.n	8004476 <__sflush_r+0xe6>
 800443a:	602f      	str	r7, [r5, #0]
 800443c:	2000      	movs	r0, #0
 800443e:	e021      	b.n	8004484 <__sflush_r+0xf4>
 8004440:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004444:	b21b      	sxth	r3, r3
 8004446:	e01a      	b.n	800447e <__sflush_r+0xee>
 8004448:	690f      	ldr	r7, [r1, #16]
 800444a:	2f00      	cmp	r7, #0
 800444c:	d0f6      	beq.n	800443c <__sflush_r+0xac>
 800444e:	0793      	lsls	r3, r2, #30
 8004450:	bf18      	it	ne
 8004452:	2300      	movne	r3, #0
 8004454:	680e      	ldr	r6, [r1, #0]
 8004456:	bf08      	it	eq
 8004458:	694b      	ldreq	r3, [r1, #20]
 800445a:	1bf6      	subs	r6, r6, r7
 800445c:	600f      	str	r7, [r1, #0]
 800445e:	608b      	str	r3, [r1, #8]
 8004460:	2e00      	cmp	r6, #0
 8004462:	ddeb      	ble.n	800443c <__sflush_r+0xac>
 8004464:	4633      	mov	r3, r6
 8004466:	463a      	mov	r2, r7
 8004468:	4628      	mov	r0, r5
 800446a:	6a21      	ldr	r1, [r4, #32]
 800446c:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8004470:	47e0      	blx	ip
 8004472:	2800      	cmp	r0, #0
 8004474:	dc07      	bgt.n	8004486 <__sflush_r+0xf6>
 8004476:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800447a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800447e:	f04f 30ff 	mov.w	r0, #4294967295
 8004482:	81a3      	strh	r3, [r4, #12]
 8004484:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004486:	4407      	add	r7, r0
 8004488:	1a36      	subs	r6, r6, r0
 800448a:	e7e9      	b.n	8004460 <__sflush_r+0xd0>
 800448c:	20400001 	.word	0x20400001

08004490 <_fflush_r>:
 8004490:	b538      	push	{r3, r4, r5, lr}
 8004492:	690b      	ldr	r3, [r1, #16]
 8004494:	4605      	mov	r5, r0
 8004496:	460c      	mov	r4, r1
 8004498:	b913      	cbnz	r3, 80044a0 <_fflush_r+0x10>
 800449a:	2500      	movs	r5, #0
 800449c:	4628      	mov	r0, r5
 800449e:	bd38      	pop	{r3, r4, r5, pc}
 80044a0:	b118      	cbz	r0, 80044aa <_fflush_r+0x1a>
 80044a2:	6a03      	ldr	r3, [r0, #32]
 80044a4:	b90b      	cbnz	r3, 80044aa <_fflush_r+0x1a>
 80044a6:	f7ff f9b3 	bl	8003810 <__sinit>
 80044aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d0f3      	beq.n	800449a <_fflush_r+0xa>
 80044b2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80044b4:	07d0      	lsls	r0, r2, #31
 80044b6:	d404      	bmi.n	80044c2 <_fflush_r+0x32>
 80044b8:	0599      	lsls	r1, r3, #22
 80044ba:	d402      	bmi.n	80044c2 <_fflush_r+0x32>
 80044bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80044be:	f7ff fb9e 	bl	8003bfe <__retarget_lock_acquire_recursive>
 80044c2:	4628      	mov	r0, r5
 80044c4:	4621      	mov	r1, r4
 80044c6:	f7ff ff63 	bl	8004390 <__sflush_r>
 80044ca:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80044cc:	4605      	mov	r5, r0
 80044ce:	07da      	lsls	r2, r3, #31
 80044d0:	d4e4      	bmi.n	800449c <_fflush_r+0xc>
 80044d2:	89a3      	ldrh	r3, [r4, #12]
 80044d4:	059b      	lsls	r3, r3, #22
 80044d6:	d4e1      	bmi.n	800449c <_fflush_r+0xc>
 80044d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80044da:	f7ff fb91 	bl	8003c00 <__retarget_lock_release_recursive>
 80044de:	e7dd      	b.n	800449c <_fflush_r+0xc>

080044e0 <__swhatbuf_r>:
 80044e0:	b570      	push	{r4, r5, r6, lr}
 80044e2:	460c      	mov	r4, r1
 80044e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80044e8:	4615      	mov	r5, r2
 80044ea:	2900      	cmp	r1, #0
 80044ec:	461e      	mov	r6, r3
 80044ee:	b096      	sub	sp, #88	@ 0x58
 80044f0:	da0c      	bge.n	800450c <__swhatbuf_r+0x2c>
 80044f2:	89a3      	ldrh	r3, [r4, #12]
 80044f4:	2100      	movs	r1, #0
 80044f6:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80044fa:	bf14      	ite	ne
 80044fc:	2340      	movne	r3, #64	@ 0x40
 80044fe:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004502:	2000      	movs	r0, #0
 8004504:	6031      	str	r1, [r6, #0]
 8004506:	602b      	str	r3, [r5, #0]
 8004508:	b016      	add	sp, #88	@ 0x58
 800450a:	bd70      	pop	{r4, r5, r6, pc}
 800450c:	466a      	mov	r2, sp
 800450e:	f000 f849 	bl	80045a4 <_fstat_r>
 8004512:	2800      	cmp	r0, #0
 8004514:	dbed      	blt.n	80044f2 <__swhatbuf_r+0x12>
 8004516:	9901      	ldr	r1, [sp, #4]
 8004518:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800451c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004520:	4259      	negs	r1, r3
 8004522:	4159      	adcs	r1, r3
 8004524:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004528:	e7eb      	b.n	8004502 <__swhatbuf_r+0x22>

0800452a <__smakebuf_r>:
 800452a:	898b      	ldrh	r3, [r1, #12]
 800452c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800452e:	079d      	lsls	r5, r3, #30
 8004530:	4606      	mov	r6, r0
 8004532:	460c      	mov	r4, r1
 8004534:	d507      	bpl.n	8004546 <__smakebuf_r+0x1c>
 8004536:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800453a:	6023      	str	r3, [r4, #0]
 800453c:	6123      	str	r3, [r4, #16]
 800453e:	2301      	movs	r3, #1
 8004540:	6163      	str	r3, [r4, #20]
 8004542:	b003      	add	sp, #12
 8004544:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004546:	466a      	mov	r2, sp
 8004548:	ab01      	add	r3, sp, #4
 800454a:	f7ff ffc9 	bl	80044e0 <__swhatbuf_r>
 800454e:	9f00      	ldr	r7, [sp, #0]
 8004550:	4605      	mov	r5, r0
 8004552:	4639      	mov	r1, r7
 8004554:	4630      	mov	r0, r6
 8004556:	f7ff fbbf 	bl	8003cd8 <_malloc_r>
 800455a:	b948      	cbnz	r0, 8004570 <__smakebuf_r+0x46>
 800455c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004560:	059a      	lsls	r2, r3, #22
 8004562:	d4ee      	bmi.n	8004542 <__smakebuf_r+0x18>
 8004564:	f023 0303 	bic.w	r3, r3, #3
 8004568:	f043 0302 	orr.w	r3, r3, #2
 800456c:	81a3      	strh	r3, [r4, #12]
 800456e:	e7e2      	b.n	8004536 <__smakebuf_r+0xc>
 8004570:	89a3      	ldrh	r3, [r4, #12]
 8004572:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004576:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800457a:	81a3      	strh	r3, [r4, #12]
 800457c:	9b01      	ldr	r3, [sp, #4]
 800457e:	6020      	str	r0, [r4, #0]
 8004580:	b15b      	cbz	r3, 800459a <__smakebuf_r+0x70>
 8004582:	4630      	mov	r0, r6
 8004584:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004588:	f000 f81e 	bl	80045c8 <_isatty_r>
 800458c:	b128      	cbz	r0, 800459a <__smakebuf_r+0x70>
 800458e:	89a3      	ldrh	r3, [r4, #12]
 8004590:	f023 0303 	bic.w	r3, r3, #3
 8004594:	f043 0301 	orr.w	r3, r3, #1
 8004598:	81a3      	strh	r3, [r4, #12]
 800459a:	89a3      	ldrh	r3, [r4, #12]
 800459c:	431d      	orrs	r5, r3
 800459e:	81a5      	strh	r5, [r4, #12]
 80045a0:	e7cf      	b.n	8004542 <__smakebuf_r+0x18>
	...

080045a4 <_fstat_r>:
 80045a4:	b538      	push	{r3, r4, r5, lr}
 80045a6:	2300      	movs	r3, #0
 80045a8:	4d06      	ldr	r5, [pc, #24]	@ (80045c4 <_fstat_r+0x20>)
 80045aa:	4604      	mov	r4, r0
 80045ac:	4608      	mov	r0, r1
 80045ae:	4611      	mov	r1, r2
 80045b0:	602b      	str	r3, [r5, #0]
 80045b2:	f7fc fe5f 	bl	8001274 <_fstat>
 80045b6:	1c43      	adds	r3, r0, #1
 80045b8:	d102      	bne.n	80045c0 <_fstat_r+0x1c>
 80045ba:	682b      	ldr	r3, [r5, #0]
 80045bc:	b103      	cbz	r3, 80045c0 <_fstat_r+0x1c>
 80045be:	6023      	str	r3, [r4, #0]
 80045c0:	bd38      	pop	{r3, r4, r5, pc}
 80045c2:	bf00      	nop
 80045c4:	20000290 	.word	0x20000290

080045c8 <_isatty_r>:
 80045c8:	b538      	push	{r3, r4, r5, lr}
 80045ca:	2300      	movs	r3, #0
 80045cc:	4d05      	ldr	r5, [pc, #20]	@ (80045e4 <_isatty_r+0x1c>)
 80045ce:	4604      	mov	r4, r0
 80045d0:	4608      	mov	r0, r1
 80045d2:	602b      	str	r3, [r5, #0]
 80045d4:	f7fc fe5d 	bl	8001292 <_isatty>
 80045d8:	1c43      	adds	r3, r0, #1
 80045da:	d102      	bne.n	80045e2 <_isatty_r+0x1a>
 80045dc:	682b      	ldr	r3, [r5, #0]
 80045de:	b103      	cbz	r3, 80045e2 <_isatty_r+0x1a>
 80045e0:	6023      	str	r3, [r4, #0]
 80045e2:	bd38      	pop	{r3, r4, r5, pc}
 80045e4:	20000290 	.word	0x20000290

080045e8 <_sbrk_r>:
 80045e8:	b538      	push	{r3, r4, r5, lr}
 80045ea:	2300      	movs	r3, #0
 80045ec:	4d05      	ldr	r5, [pc, #20]	@ (8004604 <_sbrk_r+0x1c>)
 80045ee:	4604      	mov	r4, r0
 80045f0:	4608      	mov	r0, r1
 80045f2:	602b      	str	r3, [r5, #0]
 80045f4:	f7fc fe64 	bl	80012c0 <_sbrk>
 80045f8:	1c43      	adds	r3, r0, #1
 80045fa:	d102      	bne.n	8004602 <_sbrk_r+0x1a>
 80045fc:	682b      	ldr	r3, [r5, #0]
 80045fe:	b103      	cbz	r3, 8004602 <_sbrk_r+0x1a>
 8004600:	6023      	str	r3, [r4, #0]
 8004602:	bd38      	pop	{r3, r4, r5, pc}
 8004604:	20000290 	.word	0x20000290

08004608 <memchr>:
 8004608:	4603      	mov	r3, r0
 800460a:	b510      	push	{r4, lr}
 800460c:	b2c9      	uxtb	r1, r1
 800460e:	4402      	add	r2, r0
 8004610:	4293      	cmp	r3, r2
 8004612:	4618      	mov	r0, r3
 8004614:	d101      	bne.n	800461a <memchr+0x12>
 8004616:	2000      	movs	r0, #0
 8004618:	e003      	b.n	8004622 <memchr+0x1a>
 800461a:	7804      	ldrb	r4, [r0, #0]
 800461c:	3301      	adds	r3, #1
 800461e:	428c      	cmp	r4, r1
 8004620:	d1f6      	bne.n	8004610 <memchr+0x8>
 8004622:	bd10      	pop	{r4, pc}

08004624 <_init>:
 8004624:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004626:	bf00      	nop
 8004628:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800462a:	bc08      	pop	{r3}
 800462c:	469e      	mov	lr, r3
 800462e:	4770      	bx	lr

08004630 <_fini>:
 8004630:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004632:	bf00      	nop
 8004634:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004636:	bc08      	pop	{r3}
 8004638:	469e      	mov	lr, r3
 800463a:	4770      	bx	lr
