$date
  Sun Dec 14 11:03:09 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_d_flipflop $end
$var reg 1 ! d $end
$var reg 1 " clk $end
$var reg 1 # q $end
$scope module uut $end
$var reg 1 $ clk $end
$var reg 1 % d $end
$var reg 1 & q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
U#
0$
0%
U&
#10000000
1"
0#
1$
0&
#20000000
1!
0"
0$
1%
#30000000
1"
1#
1$
1&
#40000000
0!
0"
0$
0%
#50000000
1"
0#
1$
0&
#60000000
1!
0"
0$
1%
#70000000
1"
1#
1$
1&
#80000000
0"
0$
#90000000
1"
1$
#100000000
0"
0$
#110000000
1"
1$
#120000000
0"
0$
#130000000
1"
1$
#140000000
0"
0$
#150000000
1"
1$
#160000000
0"
0$
#170000000
1"
1$
#180000000
0"
0$
#190000000
1"
1$
#200000000
0"
0$
