{
  "design": {
    "design_info": {
      "boundary_crc": "0xC4FCEF8E10A858B1",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../simple_multiplication.gen/sources_1/bd/IF_STAGE",
      "name": "IF_STAGE",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2",
      "validated": "true"
    },
    "design_tree": {
      "PC_0": "",
      "RISCVALU_0": "",
      "PC_4_CONST": "",
      "PC_CONST_CTRL": "",
      "MUX2_0": "",
      "IF_ID_PIPELINE_0": "",
      "INSTRUCTION_MEMORY_0": ""
    },
    "ports": {
      "PC_DISABLE": {
        "direction": "I"
      },
      "CLK": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "IF_STAGE_CLK_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "PROGB": {
        "direction": "I"
      },
      "INPUT_ADDRESS": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "INPUT_INSTRUCTION": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "PC_BRANCH_IN": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "PC_CTRL": {
        "direction": "I"
      },
      "IF_ID_PC_OUT": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "IF_ID_INST_OUT": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "PC_ALU_RES_ZERO": {
        "direction": "O"
      }
    },
    "components": {
      "PC_0": {
        "vlnv": "xilinx.com:module_ref:PC:1.0",
        "xci_name": "IF_STAGE_PC_0_0",
        "xci_path": "ip\\IF_STAGE_PC_0_0\\IF_STAGE_PC_0_0.xci",
        "inst_hier_path": "PC_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "PC",
          "boundary_crc": "0x0"
        },
        "ports": {
          "PC_DISABLE": {
            "direction": "I"
          },
          "NEXT_PC": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "PC": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "RISCVALU_0": {
        "vlnv": "xilinx.com:module_ref:RISCVALU:1.0",
        "xci_name": "IF_STAGE_RISCVALU_0_0",
        "xci_path": "ip\\IF_STAGE_RISCVALU_0_0\\IF_STAGE_RISCVALU_0_0.xci",
        "inst_hier_path": "RISCVALU_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "RISCVALU",
          "boundary_crc": "0x0"
        },
        "ports": {
          "CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "IF_STAGE_CLK_0",
                "value_src": "default_prop"
              }
            }
          },
          "ALUctl": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "A": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "B": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "ALUOut": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "Zero": {
            "direction": "O"
          }
        }
      },
      "PC_4_CONST": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "IF_STAGE_xlconstant_0_0",
        "xci_path": "ip\\IF_STAGE_xlconstant_0_0\\IF_STAGE_xlconstant_0_0.xci",
        "inst_hier_path": "PC_4_CONST",
        "parameters": {
          "CONST_VAL": {
            "value": "4"
          },
          "CONST_WIDTH": {
            "value": "32"
          }
        }
      },
      "PC_CONST_CTRL": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "IF_STAGE_PC_4_CONST_0",
        "xci_path": "ip\\IF_STAGE_PC_4_CONST_0\\IF_STAGE_PC_4_CONST_0.xci",
        "inst_hier_path": "PC_CONST_CTRL",
        "parameters": {
          "CONST_VAL": {
            "value": "2"
          },
          "CONST_WIDTH": {
            "value": "4"
          }
        }
      },
      "MUX2_0": {
        "vlnv": "xilinx.com:module_ref:MUX2:1.0",
        "xci_name": "IF_STAGE_MUX2_0_0",
        "xci_path": "ip\\IF_STAGE_MUX2_0_0\\IF_STAGE_MUX2_0_0.xci",
        "inst_hier_path": "MUX2_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "MUX2",
          "boundary_crc": "0x0"
        },
        "ports": {
          "CTL": {
            "direction": "I"
          },
          "A": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "B": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "C": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "IF_ID_PIPELINE_0": {
        "vlnv": "xilinx.com:module_ref:IF_ID_PIPELINE:1.0",
        "xci_name": "IF_STAGE_IF_ID_PIPELINE_0_0",
        "xci_path": "ip\\IF_STAGE_IF_ID_PIPELINE_0_0\\IF_STAGE_IF_ID_PIPELINE_0_0.xci",
        "inst_hier_path": "IF_ID_PIPELINE_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "IF_ID_PIPELINE",
          "boundary_crc": "0x0"
        },
        "ports": {
          "CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "IF_STAGE_CLK_0",
                "value_src": "default_prop"
              }
            }
          },
          "IN_PC": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "IN_INSTRUCTION": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "OUT_PC": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "OUT_INSTRUCTION": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "INSTRUCTION_MEMORY_0": {
        "vlnv": "xilinx.com:module_ref:INSTRUCTION_MEMORY:1.0",
        "xci_name": "IF_STAGE_INSTRUCTION_MEMORY_0_0",
        "xci_path": "ip\\IF_STAGE_INSTRUCTION_MEMORY_0_0\\IF_STAGE_INSTRUCTION_MEMORY_0_0.xci",
        "inst_hier_path": "INSTRUCTION_MEMORY_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "INSTRUCTION_MEMORY",
          "boundary_crc": "0x0"
        },
        "ports": {
          "CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "IF_STAGE_CLK_0",
                "value_src": "default_prop"
              }
            }
          },
          "INSTRUCTION_ADDRESS": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "INSTRUCTION": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "PROGB": {
            "direction": "I"
          },
          "INPUT_INSTRUCTION": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "INPUT_ADDRESS": {
            "direction": "I",
            "left": "31",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "PC_DISABLE_0_1": {
        "ports": [
          "PC_DISABLE",
          "PC_0/PC_DISABLE"
        ]
      },
      "CLK_0_1": {
        "ports": [
          "CLK",
          "RISCVALU_0/CLK",
          "IF_ID_PIPELINE_0/CLK",
          "INSTRUCTION_MEMORY_0/CLK"
        ]
      },
      "PC_0_PC": {
        "ports": [
          "PC_0/PC",
          "RISCVALU_0/A",
          "IF_ID_PIPELINE_0/IN_PC",
          "INSTRUCTION_MEMORY_0/INSTRUCTION_ADDRESS"
        ]
      },
      "PROGB_0_1": {
        "ports": [
          "PROGB",
          "INSTRUCTION_MEMORY_0/PROGB"
        ]
      },
      "INPUT_ADDRESS_0_1": {
        "ports": [
          "INPUT_ADDRESS",
          "INSTRUCTION_MEMORY_0/INPUT_ADDRESS"
        ]
      },
      "INPUT_INSTRUCTION_0_1": {
        "ports": [
          "INPUT_INSTRUCTION",
          "INSTRUCTION_MEMORY_0/INPUT_INSTRUCTION"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "PC_4_CONST/dout",
          "RISCVALU_0/B"
        ]
      },
      "PC_4_CONST1_dout": {
        "ports": [
          "PC_CONST_CTRL/dout",
          "RISCVALU_0/ALUctl"
        ]
      },
      "RISCVALU_0_ALUOut": {
        "ports": [
          "RISCVALU_0/ALUOut",
          "MUX2_0/A"
        ]
      },
      "B_0_1": {
        "ports": [
          "PC_BRANCH_IN",
          "MUX2_0/B"
        ]
      },
      "CTL_0_1": {
        "ports": [
          "PC_CTRL",
          "MUX2_0/CTL"
        ]
      },
      "MUX2_0_C": {
        "ports": [
          "MUX2_0/C",
          "PC_0/NEXT_PC"
        ]
      },
      "INSTRUCTION_MEMORY_0_INSTRUCTION": {
        "ports": [
          "INSTRUCTION_MEMORY_0/INSTRUCTION",
          "IF_ID_PIPELINE_0/IN_INSTRUCTION"
        ]
      },
      "IF_ID_PIPELINE_0_OUT_PC": {
        "ports": [
          "IF_ID_PIPELINE_0/OUT_PC",
          "IF_ID_PC_OUT"
        ]
      },
      "IF_ID_PIPELINE_0_OUT_INSTRUCTION": {
        "ports": [
          "IF_ID_PIPELINE_0/OUT_INSTRUCTION",
          "IF_ID_INST_OUT"
        ]
      },
      "RISCVALU_0_Zero": {
        "ports": [
          "RISCVALU_0/Zero",
          "PC_ALU_RES_ZERO"
        ]
      }
    }
  }
}