Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/MirAdnan/Documents/DSD/VHDL/ALU4bit/tb_isim_beh.exe -prj C:/Users/MirAdnan/Documents/DSD/VHDL/ALU4bit/tb_beh.prj work.tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/MirAdnan/Documents/DSD/VHDL/ALU4bit/multiplier4bit.vhd" into library work
Parsing VHDL file "C:/Users/MirAdnan/Documents/DSD/VHDL/ALU4bit/addsubtract.vhd" into library work
Parsing VHDL file "C:/Users/MirAdnan/Documents/DSD/VHDL/ALU4bit/alu4bit.vhd" into library work
Parsing VHDL file "C:/Users/MirAdnan/Documents/DSD/VHDL/ALU4bit/tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity addsubtract [addsubtract_default]
Compiling architecture structural of entity multiplier4bit [multiplier4bit_default]
Compiling architecture behv of entity alu4bit [alu4bit_default]
Compiling architecture behavior of entity tb
Time Resolution for simulation is 1ps.
Waiting for 5 sub-compilation(s) to finish...
Compiled 12 VHDL Units
Built simulation executable C:/Users/MirAdnan/Documents/DSD/VHDL/ALU4bit/tb_isim_beh.exe
Fuse Memory Usage: 35756 KB
Fuse CPU Usage: 1155 ms
