Release 14.7 Drc P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Wed Jan 27 00:49:14 2021

drc -z top.ncd top.pcf

WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration
   on block:<adc_input[1].i_data_idelay>:<IODELAYE1_IODELAYE1>.  With
   IDELAY_TYPE programming FIXED or DEFAULT active input pins INC, RST and CE
   are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration
   on block:<adc_input[6].i_data_idelay>:<IODELAYE1_IODELAYE1>.  With
   IDELAY_TYPE programming FIXED or DEFAULT active input pins INC, RST and CE
   are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration
   on block:<adc_input[4].i_data_idelay>:<IODELAYE1_IODELAYE1>.  With
   IDELAY_TYPE programming FIXED or DEFAULT active input pins INC, RST and CE
   are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration
   on block:<adc_input[2].i_data_idelay>:<IODELAYE1_IODELAYE1>.  With
   IDELAY_TYPE programming FIXED or DEFAULT active input pins INC, RST and CE
   are not used and will be ignored.
WARNING:PhysDesignRules:1441 - Issue with pin connections and/or configuration
   on block:<adc_input[0].i_data_ddr>:<ILOGICE1_IFF>.  The IFFTYPE is DDR and
   the Q2 output pin of IFF is not used.
WARNING:PhysDesignRules:1275 - Issue with pin connections and/or configuration
   on block:<adc_input[0].i_data_ddr>:<ILOGICE1_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q2 set/reset value is not configured.
WARNING:PhysDesignRules:1441 - Issue with pin connections and/or configuration
   on block:<adc_input[1].i_data_ddr>:<ILOGICE1_IFF>.  The IFFTYPE is DDR and
   the Q2 output pin of IFF is not used.
WARNING:PhysDesignRules:1275 - Issue with pin connections and/or configuration
   on block:<adc_input[1].i_data_ddr>:<ILOGICE1_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q2 set/reset value is not configured.
WARNING:PhysDesignRules:1441 - Issue with pin connections and/or configuration
   on block:<adc_input[2].i_data_ddr>:<ILOGICE1_IFF>.  The IFFTYPE is DDR and
   the Q2 output pin of IFF is not used.
WARNING:PhysDesignRules:1275 - Issue with pin connections and/or configuration
   on block:<adc_input[2].i_data_ddr>:<ILOGICE1_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q2 set/reset value is not configured.
WARNING:PhysDesignRules:1441 - Issue with pin connections and/or configuration
   on block:<adc_input[3].i_data_ddr>:<ILOGICE1_IFF>.  The IFFTYPE is DDR and
   the Q2 output pin of IFF is not used.
WARNING:PhysDesignRules:1275 - Issue with pin connections and/or configuration
   on block:<adc_input[3].i_data_ddr>:<ILOGICE1_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q2 set/reset value is not configured.
WARNING:PhysDesignRules:1441 - Issue with pin connections and/or configuration
   on block:<adc_input[4].i_data_ddr>:<ILOGICE1_IFF>.  The IFFTYPE is DDR and
   the Q2 output pin of IFF is not used.
WARNING:PhysDesignRules:1275 - Issue with pin connections and/or configuration
   on block:<adc_input[4].i_data_ddr>:<ILOGICE1_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q2 set/reset value is not configured.
WARNING:PhysDesignRules:1441 - Issue with pin connections and/or configuration
   on block:<adc_input[5].i_data_ddr>:<ILOGICE1_IFF>.  The IFFTYPE is DDR and
   the Q2 output pin of IFF is not used.
WARNING:PhysDesignRules:1275 - Issue with pin connections and/or configuration
   on block:<adc_input[5].i_data_ddr>:<ILOGICE1_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q2 set/reset value is not configured.
WARNING:PhysDesignRules:1441 - Issue with pin connections and/or configuration
   on block:<adc_input[6].i_data_ddr>:<ILOGICE1_IFF>.  The IFFTYPE is DDR and
   the Q2 output pin of IFF is not used.
WARNING:PhysDesignRules:1275 - Issue with pin connections and/or configuration
   on block:<adc_input[6].i_data_ddr>:<ILOGICE1_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q2 set/reset value is not configured.
WARNING:PhysDesignRules:1441 - Issue with pin connections and/or configuration
   on block:<adc_input[7].i_data_ddr>:<ILOGICE1_IFF>.  The IFFTYPE is DDR and
   the Q2 output pin of IFF is not used.
WARNING:PhysDesignRules:1275 - Issue with pin connections and/or configuration
   on block:<adc_input[7].i_data_ddr>:<ILOGICE1_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q2 set/reset value is not configured.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration
   on block:<adc_input[0].i_data_idelay>:<IODELAYE1_IODELAYE1>.  With
   IDELAY_TYPE programming FIXED or DEFAULT active input pins INC, RST and CE
   are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration
   on block:<adc_input[7].i_data_idelay>:<IODELAYE1_IODELAYE1>.  With
   IDELAY_TYPE programming FIXED or DEFAULT active input pins INC, RST and CE
   are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration
   on block:<adc_input[5].i_data_idelay>:<IODELAYE1_IODELAYE1>.  With
   IDELAY_TYPE programming FIXED or DEFAULT active input pins INC, RST and CE
   are not used and will be ignored.
WARNING:PhysDesignRules:2280 - Issue with pin connections and/or configuration
   on block:<adc_input[3].i_data_idelay>:<IODELAYE1_IODELAYE1>.  With
   IDELAY_TYPE programming FIXED or DEFAULT active input pins INC, RST and CE
   are not used and will be ignored.
DRC detected 0 errors and 24 warnings.  Please see the previously displayed
individual error or warning messages for more details.
