#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Nov 11 20:23:04 2020
# Process ID: 13280
# Current directory: H:/DL202010_Lab11/Lab 11
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14276 H:\DL202010_Lab11\Lab 11\Lab 11.xpr
# Log file: H:/DL202010_Lab11/Lab 11/vivado.log
# Journal file: H:/DL202010_Lab11/Lab 11\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {H:/DL202010_Lab11/Lab 11/Lab 11.xpr}
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'H:/DL202010_Lab11/Lab 11/Lab 11.srcs/sources_1'.
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:basys3:part0:1.1. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/XilinxVitis/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1096.293 ; gain = 0.000
update_compile_order -fileset sources_1
create_fileset -simset sim_2
set_property SOURCE_SET sources_1 [get_filesets sim_2]
close [ open {H:/DL202010_Lab11/Lab 11/systemverilog/guess_FSM_test.sv} w ]
add_files -fileset sim_2 {{H:/DL202010_Lab11/Lab 11/systemverilog/guess_FSM_test.sv}}
update_compile_order -fileset sim_2
