
<html><head><title>Overview</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="rgirdhar" />
<meta name="CreateDate" content="2020-09-22" />
<meta name="CreateTime" content="1600780978" />
<meta name="DataType" content="Release information" />
<meta name="Description" content="Describes what&#39;s new features in this release of the Virtuoso Platform." />
<meta name="DocTitle" content="Virtuoso What&#39;s New" />
<meta name="DocType" content="Release Note" />
<meta name="FileTitle" content="Overview" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-3.2.1" />
<meta name="Keyword" content="virtuosoWN" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2020-09-22" />
<meta name="ModifiedTime" content="1600780978" />
<meta name="NextFile" content="01_ApplicationInfrastructure.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Cadence Shared Tools" />
<meta name="PrevFile" content="preface.html" />
<meta name="c_product" content="Virtuoso Layout Suite,Virtuoso Schematic Editor,Virtuoso Analog Design Environment" />
<meta name="Product" content="Virtuoso Shared Tools" />
<meta name="ProductFamily" content="Virtuoso Shared Tools" />
<meta name="ProductVersion" content="ICADVM20.1" />
<meta name="RightsManagement" content="Copyright 2012-2020 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso What&#39;s New -- Overview" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="ICADVM20.1" />
<meta name="SpaceKey" content="virtuosoWNICADVM201" />
<meta name="webflare-version" content="2.0" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" /></head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="virtuosoWNTOC.html">Contents</a></li><li><a class="prev" href="preface.html" title="Preface">Preface</a></li><li style="float: right;"><a class="viewPrint" href="virtuosoWN.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="01_ApplicationInfrastructure.html" title="Part 1: Application Infrastructure">Part 1: Application Infrastruc ...</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso What&#39;s New<br />Product Version ICADVM20.1, October 2020</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<h1>
<a id="pgfId-1087064"></a><hr />
Overview<hr />
</h1>

<p>
<a id="pgfId-1087089"></a>This chapter provides a high-level overview of the new and enhanced features in the ICADVM20.1 and ICADVM18.1 releases.</p>
<ul><li>
<a id="pgfId-1087069"></a><a href="overview.html#64170">Overview of Virtuoso ICADVM20.1</a><ul><li>
<a id="pgfId-1116430"></a><a href="overview.html#20679">Products and Features Introduced in ICADVM20.1</a></li><li>
<a id="pgfId-1116484"></a><a href="overview.html#23666">Products and Features Removed from ICADVM20.1</a></li><li>
<a id="pgfId-1116442"></a><a href="overview.html#45971">Documentation Updates in ICADVM20.1</a></li></ul></li><li>
<a id="pgfId-1116421"></a><a href="overview.html#81963">Overview of Virtuoso ICADVM18.1</a><ul><li>
<a id="pgfId-1116427"></a><a href="overview.html#12721">Products and Features Introduced in ICADVM18.1</a></li><li>
<a id="pgfId-1116467"></a><a href="overview.html#37494">Products and Releases in Support Mode in ICADVM18.1</a></li><li>
<a id="pgfId-1118085"></a><a href="overview.html#94326">Products and Features Removed from ICADVM18.1</a></li><li>
<a id="pgfId-1116473"></a><a href="overview.html#14787">Documentation Updates in ICADVM18.1</a></li></ul></li><li>
<a id="pgfId-1094691"></a><a href="overview.html#27559">Help and Support Enhancements</a><ul><li>
<a id="pgfId-1094714"></a><a href="overview.html#34289">Training Courses</a></li><li>
<a id="pgfId-1094721"></a><a href="overview.html#56415">Videos</a></li><li>
<a id="pgfId-1094728"></a><a href="overview.html#69072">Blogs</a></li></ul></li></ul>













<h2>
<a id="pgfId-1115953"></a><a id="64170"></a>Ov<a id="welcome123"></a>erview of Virtuoso ICADVM20.1</h2>

<p>
<a id="pgfId-1115954"></a>In ICADVM20.1, Cadence introduces the following enhancements, which are seamlessly integrated into the Virtuoso platform to provide a wider range of high performance capabilities.</p>

<h3>
<a id="pgfId-1115956"></a><a id="20679"></a>Products and Features Introduced in ICADVM20.1</h3>

<ul><li>
<a id="pgfId-1118626"></a><strong>3nm Process Support</strong><br />
<a id="pgfId-1118635"></a>The new Virtuoso platform incorporates advanced-node process design rule support and methodologies from 22nm down to 3nm. Virtuoso can now automatically manage process complexities that enable you to focus on the design intent. In layout design, a unique multi-grid system abstracts complex design rules of the latest 7nm through 3nm processes, while helping you increase your use of placement and routing technologies to significantly increase layout design productivity.</li><li>
<a id="pgfId-1118297"></a><strong>Virtuoso ADE Assembler: Merging Histories</strong><br />
<a id="pgfId-1118299"></a>You can now merge simulation results from multiple histories. This helps you bring together all relevant results without running simulations again. The feature provides the flexibility to merge selected results or add new points and simulate those while merging existing results. For more information, see <em><a actuate="user" class="URL" href="../assembler/asmCheckpoints.html#merge" show="replace" xml:link="simple">Virtuoso ADE Assembler User Guide</a></em>.</li><li>
<a id="pgfId-1118446"></a><strong>Virtuoso ADE Explorer and Virtuoso ADE Assembler: Distributing Simulations Using LSCS</strong><br />
<a id="pgfId-1118477"></a>LSCS is now the default job control mode for job policies. LSCS implements a new architecture to run simulations with better resource utilization. It also enables future scalability requirements, mainly cloud simulations. For more information, see <em><a actuate="user" class="URL" href="../assembler/asmSimulating.html#lscsmode" show="replace" xml:link="simple">Virtuoso ADE Assembler User Guide</a></em>.</li><li>
<a id="pgfId-1117153"></a><strong>Virtuoso Design Planning and Analysis </strong><br />
<a id="pgfId-1118391"></a>The Design Planner tool has been replaced by the Design Planning and Analysis (DPA)<strong> </strong>tool, which provides a unified set of commands under the new Plan menu to support all design planning, floorplanning, global route planning, and analysis tasks. The Design Planning and Analysis tool supports hard blocks for use in floorplanning designs that require no changes, soft blocks for generating cells with real hierarchy that have boundary and optimization support for pins, and virtual hierarchy for generating groups of matching, flat schematic cells within a boundary.<br />
<a id="pgfId-1118392"></a>Virtual hierarchy enables editing in the context of the entire hierarchy. Because the virtual hierarchy is flat, no pins are needed during early design planning, avoiding rework due to changes in the design. Being contained in the top-level layout, virtual hierarchies alleviate the need to create multiple cellviews for planning purposes. The virtual hierarchies can also be easily converted to real hierarchies on demand by using the <em>Make Cell</em> command, and multiple selected cells can be integrated back into a design using the Make Virtual Hierarchy command.<br />
<a id="pgfId-1118393"></a>The Design Planning and Analysis tool also supports soft block generation in the absence of schematics. This soft block support can also be useful for pin optimization. For more information, see the <em><a actuate="user" class="URL" href="../vdpuser/vdpuserTOC.html#firstpage" show="replace" xml:link="simple">Virtuoso Design Planning and Analysis User Guide</a></em>.</li><li>
<a id="pgfId-1118115"></a><strong>Virtuoso Power Manager</strong><br />
<a id="pgfId-1118116"></a>Virtuoso Power Manager provides an interface to specify, import, and export low power intent for designs. It provides the capability to perform static low power verification on designs by using Conformal Low Power (CLP) integration with Virtuoso and supports analog, digital, and mixed-signal implementations. To reduce the complexity, you should be able to perform a few basic-to advanced-level circuit design checks on schematic designs. The In-Design Checks feature in Power Manager provides such static checks that do not require circuit simulation. </li><li>
<a id="pgfId-1117591"></a><strong>Virtuoso Schematic Editor: Enhanced Connectivity Extractor</strong><br />
<a id="pgfId-1117661"></a>The schematic connectivity extractor has been fundamentally redesigned to facilitate improvements in performance, memory usage, and efficiency of connectivity. Previously, each time you ran a connectivity check, the schematic extractor would delete and rebuild all the connectivity in a design. Now, the connectivity is updated such that only the necessary changes are made to the database connectivity. <br />
<a id="pgfId-1117687"></a>As a result of this change, a new incremental extraction mode has been added, which means that the connectivity of your design is updated automatically as you create and edit the schematic. If you introduce issues that prevent the connectivity from being made when updating your design, error and warning messages and markers are generated and placed in the canvas, the Annotation Browser, and the CIW to make you aware of the problem.</li><li>
<a id="pgfId-1118002"></a><strong>Virtuoso Schematic Editor: Support for Split Symbols</strong><br />
<a id="pgfId-1117592"></a>Additionally, you can now create splits of large symbols in the Virtuoso Schematic Editor. Splitting large symbol masters improves the legibility of pin symbols, especially in large PCB and package schematics.</li></ul>

















<h3>
<a id="pgfId-1115970"></a><a id="33716"></a><a id="53558"></a><a id="82466"></a><a id="27446"></a><a id="23666"></a>Products an<a id="adeLremoved"></a>d Features Removed from ICADVM20.1</h3>

<ul><li>
<a id="pgfId-1115972"></a>The following Virtuoso products and the documentation related to these have been removed: <ul><li>
<a id="pgfId-1115973"></a>Virtuoso Analog Design Environment L</li><li>
<a id="pgfId-1115974"></a>Virtuoso Analog Design Environment XL</li><li>
<a id="pgfId-1115975"></a>Virtuoso Analog Design Environment GXL</li></ul><br />
<a id="pgfId-1115976"></a>Use the more efficient and powerful environments, Virtuoso ADE Explorer and Virtuoso ADE Assembler, to run simulations for your analog or mixed-signal designs.</li></ul>





<h3>
<a id="pgfId-1115980"></a><a id="45971"></a>Documentation Updates in ICADVM20.1</h3>
<h4>
<a id="pgfId-1118203"></a>Restructured Documentation</h4>

<p>
<a id="pgfId-1118147"></a>The environment variables that you can use for Virtuoso ADE Explorer and Virtuoso ADE Assembler have been repackaged in the following reference guides:</p>
<ul><li>
<a id="pgfId-1118149"></a><em><a actuate="user" class="URL" href="../anasimhelp/anasimhelpTOC.html#firstpage" show="replace" xml:link="simple">Virtuoso ADE Environment Reference - Part I</a></em></li><li>
<a id="pgfId-1118150"></a><em><a actuate="user" class="URL" href="../adexl/adexlTOC.html#firstpage" show="replace" xml:link="simple">Virtuoso ADE Environment Reference - Part II</a></em></li><li>
<a id="pgfId-1118151"></a><em><a actuate="user" class="URL" href="../Explorer/appA.html #firstpage" show="replace" xml:link="simple">Environment Variables</a></em> appendix in Virtuoso ADE Explorer User Guide </li><li>
<a id="pgfId-1118152"></a><em><a actuate="user" class="URL" href="../assembler/appEnvVars.html#firstpage" show="replace" xml:link="simple">Environment Variables</a></em> appendix in Virtuoso ADE Assembler User Guide</li></ul>



<p>
<a id="pgfId-1118154"></a>The SKILL functions that you can use for Virtuoso ADE Explorer and Virtuoso ADE Assembler have been repackaged in the following reference guides:</p>
<ul><li>
<a id="pgfId-1118156"></a><em><a actuate="user" class="URL" href="../skartistref/skartistrefTOC.html#firstpage" show="replace" xml:link="simple">Virtuoso ADE SKILL Reference - Part I</a></em></li><li>
<a id="pgfId-1118157"></a><em><a actuate="user" class="URL" href="../adexlSKILLref/adexlSKILLrefTOC.html#firstpage" show="replace" xml:link="simple">Virtuoso ADE SKILL Reference - Part II</a></em></li><li>
<a id="pgfId-1118158"></a><em><a actuate="user" class="URL" href="../maeSKILLref/maeSKILLrefTOC.html#firstpage" show="replace" xml:link="simple">Virtuoso ADE Explorer and Virtuoso ADE Assembler SKILL Reference</a></em></li></ul>



<h4>
<a id="pgfId-1118222"></a>Removed Documentation</h4>

<p>
<a id="pgfId-1115993"></a>The documentation for the following products is not available from the ICADVM20.1 release.</p>
<ul><li>
<a id="pgfId-1115994"></a><em>AMS Design and Model Validation</em></li><li>
<a id="pgfId-1116282"></a><em>SKILL IDE Developer&#39;s Quick Start Guide </em><br />
<a id="pgfId-1118243"></a>The information it contained is now available in the <em><a actuate="user" class="URL" href="../skillide/skillideTOC.html#firstpage" show="replace" xml:link="simple">Cadence SKILL IDE User Guide</a></em>.</li><li>
<a id="pgfId-1117082"></a><em>Virtuoso Analog Design Environment L User Guide</em></li><li>
<a id="pgfId-1117083"></a><em>Virtuoso Analog Design Environment XL User Guide</em></li><li>
<a id="pgfId-1117078"></a><em>Virtuoso Analog Design Environment GXL User Guide</em></li></ul>






<h2>
<a id="pgfId-1116005"></a><a id="54653"></a><a id="81963"></a>Overview of Virtuoso ICADVM18.1</h2>

<p>
<a id="pgfId-1116006"></a>In ICADVM18.1, Cadence introduced the new Virtuoso Design Platform that integrates a wide range of tools, products, and solutions with multi-technology support. It lets you seamlessly edit and analyze the most complex heterogeneous systems, including analog, mixed-signal, and RF products through a single platform.</p>

<h3>
<a id="pgfId-1116008"></a><a id="12721"></a>Products and Features Introduced in ICADVM18.1</h3>

<ul><li>
<a id="pgfId-1116009"></a><strong>5nm</strong><br />
<a id="pgfId-1116010"></a>The new Virtuoso platform incorporates advanced-node process methodologies from 22nm down to 5nm. Virtuoso can now automatically manage process complexities that enable you to focus on the design intent. In layout design, a unique multi-grid system abstracts complex design rules of the latest 7nm and 5nm processes, while allowing you to increase your use of placement and routing technologies to significantly increase layout design productivity. </li><li>
<a id="pgfId-1116011"></a><strong>Concurrent Layout Editing</strong><br />
<a id="pgfId-1116012"></a>Virtuoso Concurrent Layout creates an editing environment within Virtuoso that allows several designers to concurrently work on the same cellview. As the designers work in parallel, using Concurrent Layout helps reduce design time and, as a result, increases productivity. For more information, see <em><a actuate="user" class="URL" href="../cleuser/cleuserTOC.html#firstpage" show="replace" xml:link="simple">Virtuoso Concurrent Layout User Guide</a></em>.</li><li>
<a id="pgfId-1116014"></a><strong>Congestion Analysis</strong><br />
<a id="pgfId-1116015"></a>The Congestion Analysis assistant facilitates the quick and accurate modeling of routing congestion to help improve floorplanning, optimize pin generation and placement, and reduce overall die size. The feature lets you extract, display, and analyze routing congestion both visually and statistically, and offers sophisticated tools facilitating the targeted optimization of routing paths for critical nets and net groups. For more information, see <em><a actuate="user" class="URL" href="../autouser/congestion_analysis.html#firstpage" show="replace" xml:link="simple">Running Congestion Analysis</a></em>.</li><li>
<a id="pgfId-1116017"></a><strong>Design Intent</strong><br />
<a id="pgfId-1116018"></a>Design Intent complements the Virtuoso Schematic Editor XL and Virtuoso Layout Suite XL applications, providing a method for schematic designers to capture and communicate their design goals and allowing layout designers the freedom to decide how those goals are implemented. For more information, see <em><a actuate="user" class="URL" href="../DesignIntent/DesignIntentTOC.html#firstpage" show="replace" xml:link="simple">Virtuoso Design Intent User Guide</a></em>.</li><li>
<a id="pgfId-1116020"></a><strong>Design Planner</strong><br />
<a id="pgfId-1116021"></a>Design Planner provides an innovative layout-place-route solution for advanced node and mature node designs. It offers you the capabilities to make more informed planning decisions earlier in the design life cycle, backed by real-time congestion analysis data. For more information, see <em><a actuate="user" class="URL" href="../vdpuser/vdpuserTOC.html#firstpage" show="replace" xml:link="simple">Virtuoso Design Planner User Guide</a></em>.</li><li>
<a id="pgfId-1116023"></a><strong>Design Rule-Driven Editing</strong><br />
<a id="pgfId-1116024"></a>The Design Rule Driven (DRD) tool has been redesigned with new interaction paradigms to make in-design verification smarter and more efficient than ever. It offers a new consolidated interface, smart use models for improved visualization, and enhanced user control over the constraint and layer filters for design verification. For more information, see <em><a actuate="user" class="URL" href="../drdedit/drdeditTOC.html#firstpage" show="replace" xml:link="simple">Virtuoso Design Rule Driven Editing User Guide</a></em>. </li><li>
<a id="pgfId-1116026"></a><strong>Simulation-Driven Layout</strong><br />
<a id="pgfId-1116027"></a>The Simulation<strong>-</strong>Driven Interactive Routing (SDR) feature has been designed to elevate Virtuoso from an electrically aware environment to a simulation-driven environment. It addresses many of the electromigration and parasitic challenges of critical circuits and advanced node designs. SDR provides a new way for a layout designer to have a predictable flow to meet the current density constraints, and in turn, significantly reduces the sign-off time and improves the productivity and design reliability. For more information, see <em><a actuate="user" class="URL" href="../sdruser/sdruserTOC.html#firstpage" show="replace" xml:link="simple">Virtuoso Simulation Driven Interactive Routing User Guide</a></em>.</li><li>
<a id="pgfId-1116029"></a><strong>Technology File Integrated Development Environment</strong><br />
<a id="pgfId-1116030"></a>The Techfile IDE offers several useful features over the conventional text editors to help you work more efficiently with ASCII technology files. It makes it easier for you to understand, write, and modify technology files. The Techfile IDE is particularly useful for grouping and managing the constraints within constraint groups in a compiled technology database. For more information, see <em><a actuate="user" class="URL" href="../techfileuser/chap5.html#firstpage" show="replace" xml:link="simple">The Techfile IDE</a></em>.</li><li>
<a id="pgfId-1116032"></a><strong>Virtuoso RF Solution</strong><br />
<a id="pgfId-1116033"></a>The Virtuoso RF solution has enhanced Virtuoso with package design capabilities to enable you to implement, analyze, and simulate RFIC and RF modules all within the Virtuoso design environment. The Co-Design feature allows package and die designs to be developed simultaneously and in concert with one another. The VRF solution automates the process to run electromagnetic simulations, allowing you to run in-design experiments. It also simplifies the effort of running layout versus schematic checks and design rule checks for complete physical design checks. For more information, see <em><a actuate="user" class="URL" href="../vrf/vrfTOC.html#firstpage" show="replace" xml:link="simple">Virtuoso RF Solution Guide</a></em>.</li><li>
<a id="pgfId-1116035"></a><strong>Virtuoso Photonics Solution</strong><br />
<a id="pgfId-1116036"></a>The Virtuoso Photonics Solution introduces an integrated electronic-photonics design automation environment in the Virtuoso design framework. The Photonics Solution provides an end-to-end designing, simulation, and implementation solution for photo-electronic designs. With its integrated CurvyCore infrastructure, the Photonics Solution is capable of providing simple design solutions to the complex mathematical problems of Photonics Integrated Circuits (PIC). For more information, see <em><a actuate="user" class="URL" href="../phouser/phouserTOC.html#firstpage" show="replace" xml:link="simple">Virtuoso Photonics Solution Guide</a></em>.</li></ul>



















<p>
<a id="pgfId-1116038"></a>In addition to the above features of the Virtuoso Design Platform, there are several other notable features and enhancements in Virtuoso. These include:</p>
<ul><li>
<a id="pgfId-1116039"></a><strong>Virtuoso SystemVerilog Netlister </strong><br />
<a id="pgfId-1116040"></a>The new Virtuoso&#174; SystemVerilog Netlister utility helps generate netlists for digital SystemVerilog designs. This utility imports configuration views of digital designs for netlist generation, directly parses and accesses SystemVerilog and Verilog text models, and creates LRM-compliant SystemVerilog configurations to generate compatible netlists. For more information, see <em><a actuate="user" class="URL" href="../vsvn/vsvnTOC.html#firstpage" show="replace" xml:link="simple">Virtuoso SystemVerilog Netlister User Guide</a></em>.</li><li>
<a id="pgfId-1116042"></a><strong>cdsTextTo5x for Virtuoso Design Environment </strong><br />
<a id="pgfId-1116043"></a>Verilog netlists for very large designs can be imported very quickly by using the new <code>cdsTextTo5x</code> command. For example, Cadence benchmarks indicate that a large design netlist featuring up to 20M pins and 10M instances can be imported within an hour, representing a 10x performance improvement. Additionally, you can use the command-line option <code>-BLACKBOX</code> to import a cell as a blackbox when you do not require its hierarchy to be imported. For more information, see <em><a actuate="user" class="URL" href="../cdsTextTo5x/cdsTextTo5xTOC.html#firstpage" show="replace" xml:link="simple">cdsTextTo5x for Virtuoso Design Environment User Guide</a></em>.</li><li>
<a id="pgfId-1116045"></a><strong>Virtuoso Automated Device-Level Layout</strong><br />
<a id="pgfId-1116046"></a>The Virtuoso automated device-level layout flow enables you to quickly generate placed and routed layouts that are constraint-compliant and LVS-correct, and follow DRCs as captured in the Virtuoso technology file. The layouts also incorporate base layer fill, as typically required in advanced nodes. These layouts can be used to extract parasitics for re-simulation to identify issues early on, without waiting for the final sign-off, and can be easily modified and updated to generate the final layout for sign-off. For more information, see <em><a actuate="user" class="URL" href="../autodevicelayoutflow/autodevicelayoutflowTOC.html#firstpage" show="replace" xml:link="simple">Virtuoso Automated Device-Level Layout Flow Guide</a></em>.</li><li>
<a id="pgfId-1116048"></a><strong>Virtuoso Layout Suite</strong><br />
<a id="pgfId-1116049"></a>ICADVM18.1 introduces two new applications, Layout Viewer and Layout EXL, which now sit alongside Layout XL in the Virtuoso Layout Suite. For detailed information, see <a href="overview.html#52326">Virtuoso Layout Suite Changes</a>.</li><li>
<a id="pgfId-1116053"></a><strong>Multi-Technology Framework Design Environment</strong><br />
<a id="pgfId-1116054"></a>The Virtuoso MultiTech Framework Design Environment allows you to choose the physical implementation options of a module or a package. In this framework, you can access all the features related to Virtuoso System Design Platform through the <em>Module</em> menu in Virtuoso Schematic Editor XL and Virtuoso Layout Suite EXL.</li><li>
<a id="pgfId-1116055"></a><strong>ADE Support for Smart View</strong><br />
<a id="pgfId-1116056"></a>The Parasitic-Aware Design flow in ADE supports a new version of extracted view, called smart view, that is created using Quantus. The smart view provides the same functionality as provided by the extracted view, but has a highly efficient and scalable storage mechanism that helps in achieving better performance in case of large and complex designs because it reduces database and netlist size. For more information, see <em><a actuate="user" class="URL" href="../parasim/chap1.html#SmartView" show="replace" xml:link="simple">Virtuoso Parasitic Aware Design User Guide</a></em>.</li><li>
<a id="pgfId-1116058"></a><strong>Analog Fault Simulation</strong><br />
<a id="pgfId-1116059"></a>As a part of the Legato Reliability Solution, ADE Assembler supports fault analysis, which adds an additional capability into the analog design simulations to identify the possible defects and generate useful reports to help you quantify the manufacturing defect coverage, and thereby reduce test escapes. For more information, see <em><a actuate="user" class="URL" href="../legatoRel/legatoRelGettingStarted.html" show="replace" xml:link="simple">Legato Reliability Solution</a></em>.</li><li>
<a id="pgfId-1116061"></a><strong>Flexible Subwindows in ViVA</strong><br />
<a id="pgfId-1116062"></a>The subwindows layout in Virtuoso Visualization and Analysis XL has been enhanced to provide more flexibility. You can now customize subwindows, drag and resize them, open blank subwindows for rectangular, polar, impedance, and admittance plots, and plot signals into them. For more information, see <em><a actuate="user" class="URL" href="../vivaxlug/aapJ.html#activeSubwin" show="replace" xml:link="simple">Virtuoso Visualization and Analysis XL User Guide</a></em>.</li><li>
<a id="pgfId-1116064"></a><strong>Pin Tool</strong><br />
<a id="pgfId-1116065"></a>Virtuoso Floorplanner includes the Pin Tool, which is a unified interface for all pin-related tasks, such as creating, resizing, planning, and optimizing pins, editing pin attributes, and setting location constraints for pins. For more information, see <em><a actuate="user" class="URL" href="../fphelp/PinAssistant.html#firstpage" show="replace" xml:link="simple">Virtuoso Floorplanner User Guide</a></em>.</li><li>
<a id="pgfId-1116067"></a><strong>Electrically Aware Pin Sizing</strong><br />
<a id="pgfId-1116068"></a>The Pin Tool provides a functionality to identify pins that do not meet the electrical requirements of the design, view the violations in Annotation Browser, and automatically fix them. For more information, see <em><a actuate="user" class="URL" href="../fphelp/PinAssistant.html#firstpage" show="replace" xml:link="simple">Virtuoso Floorplanner User Guide</a></em>.</li><li>
<a id="pgfId-1116070"></a>Automatic Generation of Hierarchies<br />
<a id="pgfId-1116071"></a>Auto-Generate Hierarchy (AGH) is a command that you can use to generate layouts for the entire schematic hierarchy, with instances placed and pins positioned at every level in the hierarchy. For more information, see <em><a actuate="user" class="URL" href="../fphelp/PinAssistant.html#firstpage" show="replace" xml:link="simple">Virtuoso Floorplanner User Guide</a></em>. </li><li>
<a id="pgfId-1116073"></a>Deep Hierarchy Editing<br />
<a id="pgfId-1116074"></a>After generating the hierarchy, for example using Auto-Generate Hierarchy, you can enable deep hierarchy editing to view and edit the full depth of the layout hierarchy directly from the top level for floorplanning. There is no need to descend into the hierarchy. For more information, see <em><a actuate="user" class="URL" href="../fphelp/PinAssistant.html#firstpage" show="replace" xml:link="simple">Virtuoso Floorplanner User Guide</a></em>. </li><li>
<a id="pgfId-1116076"></a><strong>Plotting Templates</strong><br />
<a id="pgfId-1116077"></a>Plotting templates in ADE Explorer and ADE Assembler are used to plot resultant waveforms, signals, or scalar values in a specified format in the Virtuoso Visualization and Analysis XL window. All the formatting, markers, layout changes, and other interface changes are retained as specified in the plotting template. For more information, see <em><a actuate="user" class="URL" href="../Explorer/chap11.html#PlottingTemplate" show="replace" xml:link="simple">Virtuoso ADE Explorer User Guide</a></em>.</li><li>
<a id="pgfId-1116079"></a><strong>Predefined Setup-Driven MPT Flows</strong><br />
<a id="pgfId-1116080"></a>You can now use a set of newly defined SKILL APIs to set up the MPT engine with predefined MPT flows. For more information, see <em><a actuate="user" class="URL" href="../sklayoutref/mpt.html#firstpage" show="replace" xml:link="simple">Virtuoso Layout Suite SKILL Reference</a></em>.</li><li>
<a id="pgfId-1116082"></a><strong>Simulation Planning and Coverage</strong><br />
<a id="pgfId-1116083"></a>ADE Assembler and ADE Verifier now allow you to plan and create project-specific master setups that you can use to create setups for individual tests in ADE Assembler. This enables quick and efficient setup creation at the test level. You can also review the setup at the project level by using the coverage report in ADE Verifier.<br />
<a id="pgfId-1116084"></a>To support this feature, a new assistant, Setup Library, has been provided in ADE Assembler and ADE Verifier. For more information, see <em><a actuate="user" class="URL" href="../assembler/asmSetupLibrary.html#firstpage" show="replace" xml:link="simple">Virtuoso ADE Assembler User Guide</a></em> and <em><a actuate="user" class="URL" href="../adeVerifier/SLA_Verifier.html#firstpage" show="replace" xml:link="simple">Virtuoso ADE Verifier User Guide</a></em>.</li><li>
<a id="pgfId-1116087"></a><strong>Spectre Interactive Environment</strong><br />
<a id="pgfId-1116088"></a>The Spectre Interactive Environment tool has been introduced to debug Spectre simulations interactively by using events, triggers, and breakpoints. You can run this tool in standalone mode or from the results of a simulation run in ADE Assembler. For more information, see <em><a actuate="user" class="URL" href="../sieUG/chap1.html#firstpage" show="replace" xml:link="simple">Spectre Interactive Environment User Guide</a></em>.</li></ul>

































<h4>
<a id="pgfId-1116092"></a><a id="52326"></a><a id="27384"></a>Virtuoso Layout Suite Changes</h4>

<p>
<a id="pgfId-1116093"></a>ICADVM18.1 introduced two new applications, Layout Viewer and Layout EXL, which work alongside Layout XL in a revamped Virtuoso Layout Suite. </p>
<ul><li>
<a id="pgfId-1116094"></a>Layout Viewer is a new application that provides a viewing-only environment for layout designs of any complexity. It does not allow editing or saving operations or plug-ins or customizations of any kind. See <em><a actuate="user" class="URL" href="../vlsviewerhelp/vlsviewerhelpTOC.html#firstpage" show="replace" xml:link="simple">Virtuoso Layout Viewer User Guide</a></em> for more information.</li><li>
<a id="pgfId-1116096"></a>Layout EXL represents the most advanced editing environment in the Virtuoso Layout Suite, offering the industry&#8217;s first fully integrated electrically and simulation-driven layout design environment. See <em><a actuate="user" class="URL" href="../vlsexl/vlsexlTOC.html#firstpage" show="replace" xml:link="simple">Virtuoso Layout Suite EXL Reference</a></em> for more information.</li></ul>

<p>
<a id="pgfId-1116098"></a>The Layout L, Layout GXL, and Layout EAD applications have been removed from the current release. Although the Layout GXL application has been removed, all Layout GXL technologies remain available to run on top of either Layout XL or the new Layout EXL platform. The Layout GXL flexible token licensing scheme continues as before to enable automatic and assisted layout technologies, such as floorplanning, placement, routing, and so on.</p>
<p>
<a id="pgfId-1116099"></a>As a result of these changes:</p>
<ul><li>
<a id="pgfId-1116100"></a>Layout L flows become Layout XL flows</li><li>
<a id="pgfId-1116101"></a>Layout XL flows remain unchanged</li><li>
<a id="pgfId-1116102"></a>Layout GXL flows become Layout XL flows<br />
<a id="pgfId-1116103"></a>The Layout XL and Layout GXL cockpits were identical in previous releases. Layout GXL flexible token licensing can still be used with Layout XL in ICADVM18.1.</li><li>
<a id="pgfId-1116104"></a>Layout EAD flows change to Layout EXL flows.<br />
<a id="pgfId-1116105"></a>EAD licenses will automatically forward-enable Layout EXL.</li></ul>






<h4><em>
<a id="pgfId-1116107"></a><a id="55362"></a>Before Launching Virtuoso Layout Suite for the First Time</em></h4>

<p>
<a id="pgfId-1116108"></a>Before you launch Virtuoso Layout Suite for the first time in the new release, check the following settings, especially if you intend to use either of the new applications, Layout Viewer or Layout EXL.</p>
<ul><li>
<a id="pgfId-1116112"></a><a href="overview.html#12528">License Checkout Order</a></li><li>
<a id="pgfId-1116116"></a><a href="overview.html#49558">New View Type, Application Names, and Application Type</a><ul><li>
<a id="pgfId-1116120"></a><a href="overview.html#98784"><strong><em>Bindkeys</em></strong></a></li><li>
<a id="pgfId-1116124"></a><a href="overview.html#98008"><strong><em>User Triggers</em></strong></a></li></ul></li></ul>




<h4><em>
<a id="pgfId-1116126"></a><a id="12528"></a>License Checkout Order</em></h4>

<p>
<a id="pgfId-1116127"></a>If your environment uses the <code>VLSLicenseCheckoutOrder</code> environment variable to change the default checkout order for layout licenses, the setting must include <code>EXL</code> if you want to launch Layout EXL. It must also include <code>GXL</code> if you intend to use GXL flexible token licensing when launching Layout XL.</p>
<p>
<a id="pgfId-1116128"></a>In ICADVM20.1, check the value of <code>VLSLicenseCheckoutOrder</code> in your environment. By default, it is set as follows:</p>
<pre class="webflare-courier-new webflare-indent1 codeContent">
<a id="pgfId-1116129"></a>envGetVal(&quot;license&quot; &quot;VLSLicenseCheckoutOrder&quot;)<br />&quot;XL, GXL, EXL&quot;</pre>
<p>
<a id="pgfId-1116130"></a>If you see a value other than the default shown above, it means the checkout order has been modified. In this case:</p>
<ul><li>
<a id="pgfId-1116131"></a>Consider whether you still need to modify the checkout order and, if so, make sure that the new setting includes <code>EXL</code> and <code>GXL</code>.</li><li>
<a id="pgfId-1116132"></a>If your checkout order includes <code>EAD</code>, replace it with <code>EXL</code>.</li></ul>


<h4><em>
<a id="pgfId-1116134"></a><a id="49558"></a>New View Type, Application Names, and Application Type</em></h4>

<p>
<a id="pgfId-1116135"></a><code>Layout EXL</code> has a corresponding new view type (<code>maskLayoutEXL</code>) and associated application type (<code>VLS-EXL</code>). The table below summarizes the changes (Layout applications only).</p>
<table class="webflareTable" id="#id1116136">
<tbody><tr>
<td class="webflareTd" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1116138">
<a id="pgfId-1116138"></a></span>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1116140">
<a id="pgfId-1116140"></a>Valid Return Values in ICADVM20.1</span>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1116142"></a>View Types</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1116144"></a>maskLayout<br />maskLayoutXL<br />maskLayoutEXL</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1116146"></a>Application Names</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1116148"></a>Layout Viewer<br />Layout XL<br />Layout EXL</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1116150"></a>Application Types</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1116152"></a>Layout<br />Virtuoso XL<br />VLS-EXL</p>
</td>
</tr>
</tbody></table>

<div class="webflare-information-macro webflare-macro-information">
<a id="pgfId-1116153"></a>
If you have any custom SKILL code that uses any of the APIs listed below to query the view type, application name, or application type in Virtuoso, you must update your code to correctly handle the new possible return values for it to continue to work as intended in the new release. </div>

<p>
<a id="pgfId-1116154"></a>Calls to the following APIs must be modified as suggested:</p>
<ul><li>
<a id="pgfId-1116155"></a><code>deGetAllApplicationNames(</code><span class="webflare-courier-new" style="white-space:pre"><em>t_rootViewType</em></span><code>)</code><br />
<a id="pgfId-1116156"></a>For a <span class="webflare-courier-new" style="white-space:pre"><em>rootViewType</em></span> of <code>&quot;maskLayout&quot;</code>, valid return values now include &quot;<code>Layout Viewer</code>&quot;, &quot;<code>Layout XL</code>&quot;, and &quot;<code>Layout EXL</code>&quot;.<br />
<a id="pgfId-1116157"></a>&quot;<code>Layout L</code>&quot;, &quot;<code>Layout GXL</code>&quot;, and &quot;<code>Layout EAD</code>&quot; are no longer returned.<br />
<a id="pgfId-1116158"></a>If you pass in &quot;<code>maskLayoutGXL</code>&quot; or &quot;<code>maskLayoutEAD</code>&quot;, the API returns <code>nil</code>.</li><li>
<a id="pgfId-1116159"></a><code>deGetAllViewTypes()</code><br />
<a id="pgfId-1116160"></a>Valid return values now include &quot;<code>maskLayout</code>&quot;, &quot;<code>maskLayoutXL</code>&quot;, and &quot;<code>maskLayoutEXL</code>&quot;.<br />
<a id="pgfId-1116161"></a>&quot;<code>maskLayoutGXL</code>&quot; and &quot;<code>maskLayoutEAD</code>&quot; are no longer returned.</li><li>
<a id="pgfId-1116162"></a><code>deGetAppInfo(</code><span class="webflare-courier-new" style="white-space:pre"><em>t_viewType</em></span><code>)</code><br />
<a id="pgfId-1116163"></a>If you pass in &quot;<code>maskLayoutEXL</code>&quot;, returns a DPL with an <code>appName</code> of &quot;<code>VLS-EXL</code>&quot;.<br />
<a id="pgfId-1116164"></a>If you pass in &quot;<code>maskLayoutGXL</code>&quot; or &quot;<code>maskLayoutEAD</code>&quot;, the API returns <code>nil</code>.</li><li>
<a id="pgfId-1116165"></a><code>deGetEditViewType([</code><span class="webflare-courier-new" style="white-space:pre"><em>w_window</em></span><code>])</code><br />
<a id="pgfId-1116166"></a>Valid return values for layout windows are now &quot;<code>maskLayout</code>&quot;, &quot;<code>maskLayoutXL</code>&quot;, and &quot;<code>maskLayoutEXL</code>&quot;.<br />
<a id="pgfId-1116167"></a>&quot;<code>maskLayout</code>GXL&quot; and &quot;<code>maskLayoutEAD</code>&quot; are no longer returned.</li><li>
<a id="pgfId-1116168"></a><code>deGetLowerTierApp(</code><span class="webflare-courier-new" style="white-space:pre"><em>t_appName</em></span><code>)</code><br />
<a id="pgfId-1116169"></a>Valid return values for layout windows are now &quot;<code>Layout</code>&quot; and &quot;<code>Virtuoso XL</code>&quot;.<br />
<a id="pgfId-1116170"></a>If you pass in &quot;<code>VLS-GXL</code>&quot;, it treats it &quot;<code>Virtuoso XL</code>&quot; and returns &quot;<code>Layout</code>&quot;.</li><li>
<a id="pgfId-1116171"></a><code>deGetViewType([</code><span class="webflare-courier-new" style="white-space:pre"><em>w_window</em></span><code>])</code><br />
<a id="pgfId-1116172"></a>Valid return values for layout windows are now &quot;<code>maskLayout</code>&quot;, &quot;<code>maskLayoutXL</code>&quot;, and &quot;<code>maskLayoutEXL</code>&quot;.<br />
<a id="pgfId-1116173"></a>&quot;<code>maskLayoutGXL</code>&quot; and &quot;<code>maskLayoutEAD</code>&quot; are no longer returned.</li><li>
<a id="pgfId-1116174"></a><code>hiGetAppType(</code><span class="webflare-courier-new" style="white-space:pre"><em>w_window</em></span><code>)</code><br />
<a id="pgfId-1116175"></a>Valid return values for layout windows are now &quot;<code>Layout</code>&quot;, &quot;<code>Virtuoso XL</code>&quot;, and &quot;<code>VLS-EXL</code>&quot;.<br />
<a id="pgfId-1116176"></a>&quot;<code>VLS-EAD</code>&quot; and &quot;<code>VLS-GXL</code>&quot; are no longer returned.</li></ul>





















<p>
<a id="pgfId-1116178"></a><strong><em>Bindkeys</em></strong><a id="98784"></a></p>
<p>
<a id="pgfId-1116179"></a>Any bindkeys defined for &quot;<code>VLS-EAD</code>&quot; or &quot;<code>VLS-GXL</code>&quot; no longer work. You must redefine them for a valid application type; for example, &quot;<code>VLS-EXL</code>&quot;.</p>
<p>
<a id="pgfId-1116180"></a>If this is not feasible, contact your Cadence customer support representative for additional options.</p>
<p>
<a id="pgfId-1116182"></a><strong><em>User Triggers</em></strong><a id="98008"></a></p>
<p>
<a id="pgfId-1116183"></a>If you register user triggers to be called when a particular layout application launches, you must enable these explicitly for the <code>maskLayoutEXL</code> view type before running Layout EXL. For example,</p>
<pre class="webflare-courier-new webflare-indent1 codeContent">
<a id="pgfId-1116184"></a>when(member(&quot;maskLayoutEXL&quot; deGetAllViewTypes())<br />            deRegUserTriggers(&quot;maskLayoutEXL&quot; nil nil &#39;myTriggerfunction)<br />        )<br /></pre>
<p>
<a id="pgfId-1116185"></a>If you are unable to migrate your triggers explicitly to EXL, then the system can do so automatically if you set the <code>addVLSXLUserTriggersToEXL</code> CDS environment variable in your <code>.cdsenv</code> or <code>.cdsinit</code> file:</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1116186"></a>designEditor.appReg <code>addVLSXLUserTriggersToEXL boolean t</code></pre>

<p>
<a id="pgfId-1116187"></a>You can also set this variable during a Virtuoso session by typing the following in the CIW:</p>
<p>
<a id="pgfId-1116188"></a>envSetVal(&quot;designEditor.appReg&quot; &quot;<code>addVLSXLUserTriggersToEXL</code>&quot;<code> </code>&#39;<code>boolean t)</code></p>
<p>
<a id="pgfId-1116189"></a>All user menu and post-install triggers registered on <code>maskLayoutXL</code> are automatically fired when installing Layout EXL.</p>
<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1116190"></a>Triggers registered for view type <code>maskLayoutEAD</code> are automatically migrated to <code>maskLayoutEXL</code> by the Virtuoso Design Environment.</div>

<h3>
<a id="pgfId-1116193"></a><a id="37494"></a><a id="90664"></a>Products and Releases in Support Mode in ICADVM18.1</h3>

<p>
<a id="pgfId-1116194"></a>Power IR/EM</p>
<p>
<a id="pgfId-1116195"></a>From ICADVM18.1, Power IR/EM is in support mode. The software is still available for use but will be removed in a future release. </p>
<p>
<a id="pgfId-1116196"></a>It is recommended that Voltus-Fi-L now be used to perform IR drop and Electromigration (EM) analysis using extracted views. </p>
<p>
<a id="pgfId-1116197"></a>Voltus-Fi-L provides a number of benefits over the earlier VPS-L product, including:</p>
<ul><li>
<a id="pgfId-1116198"></a>Enhanced UI similar to VFI-XL, thus making it easier for customers to switch between VFI-L and VFI-XL</li><li>
<a id="pgfId-1116199"></a>Enhanced EM engine which will be used with VFI-XL. Key benefits include multi-threading and run-time improvements</li></ul>


<h3>
<a id="pgfId-1116202"></a><a id="94326"></a><a id="57172"></a>Products and Features Removed from ICADVM18.1</h3>

<p>
<a id="pgfId-1116203"></a>The following features are no longer supported. As a result, software and documentation support have been removed.</p>
<ul><li>
<a id="pgfId-1116204"></a>CDB to OpenAccess Translator (from ISR13 onwards)</li><li>
<a id="pgfId-1116205"></a>OSS- and cellview-based netlisting in AMS simulations
Cadence recommends that you run the AMS Unified Netlister (AMS UNL), the default AMS netlister.</li><li>
<a id="pgfId-1116206"></a>Schematic Model Generator (SMG)</li><li>
<a id="pgfId-1116207"></a>Technology file constructs <code>compactorRules</code>, <code>dlrRules</code>, <code>lasRules</code>, <code>streamLayers</code>, <code>cdsMos</code>, and <code>cdsRes
</code>These constructs are now ignored if present and should be removed from technology files.</li><li>
<a id="pgfId-1116208"></a>Support for the Power Intent Export Assistant (PIEA) has been removed from Virtuoso Schematic Editor XL.</li><li>
<a id="pgfId-1116209"></a>Running AMS simulations by using the AMS plugin in the Virtuoso Hierarchy Editor.<br /><div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1116210"></a>It is recommended to run the AMS simulations from ADE Explorer or ADE Assembler.</div></li></ul>







<h3>
<a id="pgfId-1116212"></a><a id="14787"></a>Documentation Updates in ICADVM18.1</h3>
<h4>
<a id="pgfId-1116213"></a>New Documentation </h4>

<p>
<a id="pgfId-1116214"></a>The following new books were added to the documentation set in ICADVM18.1:</p>
<ul><li>
<a id="pgfId-1116220"></a><em><a actuate="user" class="URL" href="../autodevicelayoutflow/autodevicelayoutflowTOC.html#firstpage" show="replace" xml:link="simple">Virtuoso Automated Device-Level Layout Flow Guide</a></em></li><li>
<a id="pgfId-1116222"></a><em><a actuate="user" class="URL" href="../basicLibTOC.html#firstpage" show="replace" xml:link="simple">Virtuoso Basic Library Reference</a></em></li><li>
<a id="pgfId-1116228"></a><em><a actuate="user" class="URL" href="../cleuser/cleuserTOC.html#firstpage" show="replace" xml:link="simple">Virtuoso Concurrent Layout User Guide</a></em></li><li>
<a id="pgfId-1116230"></a><em><a actuate="user" class="URL" href="../DesignIntent/DesignIntentTOC.html#firstpage" show="replace" xml:link="simple">Virtuoso Design Intent User Guide</a></em></li><li>
<a id="pgfId-1116232"></a><em><a actuate="user" class="URL" href="../vdpuser/vdpuserTOC.html#firstpage" show="replace" xml:link="simple">Virtuoso Design Planner User Guide</a></em></li><li>
<a id="pgfId-1116234"></a><em><a actuate="user" class="URL" href="../emAssistant/emAssistantTOC.html#firstpage" show="replace" xml:link="simple">Virtuoso Electromagnetic Solver Assistant User Guide</a></em></li><li>
<a id="pgfId-1116216"></a><em><a actuate="user" class="URL" href="../virtuosoImportTools/virtuosoImportToolsTOC.html#firstpage" show="replace" xml:link="simple">Virtuoso Import Tools User Guide</a></em></li><li>
<a id="pgfId-1116236"></a><em><a actuate="user" class="URL" href="../vlsviewerhelp/vlsviewerhelpTOC.html#firstpage" show="replace" xml:link="simple">Virtuoso Layout Viewer User Guide</a></em></li><li>
<a id="pgfId-1116238"></a><em><a actuate="user" class="URL" href="../vlsexl/vlsexlTOC.html#firstpage" show="replace" xml:link="simple">Virtuoso Layout Suite EXL Reference</a></em></li><li>
<a id="pgfId-1116224"></a><em><a actuate="user" class="URL" href="../phouser/phouserTOC.html#firstpage" show="replace" xml:link="simple">Virtuoso Photonics Solution Guide</a></em> </li><li>
<a id="pgfId-1116240"></a><em><a actuate="user" class="URL" href="../sdruser/sdruserTOC.html#firstpage" show="replace" xml:link="simple">Virtuoso Simulation Driven Interactive Routing User Guide</a></em></li><li>
<a id="pgfId-1116226"></a><em><a actuate="user" class="URL" href="../vsvn/vsvnTOC.html#firstpage" show="replace" xml:link="simple">Virtuoso System Verilog Netlister User Guide</a></em> </li><li>
<a id="pgfId-1116242"></a><em><a actuate="user" class="URL" href="../vrf/vrfTOC.html#firstpage" show="replace" xml:link="simple">Virtuoso RF Solution Guide</a></em></li><li>
<a id="pgfId-1116218"></a><em><a actuate="user" class="URL" href="../sieUG/sieUGTOC.html#firstpage" show="replace" xml:link="simple">Spectre Interactive Environment User Guide</a></em></li></ul>














<h4>
<a id="pgfId-1116243"></a>Restructured Documentation</h4>

<ul><li>
<a id="pgfId-1116244"></a><em>Virtuoso Layout Suite</em><br />
<a id="pgfId-1116248"></a>To accommodate the enhancements described in <a href="overview.html#52326">Virtuoso Layout Suite Changes</a>, the following user guides have been provided to cover the functionality of the three VLS cockpits:<ul><li>
<a id="pgfId-1116250"></a><em><a actuate="user" class="URL" href="../vlsviewerhelp/vlsviewerhelpTOC.html#firstpage" show="replace" xml:link="simple">Virtuoso Layout Viewer User Guide</a></em></li><li>
<a id="pgfId-1116252"></a><em><a actuate="user" class="URL" href="../vlehelp/vlehelpTOC.html#firstpage" show="replace" xml:link="simple">Virtuoso Layout Suite XL: Basic Editing User Guide</a></em></li><li>
<a id="pgfId-1116254"></a><em><a actuate="user" class="URL" href="../vxlhelp/vxlhelpTOC.html#firstpage" show="replace" xml:link="simple">Virtuoso Layout Suite XL: Connectivity Driven Editing Guide</a></em></li><li>
<a id="pgfId-1116256"></a><em><a actuate="user" class="URL" href="../vlsexl/vlsexlTOC.html#firstpage" show="replace" xml:link="simple">Virtuoso Layout Suite EXL Reference</a></em></li></ul><br />
<a id="pgfId-1116257"></a>The Layout GXL cockpit is no longer available in ICADVM18.1, so the corresponding <em>Virtuoso Layout Suite GXL Reference</em> has been removed.</li><li>
<a id="pgfId-1116258"></a><em>Virtuoso Schematic Editor</em><br />
<a id="pgfId-1116259"></a>The user guides for Virtuoso Schematic Editor L and Virtuoso Schematic Editor XL cockpits have been merged into a single book called <em><a actuate="user" class="URL" href="../comphelp/comphelpTOC.html#firstpage" show="replace" xml:link="simple">Virtuoso Schematic Editor User Guide</a></em>.</li><li>
<a id="pgfId-1116261"></a><em>Virtuoso Space-based Router</em><br />
<a id="pgfId-1116262"></a>The router documentation has been split into two user guides, one for the automated space-based router functionality and the other covering the interactive and assisted routing commands.<ul><li>
<a id="pgfId-1116264"></a><em><a actuate="user" class="URL" href="../autouser/autouserTOC.html#firstpage" show="replace" xml:link="simple">Virtuoso Space-based Router User Guide</a></em></li><li>
<a id="pgfId-1116267"></a><em><a actuate="user" class="URL" href="../weuser/weuserTOC.html#firstpage" show="replace" xml:link="simple"></a><a actuate="user" class="URL" href="../weuser/weuserTOC.html#firstpage" show="replace" xml:link="simple">Virtuoso Interactive and Assisted Routing User Guide</a></em></li></ul><br />
<a id="pgfId-1116268"></a>In addition, the Tcl commands and supported constraints that were previously documented in the Finale manuals are now available in the following Virtuoso Space-based Router manuals.<ul><li>
<a id="pgfId-1116270"></a><em><a actuate="user" class="URL" href="../vsrcmdref/vsrcmdrefTOC.html#firstpage" show="replace" xml:link="simple">Virtuoso Space-based Router Command Reference</a></em></li><li>
<a id="pgfId-1116272"></a><em><a actuate="user" class="URL" href="../vsrconstraint/vsrconstraintTOC.html#firstpage" show="replace" xml:link="simple">Virtuoso Space-based Router Constraints Reference</a></em></li></ul></li></ul>
















<h4>
<a id="pgfId-1116273"></a>Removed Documentation</h4>

<p>
<a id="pgfId-1116274"></a>The documentation for the following products is not available from the ICADVM18.1 release. You can access the related documentation from a previous installation hierarchy, for example, ICADV12.3. Also, the documentation will remain available on <h-hot><a actuate="user" class="URL" href="https://support.cadence.com/apex/COSSearchLanding?url=https%3A%2F%2Fcossearch.cadence.com%2Fsearch%3Fclient%3Dprod_manual_frontend%26output%3Dxml_no_dtd%26proxystylesheet%3Dprod_manual_frontend%26oe%3DUTF-8%26num%3D600%26ie%3DUTF-8%26ud%3D1%26lr%3D%26sort%3Dmeta%3ADocTitle%3AA%26menu%3DSearch in Product Manuals%26access%3Dp%26site%3DManuals%26searchType%3DManuals%26filter%3D0%26getfields%3D*%26uid%3D005d0000001T3tEAAS_201873784524%26q%3D%26requiredfields%3Dc_release%3Aic617%26Partialfields%3Dc_releaseFILENAME" show="replace" xml:link="simple">Cadence Online Support</a></h-hot> as long as ICADV12.3 is supported.</p>
<ul><li>
<a id="pgfId-1116276"></a><em>Cadence Space-based Router and Cadence Chip Optimizer</em></li><li>
<a id="pgfId-1116279"></a><em>Virtuoso AMS Designer Environment</em></li><li>
<a id="pgfId-1116277"></a><em>Virtuoso Layout Optimize</em></li><li>
<a id="pgfId-1116280"></a><em>Virtuoso Layout Suite GXL Reference</em></li><li>
<a id="pgfId-1116281"></a><em>Virtuoso Mixed-Signal Flow Guide</em></li><li>
<a id="pgfId-1116278"></a><em>Virtuoso Routing IDE</em></li></ul>






<h2>
<a id="pgfId-1116285"></a><a id="27559"></a>Help and Support Enhancements</h2>
<h3>
<a id="pgfId-1116287"></a><a id="34289"></a>Training Courses</h3>

<p>
<a id="pgfId-1116288"></a>Cadence provides a number of training courses developed to teach a specific tool or design discipline. These courses are delivered through instructor-led live, virtual classes, or online training. You can view the <h-hot><a actuate="user" class="URL" href="https://www.cadence.com/misc_pages/training_learning_maps/Master_Learning_Maps.pdf" show="replace" xml:link="simple">Cadence Learning Maps</a></h-hot> to understand the recommended course flows according to tool knowledge levels.</p>
<p>
<a id="pgfId-1116290"></a>To explore the full range of training courses provided by Cadence in your region, visit <h-hot><a actuate="user" class="URL" href="https://www.cadence.com/Training" show="replace" xml:link="simple">Cadence Training</a></h-hot> or contact training locations near you.</p>

<h3>
<a id="pgfId-1116293"></a><a id="56415"></a>Videos</h3>

<p>
<a id="pgfId-1116295"></a>The <h-hot><a actuate="user" class="URL" href="../casvideo/casvideoTOC.html" show="replace" xml:link="simple">Virtuoso Videos</a></h-hot> book provides access to:</p>
<ul><li>
<a id="pgfId-1116297"></a>Videos that can be played directly from <a actuate="user" class="URL" href="../casvideo/videoSummary.html#cdnshelpVideo" show="replace" xml:link="simple">Cadence Help</a></li><li>
<a id="pgfId-1116299"></a>Recommended videos available in the <a actuate="user" class="URL" href="../casvideo/videoSummary.html#videoLib" show="replace" xml:link="simple">Cadence Video Library</a></li><li>
<a id="pgfId-1116301"></a>Training Bytes videos that are part of <a actuate="user" class="URL" href="../casvideo/videoSummary.html#SKILLTrainingBytes" show="replace" xml:link="simple">Cadence Training</a> courses</li></ul>



<h3>
<a id="pgfId-1116303"></a><a id="69072"></a>Blogs</h3>

<p>
<a id="pgfId-1116304"></a>Cadence publishes a number of blogs under different series to highlight several new features of Virtuoso. These blogs are published on <h-hot><a actuate="user" class="URL" href="https://community.cadence.com/cadence_blogs_8/b/cic/" show="replace" xml:link="simple">cadence.community.com</a></h-hot>. We recommend that you take a look at these blogs and, if you like what you see, subscribe to the Custom IC Design blog category to have them delivered directly to your mailbox.</p>
<p>
<a id="pgfId-1116306"></a>We are now also translating some of our blog content to Chinese and publishing them in the <h-hot><a actuate="user" class="URL" href="https://community.cadence.com/cadence_blogs_8/b/ic-cn" show="replace" xml:link="simple">Custom IC Design (Chinese)</a></h-hot> blog category. To get these blogs delivered directly to your mailbox, subscribe to the blog category.</p>

<h4>
<a id="pgfId-1116308"></a>Virtuoso Release Announcement Blog Series</h4>

<p>
<a id="pgfId-1116309"></a>The Release Announcement blogs are published immediately after a new Virtuoso release is available for <h-hot><a actuate="user" class="URL" href="http://downloads.cadence.com/" show="replace" xml:link="simple">download</a></h-hot>. These blogs not only announce new release arrivals but also point you to key features to look out for in the release, related documentation, and other release collaterals.</p>
<p>
<a id="pgfId-1116311"></a>The blogs in this series are as follows:</p>
<ul><li>
<a id="pgfId-1116313"></a><a actuate="user" class="URL" href="https://community.cadence.com/cadence_blogs_8/b/cic/posts/virtuoso-ic6-1-8-isr13-and-icadvm18-1-isr13-now-available" show="replace" xml:link="simple">Virtuoso IC6.1.8 ISR13 and ICADVM18.1 ISR13 Now Available</a> (New)</li><li>
<a id="pgfId-1116616"></a><a actuate="user" class="URL" href="https://community.cadence.com/cadence_blogs_8/b/cic/posts/virtuoso-ic6-1-8-isr12-and-icadvm18-1-isr12-now-available" show="replace" xml:link="simple">Virtuoso IC6.1.8 ISR12 and ICADVM18.1 ISR12 Now Available</a> </li><li>
<a id="pgfId-1116315"></a><a actuate="user" class="URL" href="https://community.cadence.com/cadence_blogs_8/b/cic/posts/virtuoso-ic6-1-8-isr11-and-icadvm18-1-isr11-now-available" show="replace" xml:link="simple">Virtuoso IC6.1.8 ISR11 and ICADVM18.1 ISR11 Now Available</a> </li><li>
<a id="pgfId-1116317"></a><a actuate="user" class="URL" href="https://community.cadence.com/cadence_blogs_8/b/cic/posts/virtuoso-ic6-1-8-isr10-and-icadvm18-1-isr10-now-available" show="replace" xml:link="simple">Virtuoso IC6.1.8 ISR10 and ICADVM18.1 ISR10 Now Available</a> </li><li>
<a id="pgfId-1116319"></a><a actuate="user" class="URL" href="https://community.cadence.com/cadence_blogs_8/b/cic/posts/virtuoso-ic6-1-8-isr9-and-icadvm18-1-isr9-now-available" show="replace" xml:link="simple">Virtuoso IC6.1.8 ISR9 and ICADVM18.1 ISR9 Now Available</a> </li><li>
<a id="pgfId-1116321"></a><a actuate="user" class="URL" href="https://community.cadence.com/cadence_blogs_8/b/cic/posts/virtuoso-ic6-1-8-isr8-and-icadvm18-1-isr8-now-available" show="replace" xml:link="simple">Virtuoso IC6.1.8 ISR8 and ICADVM18.1 ISR8 Now Available</a> </li><li>
<a id="pgfId-1116323"></a><a actuate="user" class="URL" href="https://community.cadence.com/cadence_blogs_8/b/cic/posts/virtuoso-ic6-1-8-isr7-and-icadvm18-1-isr7-now-available" show="replace" xml:link="simple">Virtuoso IC6.1.8 ISR7 and ICADVM18.1 ISR7 Now Available</a> </li></ul>







<h4>
<a id="pgfId-1116326"></a>Virtuosity Blog Series</h4>

<p>
<a id="pgfId-1116327"></a>The Virtuosity blogs give you an overview of important and useful Virtuoso features, both old and new, along with supporting links to a range of associated resources including RAKs, videos, application notes, product manuals, and so on.</p>
<p>
<a id="pgfId-1116328"></a>The latest blogs in this series are as follows:</p>
<ul><li>
<a id="pgfId-1116645"></a><a actuate="user" class="URL" href="https://community.cadence.com/cadence_blogs_8/b/cic/posts/virtuosity-examining-post_2d00_layout-capacitance-in-ade" show="replace" xml:link="simple">Examining Post-Layout Capacitance Using Virtuoso ADE Assembler and ADE Explorer</a> (New)</li><li>
<a id="pgfId-1116646"></a><a actuate="user" class="URL" href="https://community.cadence.com/cadence_blogs_8/b/cic/posts/virtuosity-in-the-line-of-veri-fire-episode-5" show="replace" xml:link="simple">In the Line of Veri-Fire - Episode 5</a> (New)</li><li>
<a id="pgfId-1116647"></a><a actuate="user" class="URL" href="https://community.cadence.com/cadence_blogs_8/b/cic/posts/virtuosity-do-rulers-rule-your-layout-designs" show="replace" xml:link="simple">Do Rulers Rule Your Layout Designs?</a> (New)</li><li>
<a id="pgfId-1116648"></a><a actuate="user" class="URL" href="https://community.cadence.com/cadence_blogs_8/b/cic/posts/virtuosity-what-s-new-in-run-plan---part-iv" show="replace" xml:link="simple">What&#39;s New in Run Plan - Part IV</a> (New)</li><li>
<a id="pgfId-1116649"></a><a actuate="user" class="URL" href="https://community.cadence.com/cadence_blogs_8/b/cic/posts/virtuosity-in-the-line-of-veri-fire-episode-4" show="replace" xml:link="simple">In the Line of Veri-Fire - Episode 4</a> (New)</li><li>
<a id="pgfId-1116641"></a><a actuate="user" class="URL" href="https://community.cadence.com/cadence_blogs_8/b/cic/posts/virtuosity-in-the-line-of-veri-fire-episode-3" show="replace" xml:link="simple">In the Line of Veri-Fire - Episode 3</a> (New)</li><li>
<a id="pgfId-1116330"></a><a actuate="user" class="URL" href="https://community.cadence.com/cadence_blogs_8/b/cic/posts/virtuosity-in-the-line-of-veri-fire-episode-2" show="replace" xml:link="simple">In the Line of Veri-Fire - Episode 2</a> </li></ul>







<h4>
<a id="pgfId-1116345"></a><a actuate="user" class="URL" href="https://community.cadence.com/cadence_blogs_8/b/cic/posts/virtuosity-doing-layout-in-a-row-based-environment" show="replace" xml:link="simple">Virtuoso Video Diary Blog Series</a><a id="96142"></a></h4>

<p>
<a id="pgfId-1116346"></a>The Virtuoso Video Diary blogs cover new and important Virtuoso features and provide links to related video content and other resources.</p>
<p>
<a id="pgfId-1116347"></a>The latest blogs in this series are as follows:</p>
<ul><li>
<a id="pgfId-1116742"></a><a actuate="user" class="URL" href="https://community.cadence.com/cadence_blogs_8/b/cic/posts/virtuoso-video-diary-the-skilled-way-of-using-plotting-templates" show="replace" xml:link="simple">The SKILLed Way of Using Plotting Templates</a> (New)</li><li>
<a id="pgfId-1116349"></a><a actuate="user" class="URL" href="https://community.cadence.com/cadence_blogs_8/b/cic/posts/virtuoso-video-diary-enhancements-in-reliability-analysis" show="replace" xml:link="simple">Enhancements in Reliability Analysis</a></li><li>
<a id="pgfId-1116351"></a><a actuate="user" class="URL" href="https://community.cadence.com/cadence_blogs_8/b/cic/posts/virtuoso-video-diary-knowledge-booster-training-bytes-part-2" show="replace" xml:link="simple">Knowledge Booster Training Bytes &#8211; Part 2</a> </li><li>
<a id="pgfId-1116353"></a><a actuate="user" class="URL" href="https://community.cadence.com/cadence_blogs_8/b/cic/posts/virtuoso-video-diary-knowledge-booster-training-bytes-part-1" show="replace" xml:link="simple">Knowledge Booster Training Bytes &#8211; Part 1</a> </li><li>
<a id="pgfId-1116355"></a><a actuate="user" class="URL" href="https://community.cadence.com/cadence_blogs_8/b/cic/posts/virtuoso-video-diary-click-take-a-snapshot-smile" show="replace" xml:link="simple">Click - Take a Snapshot - Smile!</a> </li><li>
<a id="pgfId-1116357"></a><a actuate="user" class="URL" href="https://community.cadence.com/cadence_blogs_8/b/cic/posts/virtuoso-video-diary-schtracenet-the-simple-solution-to-complex-questions" show="replace" xml:link="simple">schTraceNet, a Simple Solution to Complex Questions!</a> </li><li>
<a id="pgfId-1116359"></a><a actuate="user" class="URL" href="https://community.cadence.com/cadence_blogs_8/b/cic/posts/virtuoso-video-diary-technology-file-maintenance-made-easy" show="replace" xml:link="simple">Technology File Maintenance Made Easy</a> </li></ul>







<h4>
<a id="pgfId-1116362"></a>Virtuoso Meets Maxwell Blog Series</h4>

<p>
<a id="pgfId-1116363"></a>The Virtuoso Meets Maxwell blogs explore the capabilities and potential of Virtuoso RF and Virtuoso MultiTech.</p>
<p>
<a id="pgfId-1116364"></a>The latest blogs in this series are as follows:</p>
<ul><li>
<a id="pgfId-1116826"></a><a actuate="user" class="URL" href="https://community.cadence.com/cadence_blogs_8/b/cic/posts/thinking-outside-the-chip-what-are-the-advantages-when-best-in-class-ic-and-ic-packaging-design-and-verification-tools-interoperate" show="replace" xml:link="simple">Thinking Outside the Chip &#8211; Advantages of Interoperability Between Best-In-Class IC and IC Packaging Design and Verification Tools</a> (New)</li><li>
<a id="pgfId-1116828"></a><a actuate="user" class="URL" href="https://community.cadence.com/cadence_blogs_8/b/cic/posts/virtuoso-meets-maxwell-unified-libraries--making-way-for-cross-platform-flows" show="replace" xml:link="simple">Unified Libraries &#8211; Making Way For Cross-Platform Flows</a> (New)</li><li>
<a id="pgfId-1116830"></a><a actuate="user" class="URL" href="https://community.cadence.com/cadence_blogs_8/b/cic/posts/next-generation-of-filling-arrives-in-vrf" show="replace" xml:link="simple">Magic! &#8211; Dynamic Voiding in Virtuoso RF Solution</a> (New)</li><li>
<a id="pgfId-1116832"></a><a actuate="user" class="URL" href="https://community.cadence.com/cadence_blogs_8/b/cic/posts/virtuoso-meets-maxwell-how-come-there-is-no-mention-of-wirebonded-ics" show="replace" xml:link="simple">How Come There is No Mention of Wirebonded ICs?</a> (New)</li><li>
<a id="pgfId-1116366"></a><a actuate="user" class="URL" href="https://community.cadence.com/cadence_blogs_8/b/cic/posts/virtuoso-meets-maxwell-cross-fabric-em-extraction" show="replace" xml:link="simple">Cross-Fabric Electromagnetic Extraction &#8211; Eliminating the Tedious Work of Merging IC, Package, and Board</a></li><li>
<a id="pgfId-1116368"></a><a actuate="user" class="URL" href="https://community.cadence.com/cadence_blogs_8/b/cic/posts/full-cellview-em-extraction" show="replace" xml:link="simple">Full CellView EM Extraction</a> </li><li>
<a id="pgfId-1116370"></a><a actuate="user" class="URL" href="https://community.cadence.com/cadence_blogs_8/b/cic/posts/virtuoso-meets-maxwell-finite-element-can-add-clarity" show="replace" xml:link="simple">Finite Element Can Add Clarity</a> </li></ul>







<h4>
<a id="pgfId-1116379"></a>Spectre Tech Tips Blog Series</h4>

<p>
<a id="pgfId-1116380"></a>Spectre Tech Tips is our blog series that focuses on the capabilities of Spectre&#174; and its integration and interactions with Virtuoso&#174; Analog Design Environment (ADE).</p>
<p>
<a id="pgfId-1116381"></a>The latest blogs in this series are as follows:</p>
<ul><li>
<a id="pgfId-1116383"></a><a actuate="user" class="URL" href="https://community.cadence.com/cadence_blogs_8/b/cic/posts/spectre-tech-tips-spectre-local-options" show="replace" xml:link="simple">Spectre Local Options</a> </li><li>
<a id="pgfId-1116385"></a><a actuate="user" class="URL" href="https://community.cadence.com/cadence_blogs_8/b/cic/posts/spectre-tech-tips-spectre-aps-save-overview---part-2" show="replace" xml:link="simple">Spectre APS Save Overview - Part 2</a> </li><li>
<a id="pgfId-1116387"></a><a actuate="user" class="URL" href="https://community.cadence.com/cadence_blogs_8/b/cic/posts/spectre-tech-tips-spectre-aps-save-overview---part-1" show="replace" xml:link="simple">Spectre APS Save Overview - Part 1</a> </li><li>
<a id="pgfId-1116389"></a><a actuate="user" class="URL" href="https://community.cadence.com/cadence_blogs_8/b/cic/posts/spectre-tech-tips-measuring-noise-in-digital-circuits" show="replace" xml:link="simple">Measuring Noise in Digital Circuits</a> </li><li>
<a id="pgfId-1116392"></a><a actuate="user" class="URL" href="https://community.cadence.com/cadence_blogs_8/b/cic/posts/spectre-tech-tips-spectre-assert-and-design-check-overview" show="replace" xml:link="simple"></a><a actuate="user" class="URL" href="https://community.cadence.com/cadence_blogs_8/b/cic/posts/spectre-tech-tips-spectre-assert-and-design-check-overview" show="replace" xml:link="simple">Spectre Assert and Design Check Overview</a> </li><li>
<a id="pgfId-1116394"></a><a actuate="user" class="URL" href="https://community.cadence.com/cadence_blogs_8/b/cic/posts/spectre-tech-tips-device-aging-yes-even-silicon-wears-out" show="replace" xml:link="simple">Device Aging? Yes, even Silicon wears out</a> </li><li>
<a id="pgfId-1116396"></a><a actuate="user" class="URL" href="https://community.cadence.com/cadence_blogs_8/b/cic/posts/spectre-optimizing-spectre-aps-performance" show="replace" xml:link="simple">Optimizing Spectre APS Performance</a> </li></ul>







<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="preface.html" id="prev" title="Preface">Preface</a></em></b><b><em><a href="01_ApplicationInfrastructure.html" id="nex" title="Part 1: Application Infrastructure">Part 1: Application Infrastruc ...</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2020, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
</body></html>