
Test_no_ASF.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000053c  00400000  00400000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000480  20400000  0040053c  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00001fb4  20400480  004009bc  00010480  2**2
                  ALLOC
  3 .stack        00000404  20402434  00402970  00010480  2**0
                  ALLOC
  4 .heap         00000200  20402838  00402d74  00010480  2**0
                  ALLOC
  5 .ARM.attributes 0000002f  00000000  00000000  00010480  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  000104af  2**0
                  CONTENTS, READONLY
  7 .debug_info   000011b0  00000000  00000000  0001050a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000341  00000000  00000000  000116ba  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000022c  00000000  00000000  000119fb  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000080  00000000  00000000  00011c27  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000050  00000000  00000000  00011ca7  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00015df3  00000000  00000000  00011cf7  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00001851  00000000  00000000  00027aea  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000722c2  00000000  00000000  0002933b  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000001d4  00000000  00000000  0009b600  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20402838 	.word	0x20402838
  400004:	004001a1 	.word	0x004001a1
  400008:	0040019d 	.word	0x0040019d
  40000c:	0040019d 	.word	0x0040019d
  400010:	0040019d 	.word	0x0040019d
  400014:	0040019d 	.word	0x0040019d
  400018:	0040019d 	.word	0x0040019d
	...
  40002c:	0040019d 	.word	0x0040019d
  400030:	0040019d 	.word	0x0040019d
  400034:	00000000 	.word	0x00000000
  400038:	0040019d 	.word	0x0040019d
  40003c:	0040019d 	.word	0x0040019d
  400040:	0040019d 	.word	0x0040019d
  400044:	0040019d 	.word	0x0040019d
  400048:	0040019d 	.word	0x0040019d
  40004c:	0040019d 	.word	0x0040019d
  400050:	0040019d 	.word	0x0040019d
  400054:	0040019d 	.word	0x0040019d
  400058:	0040019d 	.word	0x0040019d
  40005c:	0040019d 	.word	0x0040019d
  400060:	0040019d 	.word	0x0040019d
  400064:	00000000 	.word	0x00000000
  400068:	0040019d 	.word	0x0040019d
  40006c:	0040019d 	.word	0x0040019d
  400070:	0040019d 	.word	0x0040019d
  400074:	0040019d 	.word	0x0040019d
  400078:	0040019d 	.word	0x0040019d
  40007c:	0040019d 	.word	0x0040019d
  400080:	0040019d 	.word	0x0040019d
  400084:	0040019d 	.word	0x0040019d
  400088:	0040019d 	.word	0x0040019d
  40008c:	0040019d 	.word	0x0040019d
  400090:	0040019d 	.word	0x0040019d
  400094:	0040019d 	.word	0x0040019d
  400098:	0040019d 	.word	0x0040019d
  40009c:	0040019d 	.word	0x0040019d
  4000a0:	0040019d 	.word	0x0040019d
  4000a4:	0040019d 	.word	0x0040019d
  4000a8:	0040019d 	.word	0x0040019d
  4000ac:	0040019d 	.word	0x0040019d
  4000b0:	0040019d 	.word	0x0040019d
  4000b4:	0040019d 	.word	0x0040019d
  4000b8:	0040019d 	.word	0x0040019d
  4000bc:	0040019d 	.word	0x0040019d
  4000c0:	0040019d 	.word	0x0040019d
  4000c4:	0040019d 	.word	0x0040019d
  4000c8:	0040019d 	.word	0x0040019d
  4000cc:	0040019d 	.word	0x0040019d
  4000d0:	00000000 	.word	0x00000000
  4000d4:	0040019d 	.word	0x0040019d
  4000d8:	00000000 	.word	0x00000000
  4000dc:	0040019d 	.word	0x0040019d
  4000e0:	0040019d 	.word	0x0040019d
  4000e4:	0040019d 	.word	0x0040019d
  4000e8:	0040019d 	.word	0x0040019d
  4000ec:	0040019d 	.word	0x0040019d
  4000f0:	0040019d 	.word	0x0040019d
  4000f4:	0040019d 	.word	0x0040019d
  4000f8:	0040019d 	.word	0x0040019d
  4000fc:	0040019d 	.word	0x0040019d
  400100:	0040019d 	.word	0x0040019d
  400104:	0040019d 	.word	0x0040019d
  400108:	0040019d 	.word	0x0040019d
  40010c:	0040019d 	.word	0x0040019d
  400110:	0040019d 	.word	0x0040019d
	...
  400120:	0040019d 	.word	0x0040019d
  400124:	0040019d 	.word	0x0040019d
  400128:	0040019d 	.word	0x0040019d
  40012c:	0040019d 	.word	0x0040019d
  400130:	0040019d 	.word	0x0040019d
  400134:	00000000 	.word	0x00000000
  400138:	0040019d 	.word	0x0040019d
  40013c:	0040019d 	.word	0x0040019d

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	20400480 	.word	0x20400480
  40015c:	00000000 	.word	0x00000000
  400160:	0040053c 	.word	0x0040053c

00400164 <frame_dummy>:
  400164:	4b08      	ldr	r3, [pc, #32]	; (400188 <frame_dummy+0x24>)
  400166:	b510      	push	{r4, lr}
  400168:	b11b      	cbz	r3, 400172 <frame_dummy+0xe>
  40016a:	4808      	ldr	r0, [pc, #32]	; (40018c <frame_dummy+0x28>)
  40016c:	4908      	ldr	r1, [pc, #32]	; (400190 <frame_dummy+0x2c>)
  40016e:	f3af 8000 	nop.w
  400172:	4808      	ldr	r0, [pc, #32]	; (400194 <frame_dummy+0x30>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b903      	cbnz	r3, 40017a <frame_dummy+0x16>
  400178:	bd10      	pop	{r4, pc}
  40017a:	4b07      	ldr	r3, [pc, #28]	; (400198 <frame_dummy+0x34>)
  40017c:	2b00      	cmp	r3, #0
  40017e:	d0fb      	beq.n	400178 <frame_dummy+0x14>
  400180:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400184:	4718      	bx	r3
  400186:	bf00      	nop
  400188:	00000000 	.word	0x00000000
  40018c:	0040053c 	.word	0x0040053c
  400190:	20400484 	.word	0x20400484
  400194:	0040053c 	.word	0x0040053c
  400198:	00000000 	.word	0x00000000

0040019c <Dummy_Handler>:
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
        while (1) {
        }
  40019c:	e7fe      	b.n	40019c <Dummy_Handler>
  40019e:	bf00      	nop

004001a0 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  4001a0:	b508      	push	{r3, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
  4001a2:	4b19      	ldr	r3, [pc, #100]	; (400208 <Reset_Handler+0x68>)
  4001a4:	4a19      	ldr	r2, [pc, #100]	; (40020c <Reset_Handler+0x6c>)
  4001a6:	429a      	cmp	r2, r3
  4001a8:	d003      	beq.n	4001b2 <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
  4001aa:	4b19      	ldr	r3, [pc, #100]	; (400210 <Reset_Handler+0x70>)
  4001ac:	4a16      	ldr	r2, [pc, #88]	; (400208 <Reset_Handler+0x68>)
  4001ae:	429a      	cmp	r2, r3
  4001b0:	d304      	bcc.n	4001bc <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  4001b2:	4b18      	ldr	r3, [pc, #96]	; (400214 <Reset_Handler+0x74>)
  4001b4:	4a18      	ldr	r2, [pc, #96]	; (400218 <Reset_Handler+0x78>)
  4001b6:	429a      	cmp	r2, r3
  4001b8:	d310      	bcc.n	4001dc <Reset_Handler+0x3c>
  4001ba:	e01b      	b.n	4001f4 <Reset_Handler+0x54>
  4001bc:	4912      	ldr	r1, [pc, #72]	; (400208 <Reset_Handler+0x68>)
  4001be:	1d0a      	adds	r2, r1, #4
  4001c0:	4b16      	ldr	r3, [pc, #88]	; (40021c <Reset_Handler+0x7c>)
  4001c2:	1a9b      	subs	r3, r3, r2
  4001c4:	f023 0303 	bic.w	r3, r3, #3
  4001c8:	3304      	adds	r3, #4
  4001ca:	4a10      	ldr	r2, [pc, #64]	; (40020c <Reset_Handler+0x6c>)
  4001cc:	4413      	add	r3, r2
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
                        *pDest++ = *pSrc++;
  4001ce:	f852 0b04 	ldr.w	r0, [r2], #4
  4001d2:	f841 0b04 	str.w	r0, [r1], #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
  4001d6:	429a      	cmp	r2, r3
  4001d8:	d1f9      	bne.n	4001ce <Reset_Handler+0x2e>
  4001da:	e7ea      	b.n	4001b2 <Reset_Handler+0x12>
  4001dc:	4b10      	ldr	r3, [pc, #64]	; (400220 <Reset_Handler+0x80>)
  4001de:	4a11      	ldr	r2, [pc, #68]	; (400224 <Reset_Handler+0x84>)
  4001e0:	1ad2      	subs	r2, r2, r3
  4001e2:	f022 0203 	bic.w	r2, r2, #3
  4001e6:	441a      	add	r2, r3
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  4001e8:	3b04      	subs	r3, #4
                *pDest++ = 0;
  4001ea:	2100      	movs	r1, #0
  4001ec:	f843 1b04 	str.w	r1, [r3], #4
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  4001f0:	4293      	cmp	r3, r2
  4001f2:	d1fb      	bne.n	4001ec <Reset_Handler+0x4c>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4001f4:	4a0c      	ldr	r2, [pc, #48]	; (400228 <Reset_Handler+0x88>)
  4001f6:	4b0d      	ldr	r3, [pc, #52]	; (40022c <Reset_Handler+0x8c>)
  4001f8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4001fc:	6093      	str	r3, [r2, #8]

        /* Initialize the C library */
        __libc_init_array();
  4001fe:	4b0c      	ldr	r3, [pc, #48]	; (400230 <Reset_Handler+0x90>)
  400200:	4798      	blx	r3

        /* Branch to main function */
        main();
  400202:	4b0c      	ldr	r3, [pc, #48]	; (400234 <Reset_Handler+0x94>)
  400204:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  400206:	e7fe      	b.n	400206 <Reset_Handler+0x66>
  400208:	20400000 	.word	0x20400000
  40020c:	0040053c 	.word	0x0040053c
  400210:	20400480 	.word	0x20400480
  400214:	20402434 	.word	0x20402434
  400218:	20400480 	.word	0x20400480
  40021c:	20400483 	.word	0x20400483
  400220:	20400484 	.word	0x20400484
  400224:	20402437 	.word	0x20402437
  400228:	e000ed00 	.word	0xe000ed00
  40022c:	00400000 	.word	0x00400000
  400230:	004003cd 	.word	0x004003cd
  400234:	00400395 	.word	0x00400395

00400238 <SystemInit>:
 * Initialize the System and update the SystemFrequency variable.
 */
 void SystemInit( void )
{
  /* Set FWS according to SYS_BOARD_MCKR configuration */
  EFC->EEFC_FMR = EEFC_FMR_FWS(5);
  400238:	f44f 62a0 	mov.w	r2, #1280	; 0x500
  40023c:	4b20      	ldr	r3, [pc, #128]	; (4002c0 <SystemInit+0x88>)
  40023e:	601a      	str	r2, [r3, #0]

  /* Initialize main oscillator */
  if ( !(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) )
  400240:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
  400244:	6a1b      	ldr	r3, [r3, #32]
  400246:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40024a:	d107      	bne.n	40025c <SystemInit+0x24>
  {
    PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | SYS_BOARD_OSCOUNT | CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
  40024c:	4a1d      	ldr	r2, [pc, #116]	; (4002c4 <SystemInit+0x8c>)
  40024e:	4b1e      	ldr	r3, [pc, #120]	; (4002c8 <SystemInit+0x90>)
  400250:	621a      	str	r2, [r3, #32]

    while ( !(PMC->PMC_SR & PMC_SR_MOSCXTS) )
  400252:	461a      	mov	r2, r3
  400254:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400256:	f013 0f01 	tst.w	r3, #1
  40025a:	d0fb      	beq.n	400254 <SystemInit+0x1c>
    {
    }
  }

  /* Switch to 3-20MHz Xtal oscillator */
  PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | SYS_BOARD_OSCOUNT | CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;
  40025c:	4a1b      	ldr	r2, [pc, #108]	; (4002cc <SystemInit+0x94>)
  40025e:	4b1a      	ldr	r3, [pc, #104]	; (4002c8 <SystemInit+0x90>)
  400260:	621a      	str	r2, [r3, #32]

  while ( !(PMC->PMC_SR & PMC_SR_MOSCSELS) )
  400262:	461a      	mov	r2, r3
  400264:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400266:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  40026a:	d0fb      	beq.n	400264 <SystemInit+0x2c>
  {
  }

  PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
  40026c:	4a16      	ldr	r2, [pc, #88]	; (4002c8 <SystemInit+0x90>)
  40026e:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400270:	f023 0303 	bic.w	r3, r3, #3
  400274:	f043 0301 	orr.w	r3, r3, #1
  400278:	6313      	str	r3, [r2, #48]	; 0x30

  while ( !(PMC->PMC_SR & PMC_SR_MCKRDY) )
  40027a:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40027c:	f013 0f08 	tst.w	r3, #8
  400280:	d0fb      	beq.n	40027a <SystemInit+0x42>
  {
  }

  /* Initialize PLLA */
  PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
  400282:	4a13      	ldr	r2, [pc, #76]	; (4002d0 <SystemInit+0x98>)
  400284:	4b10      	ldr	r3, [pc, #64]	; (4002c8 <SystemInit+0x90>)
  400286:	629a      	str	r2, [r3, #40]	; 0x28
  while ( !(PMC->PMC_SR & PMC_SR_LOCKA) )
  400288:	461a      	mov	r2, r3
  40028a:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40028c:	f013 0f02 	tst.w	r3, #2
  400290:	d0fb      	beq.n	40028a <SystemInit+0x52>
  {
  }

  /* Switch to main clock */
  PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
  400292:	f240 1211 	movw	r2, #273	; 0x111
  400296:	4b0c      	ldr	r3, [pc, #48]	; (4002c8 <SystemInit+0x90>)
  400298:	631a      	str	r2, [r3, #48]	; 0x30
  while ( !(PMC->PMC_SR & PMC_SR_MCKRDY) )
  40029a:	461a      	mov	r2, r3
  40029c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40029e:	f013 0f08 	tst.w	r3, #8
  4002a2:	d0fb      	beq.n	40029c <SystemInit+0x64>
  {
  }

  /* Switch to PLLA */
  PMC->PMC_MCKR = SYS_BOARD_MCKR;
  4002a4:	f44f 7289 	mov.w	r2, #274	; 0x112
  4002a8:	4b07      	ldr	r3, [pc, #28]	; (4002c8 <SystemInit+0x90>)
  4002aa:	631a      	str	r2, [r3, #48]	; 0x30
  while ( !(PMC->PMC_SR & PMC_SR_MCKRDY) )
  4002ac:	461a      	mov	r2, r3
  4002ae:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4002b0:	f013 0f08 	tst.w	r3, #8
  4002b4:	d0fb      	beq.n	4002ae <SystemInit+0x76>
  {
  }

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
  4002b6:	4a07      	ldr	r2, [pc, #28]	; (4002d4 <SystemInit+0x9c>)
  4002b8:	4b07      	ldr	r3, [pc, #28]	; (4002d8 <SystemInit+0xa0>)
  4002ba:	601a      	str	r2, [r3, #0]
  4002bc:	4770      	bx	lr
  4002be:	bf00      	nop
  4002c0:	400e0c00 	.word	0x400e0c00
  4002c4:	00370809 	.word	0x00370809
  4002c8:	400e0600 	.word	0x400e0600
  4002cc:	01370809 	.word	0x01370809
  4002d0:	20313f01 	.word	0x20313f01
  4002d4:	07270e00 	.word	0x07270e00
  4002d8:	20400000 	.word	0x20400000

004002dc <fir_int32>:
 * @param io_length: Length of input and output arrays (should be the same)
 * @param fir_coeffs: Pointer to FIR coefficient array
 * @param num_taps: Number of FIR taps (should be length of fir_coeffs)
 * @param dot_n: n value in fixed point Qm.n notation
 */
void fir_int32(int32_t *input, int32_t *output, uint32_t io_length, int32_t *fir_coeffs, uint32_t dot_n) {
  4002dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4002e0:	b083      	sub	sp, #12
  4002e2:	f8dd 9030 	ldr.w	r9, [sp, #48]	; 0x30
           uint32_t io_index             =  0;    // Index for input and output buffers
           uint32_t fir_index            =  0;    // Index for FIR filter
           int64_t  fir_acc              =  0;    // FIR accumulator
           int32_t  delay_val            =  0;    // Delayed input value
    
    for(io_index = 0; io_index < io_length; io_index++) {
  4002e6:	2a00      	cmp	r2, #0
  4002e8:	d04c      	beq.n	400384 <fir_int32+0xa8>
  4002ea:	469a      	mov	sl, r3
  4002ec:	4b27      	ldr	r3, [pc, #156]	; (40038c <fir_int32+0xb0>)
  4002ee:	681b      	ldr	r3, [r3, #0]
  4002f0:	4683      	mov	fp, r0
  4002f2:	f1a1 0804 	sub.w	r8, r1, #4
  4002f6:	eb00 0282 	add.w	r2, r0, r2, lsl #2
  4002fa:	9200      	str	r2, [sp, #0]
        fir_acc = 0;
        delay_line[delay_line_index] = input[io_index];                                 // Copy input value to delay line
  4002fc:	4823      	ldr	r0, [pc, #140]	; (40038c <fir_int32+0xb0>)
  4002fe:	f10a 0c50 	add.w	ip, sl, #80	; 0x50
        for(fir_index = 0; fir_index < FIR_LEN; fir_index++) {                         // Convolve delay line with FIR coefficients
            delay_val = delay_line[ mod((delay_line_index - fir_index), FIR_LEN) ];      
  400302:	f8df e08c 	ldr.w	lr, [pc, #140]	; 400390 <fir_int32+0xb4>
            fir_acc += (int64_t)(delay_val * fir_coeffs[fir_index]);                    
        }
        output[io_index] = (int32_t)(fir_acc >> dot_n);                                  // Finish fixed-point math and output FIR conv result
  400306:	f1c9 0220 	rsb	r2, r9, #32
  40030a:	9201      	str	r2, [sp, #4]
           int64_t  fir_acc              =  0;    // FIR accumulator
           int32_t  delay_val            =  0;    // Delayed input value
    
    for(io_index = 0; io_index < io_length; io_index++) {
        fir_acc = 0;
        delay_line[delay_line_index] = input[io_index];                                 // Copy input value to delay line
  40030c:	f85b 1b04 	ldr.w	r1, [fp], #4
  400310:	eb00 0283 	add.w	r2, r0, r3, lsl #2
  400314:	6051      	str	r1, [r2, #4]
  400316:	f1aa 0104 	sub.w	r1, sl, #4
  40031a:	461a      	mov	r2, r3
           uint32_t fir_index            =  0;    // Index for FIR filter
           int64_t  fir_acc              =  0;    // FIR accumulator
           int32_t  delay_val            =  0;    // Delayed input value
    
    for(io_index = 0; io_index < io_length; io_index++) {
        fir_acc = 0;
  40031c:	2600      	movs	r6, #0
  40031e:	4637      	mov	r7, r6
        delay_line[delay_line_index] = input[io_index];                                 // Copy input value to delay line
        for(fir_index = 0; fir_index < FIR_LEN; fir_index++) {                         // Convolve delay line with FIR coefficients
            delay_val = delay_line[ mod((delay_line_index - fir_index), FIR_LEN) ];      
  400320:	fba2 450e 	umull	r4, r5, r2, lr
  400324:	1b54      	subs	r4, r2, r5
  400326:	eb05 0454 	add.w	r4, r5, r4, lsr #1
  40032a:	0924      	lsrs	r4, r4, #4
  40032c:	eb04 0444 	add.w	r4, r4, r4, lsl #1
  400330:	ebc4 04c4 	rsb	r4, r4, r4, lsl #3
  400334:	1b14      	subs	r4, r2, r4
  400336:	eb00 0484 	add.w	r4, r0, r4, lsl #2
            fir_acc += (int64_t)(delay_val * fir_coeffs[fir_index]);                    
  40033a:	f851 5f04 	ldr.w	r5, [r1, #4]!
  40033e:	6864      	ldr	r4, [r4, #4]
  400340:	fb04 f405 	mul.w	r4, r4, r5
  400344:	1936      	adds	r6, r6, r4
  400346:	eb47 77e4 	adc.w	r7, r7, r4, asr #31
  40034a:	3a01      	subs	r2, #1
           int32_t  delay_val            =  0;    // Delayed input value
    
    for(io_index = 0; io_index < io_length; io_index++) {
        fir_acc = 0;
        delay_line[delay_line_index] = input[io_index];                                 // Copy input value to delay line
        for(fir_index = 0; fir_index < FIR_LEN; fir_index++) {                         // Convolve delay line with FIR coefficients
  40034c:	4561      	cmp	r1, ip
  40034e:	d1e7      	bne.n	400320 <fir_int32+0x44>
  400350:	f108 0804 	add.w	r8, r8, #4
            delay_val = delay_line[ mod((delay_line_index - fir_index), FIR_LEN) ];      
            fir_acc += (int64_t)(delay_val * fir_coeffs[fir_index]);                    
        }
        output[io_index] = (int32_t)(fir_acc >> dot_n);                                  // Finish fixed-point math and output FIR conv result
  400354:	f1b9 0120 	subs.w	r1, r9, #32
  400358:	fa26 f209 	lsr.w	r2, r6, r9
  40035c:	9c01      	ldr	r4, [sp, #4]
  40035e:	fa07 f404 	lsl.w	r4, r7, r4
  400362:	ea42 0204 	orr.w	r2, r2, r4
  400366:	d402      	bmi.n	40036e <fir_int32+0x92>
  400368:	fa47 f101 	asr.w	r1, r7, r1
  40036c:	430a      	orrs	r2, r1
  40036e:	f8c8 2000 	str.w	r2, [r8]
        delay_line_index++;                                                              
  400372:	3301      	adds	r3, #1
        if(delay_line_index >= FIR_LEN) {                                               // Reset delay line index on overflow
            delay_line_index = 0;                                                        
  400374:	2b15      	cmp	r3, #21
  400376:	bf28      	it	cs
  400378:	2300      	movcs	r3, #0
           uint32_t io_index             =  0;    // Index for input and output buffers
           uint32_t fir_index            =  0;    // Index for FIR filter
           int64_t  fir_acc              =  0;    // FIR accumulator
           int32_t  delay_val            =  0;    // Delayed input value
    
    for(io_index = 0; io_index < io_length; io_index++) {
  40037a:	9a00      	ldr	r2, [sp, #0]
  40037c:	4593      	cmp	fp, r2
  40037e:	d1c5      	bne.n	40030c <fir_int32+0x30>
  400380:	4a02      	ldr	r2, [pc, #8]	; (40038c <fir_int32+0xb0>)
  400382:	6013      	str	r3, [r2, #0]
        delay_line_index++;                                                              
        if(delay_line_index >= FIR_LEN) {                                               // Reset delay line index on overflow
            delay_line_index = 0;                                                        
        }
    }   
}
  400384:	b003      	add	sp, #12
  400386:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40038a:	bf00      	nop
  40038c:	2040049c 	.word	0x2040049c
  400390:	86186187 	.word	0x86186187

00400394 <main>:

////////////////////////////////////////////////////////////

int main(void) {
  400394:	b580      	push	{r7, lr}
  400396:	b082      	sub	sp, #8
    /* Initialize the SAM system */
    SystemInit();    
  400398:	4b08      	ldr	r3, [pc, #32]	; (4003bc <main+0x28>)
  40039a:	4798      	blx	r3

    /* Replace with your application code */
    while (1) {
        fir_int32(input, output, IO_LEN, fir_coeffs, 31);
  40039c:	4d08      	ldr	r5, [pc, #32]	; (4003c0 <main+0x2c>)
  40039e:	f105 0758 	add.w	r7, r5, #88	; 0x58
  4003a2:	4e08      	ldr	r6, [pc, #32]	; (4003c4 <main+0x30>)
  4003a4:	231f      	movs	r3, #31
  4003a6:	9300      	str	r3, [sp, #0]
  4003a8:	4638      	mov	r0, r7
  4003aa:	f605 71f8 	addw	r1, r5, #4088	; 0xff8
  4003ae:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  4003b2:	4633      	mov	r3, r6
  4003b4:	4c04      	ldr	r4, [pc, #16]	; (4003c8 <main+0x34>)
  4003b6:	47a0      	blx	r4
    }
  4003b8:	e7f4      	b.n	4003a4 <main+0x10>
  4003ba:	bf00      	nop
  4003bc:	00400239 	.word	0x00400239
  4003c0:	2040049c 	.word	0x2040049c
  4003c4:	20400004 	.word	0x20400004
  4003c8:	004002dd 	.word	0x004002dd

004003cc <__libc_init_array>:
  4003cc:	b570      	push	{r4, r5, r6, lr}
  4003ce:	4e0f      	ldr	r6, [pc, #60]	; (40040c <__libc_init_array+0x40>)
  4003d0:	4d0f      	ldr	r5, [pc, #60]	; (400410 <__libc_init_array+0x44>)
  4003d2:	1b76      	subs	r6, r6, r5
  4003d4:	10b6      	asrs	r6, r6, #2
  4003d6:	bf18      	it	ne
  4003d8:	2400      	movne	r4, #0
  4003da:	d005      	beq.n	4003e8 <__libc_init_array+0x1c>
  4003dc:	3401      	adds	r4, #1
  4003de:	f855 3b04 	ldr.w	r3, [r5], #4
  4003e2:	4798      	blx	r3
  4003e4:	42a6      	cmp	r6, r4
  4003e6:	d1f9      	bne.n	4003dc <__libc_init_array+0x10>
  4003e8:	4e0a      	ldr	r6, [pc, #40]	; (400414 <__libc_init_array+0x48>)
  4003ea:	f000 f895 	bl	400518 <_init>
  4003ee:	4d0a      	ldr	r5, [pc, #40]	; (400418 <__libc_init_array+0x4c>)
  4003f0:	1b76      	subs	r6, r6, r5
  4003f2:	10b6      	asrs	r6, r6, #2
  4003f4:	bf18      	it	ne
  4003f6:	2400      	movne	r4, #0
  4003f8:	d006      	beq.n	400408 <__libc_init_array+0x3c>
  4003fa:	3401      	adds	r4, #1
  4003fc:	f855 3b04 	ldr.w	r3, [r5], #4
  400400:	4798      	blx	r3
  400402:	42a6      	cmp	r6, r4
  400404:	d1f9      	bne.n	4003fa <__libc_init_array+0x2e>
  400406:	bd70      	pop	{r4, r5, r6, pc}
  400408:	bd70      	pop	{r4, r5, r6, pc}
  40040a:	bf00      	nop
  40040c:	00400524 	.word	0x00400524
  400410:	00400524 	.word	0x00400524
  400414:	0040052c 	.word	0x0040052c
  400418:	00400524 	.word	0x00400524

0040041c <register_fini>:
  40041c:	4b02      	ldr	r3, [pc, #8]	; (400428 <register_fini+0xc>)
  40041e:	b113      	cbz	r3, 400426 <register_fini+0xa>
  400420:	4802      	ldr	r0, [pc, #8]	; (40042c <register_fini+0x10>)
  400422:	f000 b805 	b.w	400430 <atexit>
  400426:	4770      	bx	lr
  400428:	00000000 	.word	0x00000000
  40042c:	0040043d 	.word	0x0040043d

00400430 <atexit>:
  400430:	4601      	mov	r1, r0
  400432:	2000      	movs	r0, #0
  400434:	4602      	mov	r2, r0
  400436:	4603      	mov	r3, r0
  400438:	f000 b816 	b.w	400468 <__register_exitproc>

0040043c <__libc_fini_array>:
  40043c:	b538      	push	{r3, r4, r5, lr}
  40043e:	4b08      	ldr	r3, [pc, #32]	; (400460 <__libc_fini_array+0x24>)
  400440:	4d08      	ldr	r5, [pc, #32]	; (400464 <__libc_fini_array+0x28>)
  400442:	1aed      	subs	r5, r5, r3
  400444:	10ac      	asrs	r4, r5, #2
  400446:	bf18      	it	ne
  400448:	18ed      	addne	r5, r5, r3
  40044a:	d005      	beq.n	400458 <__libc_fini_array+0x1c>
  40044c:	3c01      	subs	r4, #1
  40044e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  400452:	4798      	blx	r3
  400454:	2c00      	cmp	r4, #0
  400456:	d1f9      	bne.n	40044c <__libc_fini_array+0x10>
  400458:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40045c:	f000 b866 	b.w	40052c <_fini>
  400460:	00400538 	.word	0x00400538
  400464:	0040053c 	.word	0x0040053c

00400468 <__register_exitproc>:
  400468:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40046c:	4c26      	ldr	r4, [pc, #152]	; (400508 <__register_exitproc+0xa0>)
  40046e:	4606      	mov	r6, r0
  400470:	4688      	mov	r8, r1
  400472:	4691      	mov	r9, r2
  400474:	6825      	ldr	r5, [r4, #0]
  400476:	469a      	mov	sl, r3
  400478:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  40047c:	2c00      	cmp	r4, #0
  40047e:	d03a      	beq.n	4004f6 <__register_exitproc+0x8e>
  400480:	6860      	ldr	r0, [r4, #4]
  400482:	281f      	cmp	r0, #31
  400484:	dc19      	bgt.n	4004ba <__register_exitproc+0x52>
  400486:	1c41      	adds	r1, r0, #1
  400488:	b186      	cbz	r6, 4004ac <__register_exitproc+0x44>
  40048a:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  40048e:	2201      	movs	r2, #1
  400490:	2e02      	cmp	r6, #2
  400492:	f8c5 9088 	str.w	r9, [r5, #136]	; 0x88
  400496:	fa02 f200 	lsl.w	r2, r2, r0
  40049a:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
  40049e:	ea43 0302 	orr.w	r3, r3, r2
  4004a2:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
  4004a6:	f8c5 a108 	str.w	sl, [r5, #264]	; 0x108
  4004aa:	d01e      	beq.n	4004ea <__register_exitproc+0x82>
  4004ac:	1c83      	adds	r3, r0, #2
  4004ae:	6061      	str	r1, [r4, #4]
  4004b0:	2000      	movs	r0, #0
  4004b2:	f844 8023 	str.w	r8, [r4, r3, lsl #2]
  4004b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4004ba:	4b14      	ldr	r3, [pc, #80]	; (40050c <__register_exitproc+0xa4>)
  4004bc:	b303      	cbz	r3, 400500 <__register_exitproc+0x98>
  4004be:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4004c2:	f3af 8000 	nop.w
  4004c6:	4604      	mov	r4, r0
  4004c8:	b1d0      	cbz	r0, 400500 <__register_exitproc+0x98>
  4004ca:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  4004ce:	2700      	movs	r7, #0
  4004d0:	2101      	movs	r1, #1
  4004d2:	6003      	str	r3, [r0, #0]
  4004d4:	4638      	mov	r0, r7
  4004d6:	6067      	str	r7, [r4, #4]
  4004d8:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  4004dc:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  4004e0:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  4004e4:	2e00      	cmp	r6, #0
  4004e6:	d0e1      	beq.n	4004ac <__register_exitproc+0x44>
  4004e8:	e7cf      	b.n	40048a <__register_exitproc+0x22>
  4004ea:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
  4004ee:	431a      	orrs	r2, r3
  4004f0:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  4004f4:	e7da      	b.n	4004ac <__register_exitproc+0x44>
  4004f6:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  4004fa:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  4004fe:	e7bf      	b.n	400480 <__register_exitproc+0x18>
  400500:	f04f 30ff 	mov.w	r0, #4294967295
  400504:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400508:	00400514 	.word	0x00400514
  40050c:	00000000 	.word	0x00000000
  400510:	00000043 	.word	0x00000043

00400514 <_global_impure_ptr>:
  400514:	20400058                                X.@ 

00400518 <_init>:
  400518:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40051a:	bf00      	nop
  40051c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40051e:	bc08      	pop	{r3}
  400520:	469e      	mov	lr, r3
  400522:	4770      	bx	lr

00400524 <__init_array_start>:
  400524:	0040041d 	.word	0x0040041d

00400528 <__frame_dummy_init_array_entry>:
  400528:	00400165                                e.@.

0040052c <_fini>:
  40052c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40052e:	bf00      	nop
  400530:	bcf8      	pop	{r3, r4, r5, r6, r7}
  400532:	bc08      	pop	{r3}
  400534:	469e      	mov	lr, r3
  400536:	4770      	bx	lr

00400538 <__fini_array_start>:
  400538:	00400141 	.word	0x00400141
