Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Feb  4 15:58:17 2025
| Host         : RussComputer running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file scrolling_top_layer_timing_summary_routed.rpt -pb scrolling_top_layer_timing_summary_routed.pb -rpx scrolling_top_layer_timing_summary_routed.rpx -warn_on_violation
| Design       : scrolling_top_layer
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     116         
TIMING-20  Warning           Non-clocked latch               3           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (119)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (241)
5. checking no_input_delay (7)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (119)
--------------------------
 There are 92 register/latch pins with no clock driven by root clock pin: clk_100MHz (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: D1/debounce_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: L1/btn_flag_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: button_clock/clk_temp_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: fast_clock/fast_clk_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: led_clock/led_clk_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: slow_clock/slow_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (241)
--------------------------------------------------
 There are 241 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  271          inf        0.000                      0                  271           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           271 Endpoints
Min Delay           271 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A1/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.198ns  (logic 5.013ns (44.766%)  route 6.185ns (55.234%))
  Logic Levels:           6  (FDCE=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDCE                         0.000     0.000 r  A1/digit_counter_reg[0]/C
    SLICE_X64Y77         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  A1/digit_counter_reg[0]/Q
                         net (fo=19, routed)          0.991     1.509    S1/seg_data[12][0]
    SLICE_X65Y78         LUT4 (Prop_lut4_I1_O)        0.152     1.661 r  S1/g0_b0_i_9/O
                         net (fo=8, routed)           0.868     2.530    S1/temp_seg_data2[1]
    SLICE_X63Y77         LUT6 (Prop_lut6_I4_O)        0.326     2.856 r  S1/g0_b0_i_2/O
                         net (fo=8, routed)           1.036     3.892    S1/sel[1]
    SLICE_X65Y78         LUT5 (Prop_lut5_I1_O)        0.124     4.016 r  S1/g0_b4/O
                         net (fo=2, routed)           0.881     4.897    S1/g0_b4_n_0
    SLICE_X65Y77         LUT4 (Prop_lut4_I2_O)        0.150     5.047 r  S1/seg_data_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.408     7.455    seg_data_OBUF[4]
    A7                   OBUF (Prop_obuf_I_O)         3.743    11.198 r  seg_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.198    seg_data[4]
    A7                                                                r  seg_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.180ns  (logic 5.217ns (46.666%)  route 5.963ns (53.334%))
  Logic Levels:           6  (FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDCE                         0.000     0.000 r  A1/digit_counter_reg[0]/C
    SLICE_X64Y77         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  A1/digit_counter_reg[0]/Q
                         net (fo=19, routed)          0.991     1.509    S1/seg_data[12][0]
    SLICE_X65Y78         LUT4 (Prop_lut4_I1_O)        0.152     1.661 r  S1/g0_b0_i_9/O
                         net (fo=8, routed)           0.868     2.530    S1/temp_seg_data2[1]
    SLICE_X63Y77         LUT6 (Prop_lut6_I4_O)        0.326     2.856 f  S1/g0_b0_i_2/O
                         net (fo=8, routed)           1.035     3.891    S1/sel[1]
    SLICE_X65Y78         LUT5 (Prop_lut5_I1_O)        0.117     4.008 r  S1/g0_b7/O
                         net (fo=2, routed)           0.952     4.960    L1/out[0]
    SLICE_X65Y76         LUT3 (Prop_lut3_I1_O)        0.358     5.318 r  L1/seg_data_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.116     7.434    seg_data_OBUF[7]
    A6                   OBUF (Prop_obuf_I_O)         3.746    11.180 r  seg_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.180    seg_data[7]
    A6                                                                r  seg_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.118ns  (logic 4.998ns (44.949%)  route 6.121ns (55.051%))
  Logic Levels:           6  (FDCE=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDCE                         0.000     0.000 r  A1/digit_counter_reg[0]/C
    SLICE_X64Y77         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  A1/digit_counter_reg[0]/Q
                         net (fo=19, routed)          0.991     1.509    S1/seg_data[12][0]
    SLICE_X65Y78         LUT4 (Prop_lut4_I1_O)        0.152     1.661 r  S1/g0_b0_i_9/O
                         net (fo=8, routed)           0.868     2.530    S1/temp_seg_data2[1]
    SLICE_X63Y77         LUT6 (Prop_lut6_I4_O)        0.326     2.856 r  S1/g0_b0_i_2/O
                         net (fo=8, routed)           1.035     3.891    S1/sel[1]
    SLICE_X65Y78         LUT5 (Prop_lut5_I1_O)        0.124     4.015 r  S1/g0_b6/O
                         net (fo=2, routed)           1.109     5.124    S1/g0_b6_n_0
    SLICE_X65Y77         LUT4 (Prop_lut4_I2_O)        0.150     5.274 r  S1/seg_data_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.117     7.391    seg_data_OBUF[6]
    B5                   OBUF (Prop_obuf_I_O)         3.728    11.118 r  seg_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.118    seg_data[6]
    B5                                                                r  seg_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_data[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.015ns  (logic 4.951ns (44.945%)  route 6.064ns (55.055%))
  Logic Levels:           6  (FDCE=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDCE                         0.000     0.000 r  A1/digit_counter_reg[0]/C
    SLICE_X64Y77         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  A1/digit_counter_reg[0]/Q
                         net (fo=19, routed)          0.991     1.509    S1/seg_data[12][0]
    SLICE_X65Y78         LUT4 (Prop_lut4_I1_O)        0.152     1.661 r  S1/g0_b0_i_9/O
                         net (fo=8, routed)           0.868     2.530    S1/temp_seg_data2[1]
    SLICE_X63Y77         LUT6 (Prop_lut6_I4_O)        0.326     2.856 r  S1/g0_b0_i_2/O
                         net (fo=8, routed)           1.036     3.892    S1/sel[1]
    SLICE_X65Y78         LUT5 (Prop_lut5_I1_O)        0.120     4.012 r  S1/g0_b5/O
                         net (fo=2, routed)           0.811     4.822    S1/g0_b5_n_0
    SLICE_X65Y77         LUT4 (Prop_lut4_I2_O)        0.327     5.149 r  S1/seg_data_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.358     7.507    seg_data_OBUF[13]
    H4                   OBUF (Prop_obuf_I_O)         3.508    11.015 r  seg_data_OBUF[13]_inst/O
                         net (fo=0)                   0.000    11.015    seg_data[13]
    H4                                                                r  seg_data[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.958ns  (logic 5.191ns (47.370%)  route 5.767ns (52.630%))
  Logic Levels:           6  (FDCE=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDCE                         0.000     0.000 r  A1/digit_counter_reg[0]/C
    SLICE_X64Y77         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  A1/digit_counter_reg[0]/Q
                         net (fo=19, routed)          0.991     1.509    S1/seg_data[12][0]
    SLICE_X65Y78         LUT4 (Prop_lut4_I1_O)        0.152     1.661 r  S1/g0_b0_i_9/O
                         net (fo=8, routed)           0.868     2.530    S1/temp_seg_data2[1]
    SLICE_X63Y77         LUT6 (Prop_lut6_I4_O)        0.326     2.856 r  S1/g0_b0_i_2/O
                         net (fo=8, routed)           1.036     3.892    S1/sel[1]
    SLICE_X65Y78         LUT5 (Prop_lut5_I1_O)        0.120     4.012 r  S1/g0_b5/O
                         net (fo=2, routed)           0.811     4.822    S1/g0_b5_n_0
    SLICE_X65Y77         LUT4 (Prop_lut4_I2_O)        0.357     5.179 r  S1/seg_data_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.061     7.240    seg_data_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         3.718    10.958 r  seg_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.958    seg_data[5]
    D6                                                                r  seg_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_data[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.944ns  (logic 4.968ns (45.398%)  route 5.976ns (54.602%))
  Logic Levels:           6  (FDCE=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDCE                         0.000     0.000 r  A1/digit_counter_reg[0]/C
    SLICE_X64Y77         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  A1/digit_counter_reg[0]/Q
                         net (fo=19, routed)          0.991     1.509    S1/seg_data[12][0]
    SLICE_X65Y78         LUT4 (Prop_lut4_I1_O)        0.152     1.661 r  S1/g0_b0_i_9/O
                         net (fo=8, routed)           0.868     2.530    S1/temp_seg_data2[1]
    SLICE_X63Y77         LUT6 (Prop_lut6_I4_O)        0.326     2.856 r  S1/g0_b0_i_2/O
                         net (fo=8, routed)           0.820     3.676    S1/sel[1]
    SLICE_X64Y78         LUT5 (Prop_lut5_I1_O)        0.124     3.800 r  S1/g0_b1/O
                         net (fo=2, routed)           0.989     4.788    S1/g0_b1_n_0
    SLICE_X64Y76         LUT4 (Prop_lut4_I2_O)        0.153     4.941 r  S1/seg_data_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.307     7.249    seg_data_OBUF[9]
    J3                   OBUF (Prop_obuf_I_O)         3.695    10.944 r  seg_data_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.944    seg_data[9]
    J3                                                                r  seg_data[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.836ns  (logic 4.762ns (43.943%)  route 6.074ns (56.057%))
  Logic Levels:           6  (FDCE=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDCE                         0.000     0.000 r  A1/digit_counter_reg[0]/C
    SLICE_X64Y77         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  A1/digit_counter_reg[0]/Q
                         net (fo=19, routed)          0.991     1.509    S1/seg_data[12][0]
    SLICE_X65Y78         LUT4 (Prop_lut4_I1_O)        0.152     1.661 r  S1/g0_b0_i_9/O
                         net (fo=8, routed)           0.868     2.530    S1/temp_seg_data2[1]
    SLICE_X63Y77         LUT6 (Prop_lut6_I4_O)        0.326     2.856 r  S1/g0_b0_i_2/O
                         net (fo=8, routed)           0.820     3.676    S1/sel[1]
    SLICE_X64Y78         LUT5 (Prop_lut5_I1_O)        0.124     3.800 r  S1/g0_b1/O
                         net (fo=2, routed)           0.989     4.788    S1/g0_b1_n_0
    SLICE_X64Y76         LUT4 (Prop_lut4_I2_O)        0.124     4.912 r  S1/seg_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.406     7.318    seg_data_OBUF[1]
    C5                   OBUF (Prop_obuf_I_O)         3.518    10.836 r  seg_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.836    seg_data[1]
    C5                                                                r  seg_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.780ns  (logic 5.020ns (46.565%)  route 5.760ns (53.435%))
  Logic Levels:           6  (FDCE=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDCE                         0.000     0.000 r  A1/digit_counter_reg[0]/C
    SLICE_X64Y77         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  A1/digit_counter_reg[0]/Q
                         net (fo=19, routed)          0.991     1.509    S1/seg_data[12][0]
    SLICE_X65Y78         LUT4 (Prop_lut4_I1_O)        0.152     1.661 r  S1/g0_b0_i_9/O
                         net (fo=8, routed)           0.868     2.530    S1/temp_seg_data2[1]
    SLICE_X63Y77         LUT6 (Prop_lut6_I4_O)        0.326     2.856 r  S1/g0_b0_i_2/O
                         net (fo=8, routed)           0.820     3.676    S1/sel[1]
    SLICE_X64Y78         LUT5 (Prop_lut5_I1_O)        0.150     3.826 r  S1/g0_b0/O
                         net (fo=2, routed)           0.815     4.641    S1/g0_b0_n_0
    SLICE_X64Y76         LUT4 (Prop_lut4_I2_O)        0.348     4.989 r  S1/seg_data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.265     7.254    seg_data_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.526    10.780 r  seg_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.780    seg_data[0]
    D7                                                                r  seg_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_data[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.662ns  (logic 4.764ns (44.684%)  route 5.898ns (55.316%))
  Logic Levels:           6  (FDCE=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDCE                         0.000     0.000 r  A1/digit_counter_reg[0]/C
    SLICE_X64Y77         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  A1/digit_counter_reg[0]/Q
                         net (fo=19, routed)          0.991     1.509    S1/seg_data[12][0]
    SLICE_X65Y78         LUT4 (Prop_lut4_I1_O)        0.152     1.661 r  S1/g0_b0_i_9/O
                         net (fo=8, routed)           0.868     2.530    S1/temp_seg_data2[1]
    SLICE_X63Y77         LUT6 (Prop_lut6_I4_O)        0.326     2.856 r  S1/g0_b0_i_2/O
                         net (fo=8, routed)           1.035     3.891    S1/sel[1]
    SLICE_X65Y78         LUT5 (Prop_lut5_I1_O)        0.124     4.015 r  S1/g0_b6/O
                         net (fo=2, routed)           1.109     5.124    S1/g0_b6_n_0
    SLICE_X65Y77         LUT4 (Prop_lut4_I2_O)        0.124     5.248 r  S1/seg_data_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           1.894     7.142    seg_data_OBUF[14]
    D1                   OBUF (Prop_obuf_I_O)         3.520    10.662 r  seg_data_OBUF[14]_inst/O
                         net (fo=0)                   0.000    10.662    seg_data[14]
    D1                                                                r  seg_data[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_data[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.633ns  (logic 5.271ns (49.568%)  route 5.363ns (50.432%))
  Logic Levels:           6  (FDCE=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDCE                         0.000     0.000 r  A1/digit_counter_reg[0]/C
    SLICE_X64Y77         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  A1/digit_counter_reg[0]/Q
                         net (fo=19, routed)          0.991     1.509    S1/seg_data[12][0]
    SLICE_X65Y78         LUT4 (Prop_lut4_I1_O)        0.152     1.661 r  S1/g0_b0_i_9/O
                         net (fo=8, routed)           0.868     2.530    S1/temp_seg_data2[1]
    SLICE_X63Y77         LUT6 (Prop_lut6_I4_O)        0.326     2.856 r  S1/g0_b0_i_2/O
                         net (fo=8, routed)           0.820     3.676    S1/sel[1]
    SLICE_X64Y78         LUT5 (Prop_lut5_I1_O)        0.150     3.826 r  S1/g0_b0/O
                         net (fo=2, routed)           0.815     4.641    S1/g0_b0_n_0
    SLICE_X64Y76         LUT4 (Prop_lut4_I2_O)        0.376     5.017 r  S1/seg_data_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.867     6.885    seg_data_OBUF[8]
    F4                   OBUF (Prop_obuf_I_O)         3.749    10.633 r  seg_data_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.633    seg_data[8]
    F4                                                                r  seg_data[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D1/debounce_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            L1/btn_flag_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.128ns (41.190%)  route 0.183ns (58.810%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDCE                         0.000     0.000 r  D1/debounce_reg/C
    SLICE_X65Y55         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  D1/debounce_reg/Q
                         net (fo=2, routed)           0.183     0.311    L1/btnIn
    SLICE_X65Y54         LDCE                                         r  L1/btn_flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            D1/debounce_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDCE                         0.000     0.000 r  D1/count_reg[1]/C
    SLICE_X65Y55         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  D1/count_reg[1]/Q
                         net (fo=2, routed)           0.156     0.297    D1/count_reg_n_0_[1]
    SLICE_X65Y55         LUT3 (Prop_lut3_I1_O)        0.042     0.339 r  D1/debounce_i_1/O
                         net (fo=1, routed)           0.000     0.339    D1/debounce
    SLICE_X65Y55         FDCE                                         r  D1/debounce_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            D1/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDCE                         0.000     0.000 r  D1/count_reg[1]/C
    SLICE_X65Y55         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  D1/count_reg[1]/Q
                         net (fo=2, routed)           0.156     0.297    D1/count_reg_n_0_[1]
    SLICE_X65Y55         LUT3 (Prop_lut3_I2_O)        0.045     0.342 r  D1/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.342    D1/count[1]_i_1_n_0
    SLICE_X65Y55         FDCE                                         r  D1/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fast_clock/fast_clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fast_clock/fast_clk_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y73         FDCE                         0.000     0.000 r  fast_clock/fast_clk_count_reg[0]/C
    SLICE_X59Y73         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  fast_clock/fast_clk_count_reg[0]/Q
                         net (fo=3, routed)           0.167     0.308    fast_clock/fast_clk_count[0]
    SLICE_X59Y73         LUT1 (Prop_lut1_I0_O)        0.042     0.350 r  fast_clock/fast_clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.350    fast_clock/fast_clk_count_0[0]
    SLICE_X59Y73         FDCE                                         r  fast_clock/fast_clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_clock/clk_temp_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            button_clock/clk_temp_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDCE                         0.000     0.000 r  button_clock/clk_temp_reg/C
    SLICE_X65Y56         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  button_clock/clk_temp_reg/Q
                         net (fo=4, routed)           0.168     0.309    button_clock/CLK
    SLICE_X65Y56         LUT5 (Prop_lut5_I4_O)        0.045     0.354 r  button_clock/clk_temp_i_1/O
                         net (fo=1, routed)           0.000     0.354    button_clock/clk_temp_i_1_n_0
    SLICE_X65Y56         FDCE                                         r  button_clock/clk_temp_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/scroll_pos_counter_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            S1/scroll_pos_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.280ns (72.711%)  route 0.105ns (27.289%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDCE                         0.000     0.000 r  S1/scroll_pos_counter_reg[4]/C
    SLICE_X62Y78         FDCE (Prop_fdce_C_Q)         0.181     0.181 r  S1/scroll_pos_counter_reg[4]/Q
                         net (fo=17, routed)          0.105     0.286    S1/scroll_pos[4]
    SLICE_X62Y78         LUT5 (Prop_lut5_I3_O)        0.099     0.385 r  S1/scroll_pos_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.385    S1/scroll_pos_counter[0]_i_1_n_0
    SLICE_X62Y78         FDCE                                         r  S1/scroll_pos_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P1/lock_prev_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            P1/delay_state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.300ns (77.366%)  route 0.088ns (22.634%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDRE                         0.000     0.000 r  P1/lock_prev_reg/C
    SLICE_X64Y16         FDRE (Prop_fdre_C_Q)         0.202     0.202 r  P1/lock_prev_reg/Q
                         net (fo=3, routed)           0.088     0.290    P1/lock_prev
    SLICE_X64Y16         LUT4 (Prop_lut4_I2_O)        0.098     0.388 r  P1/delay_state_i_1/O
                         net (fo=1, routed)           0.000     0.388    P1/delay_state_i_1_n_0
    SLICE_X64Y16         FDRE                                         r  P1/delay_state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L1/lock_signal_reg/G
                            (positive level-sensitive latch)
  Destination:            P1/lock_prev_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.178ns (45.498%)  route 0.213ns (54.502%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         LDCE                         0.000     0.000 r  L1/lock_signal_reg/G
    SLICE_X64Y20         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  L1/lock_signal_reg/Q
                         net (fo=6, routed)           0.213     0.391    P1/lock
    SLICE_X64Y16         FDRE                                         r  P1/lock_prev_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_clock/led_clk_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_clock/led_clk_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.230ns (58.336%)  route 0.164ns (41.664%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y40         FDCE                         0.000     0.000 r  led_clock/led_clk_reg/C
    SLICE_X63Y40         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  led_clock/led_clk_reg/Q
                         net (fo=14, routed)          0.164     0.292    led_clock/led_clk
    SLICE_X63Y40         LUT2 (Prop_lut2_I1_O)        0.102     0.394 r  led_clock/led_clk_i_1/O
                         net (fo=1, routed)           0.000     0.394    led_clock/led_clk_i_1_n_0
    SLICE_X63Y40         FDCE                                         r  led_clock/led_clk_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/scroll_pos_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            S1/scroll_pos_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.239ns (60.599%)  route 0.155ns (39.401%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDCE                         0.000     0.000 r  S1/scroll_pos_counter_reg[1]/C
    SLICE_X62Y78         FDCE (Prop_fdce_C_Q)         0.194     0.194 r  S1/scroll_pos_counter_reg[1]/Q
                         net (fo=11, routed)          0.155     0.349    S1/Q[1]
    SLICE_X63Y78         LUT5 (Prop_lut5_I1_O)        0.045     0.394 r  S1/scroll_pos_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.394    S1/p_1_in[2]
    SLICE_X63Y78         FDCE                                         r  S1/scroll_pos_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------





