read -sv run_verilog_mid/adder_32b_18_70_482666d265b777c4ae8f57d9cebe0ec1.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_18_70_482666d265b777c4ae8f57d9cebe0ec1_yosys.v
