[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   1167       tick       3112048       1446239       1388707       3112048 
      2   1167       tick       4387274       2146092       2128759       4387274 
      3   1167       tick       4388744       2148062       2128605       4388744 
      4   1167       tick       4383397       2145729       2127765       4383397 
      5   1167       tick       4382683       2145058       2126985       4382683 
      6   1167       tick       4382156       2144250       2128752       4382156 
      7   1167       tick       4381406       2144481       2128547       4381406 
      8   1167       tick       4393018       2149720       2128496       4393018 
      9   1167       tick       4385345       2146675       2131391       4385345 
     10   1167       tick       4376391       2142402       2125025       4376391 
     11   1167       tick       4385565       2146718       2121834       4385565 
     12   1167       tick       4388153       2146517       2125774       4388153 
     13   1167       tick       4381285       2144410       2126150       4381285 
     14   1167       tick       4390044       2149081       2131086       4390044 
     15   1167       tick       4389428       2148468       2126742       4389428 
     16   1167       tick       4383377       2145017       2126189       4383377 
     17   1167       tick       4379348       2142789       2127588       4379348 
     18   1167       tick       4388332       2147472       2125541       4388332 
     19   1167       tick       4378285       2142841       2125052       4378285 
     20   1167       tick       4388279       2147308       2129982       4388279 
     21   1167       exit       3493234       1709357       1691174       3493234 
