#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun May  2 23:59:23 2021
# Process ID: 21448
# Current directory: C:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ADDER_PROJECTS_STANDARD/3_BRENT_KUNG/EBAZ4205
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20172 C:\Users\lacze\Desktop\AGH-FPGA-S8\AGH-ZYNQ-S8-2021\ADDER_PROJECTS_STANDARD\3_BRENT_KUNG\EBAZ4205\TEST_PROJ.xpr
# Log file: C:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ADDER_PROJECTS_STANDARD/3_BRENT_KUNG/EBAZ4205/vivado.log
# Journal file: C:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ADDER_PROJECTS_STANDARD/3_BRENT_KUNG/EBAZ4205\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ADDER_PROJECTS_STANDARD/3_BRENT_KUNG/EBAZ4205/TEST_PROJ.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files C:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ADDER_PROJECTS_STANDARD/3_BRENT_KUNG/EBAZ4205/SOURCE_FILES/full_adder.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ADDER_PROJECTS_STANDARD/3_BRENT_KUNG/EBAZ4205/SOURCE_FILES/carry_lookahead_adder.v] -no_script -reset -force -quiet
remove_files  {C:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ADDER_PROJECTS_STANDARD/3_BRENT_KUNG/EBAZ4205/SOURCE_FILES/full_adder.v C:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ADDER_PROJECTS_STANDARD/3_BRENT_KUNG/EBAZ4205/SOURCE_FILES/carry_lookahead_adder.v}
export_ip_user_files -of_objects  [get_files C:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ADDER_PROJECTS_STANDARD/3_BRENT_KUNG/EBAZ4205/SOURCE_FILES/carry_lookahead_adder_TB.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ADDER_PROJECTS_STANDARD/3_BRENT_KUNG/EBAZ4205/SOURCE_FILES/carry_lookahead_adder_TB.v
add_files -norecurse C:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ADDER_PROJECTS_STANDARD/3_BRENT_KUNG/EBAZ4205/SOURCE_FILES/brent_kung_adder.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ADDER_PROJECTS_STANDARD/3_BRENT_KUNG/EBAZ4205/SOURCE_FILES/brent_kung_adder_TB.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Brent_Kung_Adder [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
source carry_lookahead_adder_tb.tcl
close_sim
launch_simulation
source carry_lookahead_adder_tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
close_design
launch_simulation
source carry_lookahead_adder_tb.tcl
relaunch_sim
close_sim
