{"Source Block": ["oh/src/spi/hdl/spi_master_regs.v@116:135@HdlStmProcess", "  \n   //####################################\n   //# STATUS\n   //####################################\n\n   always @ (posedge clk or negedge nreset)\n     if (~nreset)\n       status_reg[7:0] <= 'b0;   \n     else if(status_write)\n       status_reg[7:0] <= reg_wdata[7:0];\n     else\n       status_reg[7:0] <= {5'b0,                        //7:3\n\t\t\t   fifo_prog_full,              //2\n\t\t\t   |spi_state[1:0],             //1\n\t\t\t   (rx_access | status_reg[0])};//0\n   \t\t\t       \n   //####################################\n   //# CLKDIV \n   //####################################\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[127, "       status_reg[7:0] <= {5'b0,                        //7:3\n"], [128, "\t\t\t   fifo_prog_full,              //2\n"], [129, "\t\t\t   |spi_state[1:0],             //1\n"], [130, "\t\t\t   (rx_access | status_reg[0])};//0\n"]], "Add": [[130, "       status_reg[7:0] <= {5'b0,                 //7:4\n"], [130, "\t\t\t   fifo_prog_full,       //3\n"], [130, "\t\t\t   1'b0,                 //reserved\n"], [130, "\t\t\t   (rx_access | (~tx_write & status_reg[0]))};//0\n"]]}}