<?xml version="1.0" encoding="UTF-8"?>

 <processor QLQualified="T"
    defaultsemihostlibrary="semihosting"
    defaultsemihostname="v850Newlib"
    defaultsemihostvendor="renesas.ovpworld.org"
    defaultsemihostversion="1.0"
    elfcode="87"
    endian="little"
    family="renesas_v850"
    gdbpath="$IMPERAS_HOME/lib/$IMPERAS_ARCH/gdb/v850-elf-gdb"
    imagefile="model"
    library="processor"
    name="v850"
    procdoc="$IMPERAS_HOME/ImperasLib/source/renesas.ovpworld.org/processor/v850/1.0/doc/OVP_Model_Specific_Information_v850_generic.pdf"
    releasestatus="4"
    useindefaultplatform="T"
    vendor="renesas.ovpworld.org"
    version="1.0"
    visibility="0">
    <elfoption code="36"
        name="elf36"/>
    <elfoption code="36"
        name="elf28913"/>
    <elfoption code="36"
        name="elf28927"/>
    <elfoption code="36"
        name="elf29819"/>
    <docsection name="doc"
        text="Description">
        <doctext name="txt"
            text="V850 Family Processor Model."/>
    </docsection>
    <docsection name="doc_1"
        text="Licensing">
        <doctext name="txt"
            text="Open Source Apache 2.0"/>
    </docsection>
    <docsection name="doc_2"
        text="Verification">
        <doctext name="txt"
            text="Models have been extensively tested by Imperas, In addition Verification suites have been supplied by Renesas for CORE validation"/>
    </docsection>
    <docsection name="doc_3"
        text="Features">
        <doctext name="txt"
            text="All v850 Instructions are supported. "/>
        <doctext name="txt_1"
            text="All Program and System Registers are supported. "/>
    </docsection>
    <formalattribute name="variant"
        type="enumeration">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Selects variant (either a generic ISA or a specific model)"/>
        </docsection>
        <enum name="V850"
            value="0"/>
        <enum name="V850E1"
            value="1"/>
        <enum name="V850E1F"
            value="2"/>
        <enum name="V850ES"
            value="3"/>
        <enum name="V850E2"
            value="4"/>
        <enum name="V850E2M"
            value="5"/>
        <enum name="V850E2R"
            value="6"/>
    </formalattribute>
    <formalattribute name="verbose"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Specify verbose output messages"/>
        </docsection>
    </formalattribute>
    <formalattribute name="GDBSIMMODE"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="GDB Simulator Compatibility Mode"/>
        </docsection>
    </formalattribute>
    <busmasterport addresswidth="32"
        mustbeconnected="T"
        name="INSTRUCTION"/>
    <busmasterport addresswidth="32"
        mustbeconnected="F"
        name="DATA"/>
    <netport mustbeconnected="F"
        name="intp"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Interrupt Port"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="nmi0"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Non-Maskable Interrupt Port"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="reset"
        type="input">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Reset Port"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="mireti"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Return from Interrupt Port"/>
        </docsection>
    </netport>
    <netport mustbeconnected="F"
        name="intack"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Interrupt Acknowledge Port"/>
        </docsection>
    </netport>
    <command name="isync">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="specify instruction address range for synchronous execution"/>
        </docsection>
    </command>
    <command name="itrace">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="enable or disable instruction tracing"/>
        </docsection>
    </command>
    <exceptions name="Exceptions">
        <exception code="0"
            name="reset">
            <docsection name="doc"
                text="Description">
                <doctext name="txt"
                    text="Reset Signal Exception"/>
            </docsection>
        </exception>
        <exception code="16"
            name="nmi0">
            <docsection name="doc"
                text="Description">
                <doctext name="txt"
                    text="Non Maskable Interrupt(0) Exception"/>
            </docsection>
        </exception>
        <exception code="32"
            name="nmi1">
            <docsection name="doc"
                text="Description">
                <doctext name="txt"
                    text="Non Maskable Interrupt(1) Exception"/>
            </docsection>
        </exception>
        <exception code="48"
            name="nmi2">
            <docsection name="doc"
                text="Description">
                <doctext name="txt"
                    text="Non Maskable Interrupt(2) Exception"/>
            </docsection>
        </exception>
        <exception code="65535"
            name="intp">
            <docsection name="doc"
                text="Description">
                <doctext name="txt"
                    text="Maskable Interrupt Exception - Vector value = (0x0000ffff AND intp)"/>
            </docsection>
        </exception>
        <exception code="64"
            name="trap0">
            <docsection name="doc"
                text="Description">
                <doctext name="txt"
                    text="TRAP0 Exception"/>
            </docsection>
        </exception>
        <exception code="80"
            name="trap1">
            <docsection name="doc"
                text="Description">
                <doctext name="txt"
                    text="TRAP1 Exception"/>
            </docsection>
        </exception>
        <exception code="96"
            name="ilgop">
            <docsection name="doc"
                text="Description">
                <doctext name="txt"
                    text="Illegal OPCODE Exception"/>
            </docsection>
        </exception>
    </exceptions>
    <registers name="User">
        <register name="R0"
            readonly="T"
            type="0"
            width="32"/>
        <register name="R1"
            readonly="F"
            type="0"
            width="32"/>
        <register name="R2"
            readonly="F"
            type="0"
            width="32"/>
        <register name="R3"
            readonly="F"
            type="2"
            width="32"/>
        <register name="R4"
            readonly="F"
            type="0"
            width="32"/>
        <register name="R5"
            readonly="F"
            type="0"
            width="32"/>
        <register name="R6"
            readonly="F"
            type="0"
            width="32"/>
        <register name="R7"
            readonly="F"
            type="0"
            width="32"/>
        <register name="R8"
            readonly="F"
            type="0"
            width="32"/>
        <register name="R9"
            readonly="F"
            type="0"
            width="32"/>
        <register name="R10"
            readonly="F"
            type="0"
            width="32"/>
        <register name="R11"
            readonly="F"
            type="0"
            width="32"/>
        <register name="R12"
            readonly="F"
            type="0"
            width="32"/>
        <register name="R13"
            readonly="F"
            type="0"
            width="32"/>
        <register name="R14"
            readonly="F"
            type="0"
            width="32"/>
        <register name="R15"
            readonly="F"
            type="0"
            width="32"/>
        <register name="R16"
            readonly="F"
            type="0"
            width="32"/>
        <register name="R17"
            readonly="F"
            type="0"
            width="32"/>
        <register name="R18"
            readonly="F"
            type="0"
            width="32"/>
        <register name="R19"
            readonly="F"
            type="0"
            width="32"/>
        <register name="R20"
            readonly="F"
            type="0"
            width="32"/>
        <register name="R21"
            readonly="F"
            type="0"
            width="32"/>
        <register name="R22"
            readonly="F"
            type="0"
            width="32"/>
        <register name="R23"
            readonly="F"
            type="0"
            width="32"/>
        <register name="R24"
            readonly="F"
            type="0"
            width="32"/>
        <register name="R25"
            readonly="F"
            type="0"
            width="32"/>
        <register name="R26"
            readonly="F"
            type="0"
            width="32"/>
        <register name="R27"
            readonly="F"
            type="0"
            width="32"/>
        <register name="R28"
            readonly="F"
            type="0"
            width="32"/>
        <register name="R29"
            readonly="F"
            type="0"
            width="32"/>
        <register name="R30"
            readonly="F"
            type="0"
            width="32"/>
        <register name="R31"
            readonly="F"
            type="0"
            width="32"/>
    </registers>
    <registers name="System">
        <register name="EIPC"
            readonly="T"
            type="0"
            width="32"/>
        <register name="EIPSW"
            readonly="T"
            type="0"
            width="32"/>
        <register name="FEPC"
            readonly="T"
            type="0"
            width="32"/>
        <register name="FEPSW"
            readonly="T"
            type="0"
            width="32"/>
        <register name="ECR"
            readonly="T"
            type="0"
            width="32"/>
        <register name="PSW"
            readonly="T"
            type="0"
            width="32"/>
        <register name="SR6"
            readonly="T"
            type="0"
            width="32"/>
        <register name="SR7"
            readonly="T"
            type="0"
            width="32"/>
        <register name="SR8"
            readonly="T"
            type="0"
            width="32"/>
        <register name="SR9"
            readonly="T"
            type="0"
            width="32"/>
        <register name="SR10"
            readonly="T"
            type="0"
            width="32"/>
        <register name="SR11"
            readonly="T"
            type="0"
            width="32"/>
        <register name="SR12"
            readonly="T"
            type="0"
            width="32"/>
        <register name="SR13"
            readonly="T"
            type="0"
            width="32"/>
        <register name="SR14"
            readonly="T"
            type="0"
            width="32"/>
        <register name="SR15"
            readonly="T"
            type="0"
            width="32"/>
        <register name="SR16"
            readonly="T"
            type="0"
            width="32"/>
        <register name="SR17"
            readonly="T"
            type="0"
            width="32"/>
        <register name="SR18"
            readonly="T"
            type="0"
            width="32"/>
        <register name="SR19"
            readonly="T"
            type="0"
            width="32"/>
        <register name="SR20"
            readonly="T"
            type="0"
            width="32"/>
        <register name="SR21"
            readonly="T"
            type="0"
            width="32"/>
        <register name="SR22"
            readonly="T"
            type="0"
            width="32"/>
        <register name="SR23"
            readonly="T"
            type="0"
            width="32"/>
        <register name="SR24"
            readonly="T"
            type="0"
            width="32"/>
        <register name="SR25"
            readonly="T"
            type="0"
            width="32"/>
        <register name="SR26"
            readonly="T"
            type="0"
            width="32"/>
        <register name="SR27"
            readonly="T"
            type="0"
            width="32"/>
        <register name="SR28"
            readonly="T"
            type="0"
            width="32"/>
        <register name="SR29"
            readonly="T"
            type="0"
            width="32"/>
        <register name="SR30"
            readonly="T"
            type="0"
            width="32"/>
        <register name="SR31"
            readonly="T"
            type="0"
            width="32"/>
        <register name="PC"
            readonly="F"
            type="1"
            width="32"/>
        <register name="FP"
            readonly="T"
            type="0"
            width="32"/>
    </registers>
    <fileversion major="1"
        minor="0"
        name="_version_0"/>
 </processor>
