vendor_name = ModelSim
source_file = 1, C:/Users/chech/Downloads/Imprimir/VGA.vhd
source_file = 1, C:/Users/chech/Downloads/Imprimir/PLL.qip
source_file = 1, C:/Users/chech/Downloads/Imprimir/PLL.vhd
source_file = 1, C:/Users/chech/Downloads/Imprimir/debouncing.vhd
source_file = 1, C:/Users/chech/Downloads/Imprimir/univ_bin_counter.vhd
source_file = 1, C:/Users/chech/Downloads/Imprimir/racketcontroller.vhd
source_file = 1, C:/Users/chech/Downloads/Imprimir/ballcontroller.vhd
source_file = 1, C:/Users/chech/Downloads/Imprimir/bin_to_sseg.vhd
source_file = 1, C:/Users/chech/Downloads/Imprimir/romRed.vhd
source_file = 1, C:/Users/chech/Downloads/Imprimir/romGreen.vhd
source_file = 1, C:/Users/chech/Downloads/Imprimir/romBlue.vhd
source_file = 1, C:/Users/chech/Downloads/Imprimir/output_files/romRed2.vhd
source_file = 1, C:/Users/chech/Downloads/Imprimir/output_files/romGreen2.vhd
source_file = 1, C:/Users/chech/Downloads/Imprimir/output_files/romBlue2.vhd
source_file = 1, C:/Users/chech/Downloads/Imprimir/db/Imprimir_VGA.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/chech/Downloads/Imprimir/db/pll_altpll.v
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/Users/chech/Downloads/Imprimir/db/altsyncram_bqv.tdf
source_file = 1, C:/Users/chech/Downloads/Imprimir/db/Imprimir_VGA.VGA0.rtl.mif
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, C:/Users/chech/Downloads/Imprimir/db/lpm_divide_mhm.tdf
source_file = 1, C:/Users/chech/Downloads/Imprimir/db/sign_div_unsign_nlh.tdf
source_file = 1, C:/Users/chech/Downloads/Imprimir/db/alt_u_div_p5f.tdf
source_file = 1, C:/Users/chech/Downloads/Imprimir/db/add_sub_unc.tdf
source_file = 1, C:/Users/chech/Downloads/Imprimir/db/add_sub_vnc.tdf
source_file = 1, C:/Users/chech/Downloads/Imprimir/db/lpm_divide_9bm.tdf
source_file = 1, C:/Users/chech/Downloads/Imprimir/db/sign_div_unsign_7nh.tdf
source_file = 1, C:/Users/chech/Downloads/Imprimir/db/alt_u_div_p8f.tdf
design_name = VGA
instance = comp, \Hsync~output\, Hsync~output, VGA, 1
instance = comp, \Vsync~output\, Vsync~output, VGA, 1
instance = comp, \ssega1[0]~output\, ssega1[0]~output, VGA, 1
instance = comp, \ssega1[1]~output\, ssega1[1]~output, VGA, 1
instance = comp, \ssega1[2]~output\, ssega1[2]~output, VGA, 1
instance = comp, \ssega1[3]~output\, ssega1[3]~output, VGA, 1
instance = comp, \ssega1[4]~output\, ssega1[4]~output, VGA, 1
instance = comp, \ssega1[5]~output\, ssega1[5]~output, VGA, 1
instance = comp, \ssega1[6]~output\, ssega1[6]~output, VGA, 1
instance = comp, \ssega2[0]~output\, ssega2[0]~output, VGA, 1
instance = comp, \ssega2[1]~output\, ssega2[1]~output, VGA, 1
instance = comp, \ssega2[2]~output\, ssega2[2]~output, VGA, 1
instance = comp, \ssega2[3]~output\, ssega2[3]~output, VGA, 1
instance = comp, \ssega2[4]~output\, ssega2[4]~output, VGA, 1
instance = comp, \ssega2[5]~output\, ssega2[5]~output, VGA, 1
instance = comp, \ssega2[6]~output\, ssega2[6]~output, VGA, 1
instance = comp, \ssega3[0]~output\, ssega3[0]~output, VGA, 1
instance = comp, \ssega3[1]~output\, ssega3[1]~output, VGA, 1
instance = comp, \ssega3[2]~output\, ssega3[2]~output, VGA, 1
instance = comp, \ssega3[3]~output\, ssega3[3]~output, VGA, 1
instance = comp, \ssega3[4]~output\, ssega3[4]~output, VGA, 1
instance = comp, \ssega3[5]~output\, ssega3[5]~output, VGA, 1
instance = comp, \ssega3[6]~output\, ssega3[6]~output, VGA, 1
instance = comp, \ssega4[0]~output\, ssega4[0]~output, VGA, 1
instance = comp, \ssega4[1]~output\, ssega4[1]~output, VGA, 1
instance = comp, \ssega4[2]~output\, ssega4[2]~output, VGA, 1
instance = comp, \ssega4[3]~output\, ssega4[3]~output, VGA, 1
instance = comp, \ssega4[4]~output\, ssega4[4]~output, VGA, 1
instance = comp, \ssega4[5]~output\, ssega4[5]~output, VGA, 1
instance = comp, \ssega4[6]~output\, ssega4[6]~output, VGA, 1
instance = comp, \R[0]~output\, R[0]~output, VGA, 1
instance = comp, \R[1]~output\, R[1]~output, VGA, 1
instance = comp, \R[2]~output\, R[2]~output, VGA, 1
instance = comp, \R[3]~output\, R[3]~output, VGA, 1
instance = comp, \G[0]~output\, G[0]~output, VGA, 1
instance = comp, \G[1]~output\, G[1]~output, VGA, 1
instance = comp, \G[2]~output\, G[2]~output, VGA, 1
instance = comp, \G[3]~output\, G[3]~output, VGA, 1
instance = comp, \B[0]~output\, B[0]~output, VGA, 1
instance = comp, \B[1]~output\, B[1]~output, VGA, 1
instance = comp, \B[2]~output\, B[2]~output, VGA, 1
instance = comp, \B[3]~output\, B[3]~output, VGA, 1
instance = comp, \clk~input\, clk~input, VGA, 1
instance = comp, \reloj|altpll_component|auto_generated|pll1\, reloj|altpll_component|auto_generated|pll1, VGA, 1
instance = comp, \reloj|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\, reloj|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, VGA, 1
instance = comp, \Hpos_S[0]~32\, Hpos_S[0]~32, VGA, 1
instance = comp, \Hpos_S[9]~50\, Hpos_S[9]~50, VGA, 1
instance = comp, \Hpos_S[10]~52\, Hpos_S[10]~52, VGA, 1
instance = comp, \Hpos_S[10]\, Hpos_S[10], VGA, 1
instance = comp, \Hpos_S[11]~54\, Hpos_S[11]~54, VGA, 1
instance = comp, \Hpos_S[11]\, Hpos_S[11], VGA, 1
instance = comp, \Hpos_S[12]~56\, Hpos_S[12]~56, VGA, 1
instance = comp, \Hpos_S[12]\, Hpos_S[12], VGA, 1
instance = comp, \Hpos_S[13]~58\, Hpos_S[13]~58, VGA, 1
instance = comp, \Hpos_S[13]\, Hpos_S[13], VGA, 1
instance = comp, \Hpos_S[14]~60\, Hpos_S[14]~60, VGA, 1
instance = comp, \Hpos_S[14]\, Hpos_S[14], VGA, 1
instance = comp, \Hpos_S[15]~62\, Hpos_S[15]~62, VGA, 1
instance = comp, \Hpos_S[15]\, Hpos_S[15], VGA, 1
instance = comp, \Hpos_S[16]~64\, Hpos_S[16]~64, VGA, 1
instance = comp, \Hpos_S[16]\, Hpos_S[16], VGA, 1
instance = comp, \Hpos_S[17]~66\, Hpos_S[17]~66, VGA, 1
instance = comp, \Hpos_S[17]\, Hpos_S[17], VGA, 1
instance = comp, \Hpos_S[18]~68\, Hpos_S[18]~68, VGA, 1
instance = comp, \Hpos_S[18]\, Hpos_S[18], VGA, 1
instance = comp, \Hpos_S[19]~70\, Hpos_S[19]~70, VGA, 1
instance = comp, \Hpos_S[19]\, Hpos_S[19], VGA, 1
instance = comp, \Hpos_S[20]~72\, Hpos_S[20]~72, VGA, 1
instance = comp, \Hpos_S[20]\, Hpos_S[20], VGA, 1
instance = comp, \Hpos_S[21]~74\, Hpos_S[21]~74, VGA, 1
instance = comp, \Hpos_S[21]\, Hpos_S[21], VGA, 1
instance = comp, \Hpos_S[22]~76\, Hpos_S[22]~76, VGA, 1
instance = comp, \Hpos_S[22]\, Hpos_S[22], VGA, 1
instance = comp, \Hpos_S[23]~78\, Hpos_S[23]~78, VGA, 1
instance = comp, \Hpos_S[23]\, Hpos_S[23], VGA, 1
instance = comp, \Hpos_S[24]~80\, Hpos_S[24]~80, VGA, 1
instance = comp, \Hpos_S[24]\, Hpos_S[24], VGA, 1
instance = comp, \Hpos_S[25]~82\, Hpos_S[25]~82, VGA, 1
instance = comp, \Hpos_S[25]\, Hpos_S[25], VGA, 1
instance = comp, \Hpos_S[26]~84\, Hpos_S[26]~84, VGA, 1
instance = comp, \Hpos_S[26]\, Hpos_S[26], VGA, 1
instance = comp, \Hpos_S[27]~86\, Hpos_S[27]~86, VGA, 1
instance = comp, \Hpos_S[27]\, Hpos_S[27], VGA, 1
instance = comp, \Hpos_S[28]~88\, Hpos_S[28]~88, VGA, 1
instance = comp, \Hpos_S[28]\, Hpos_S[28], VGA, 1
instance = comp, \Hpos_S[29]~90\, Hpos_S[29]~90, VGA, 1
instance = comp, \Hpos_S[29]\, Hpos_S[29], VGA, 1
instance = comp, \Hpos_S[30]~92\, Hpos_S[30]~92, VGA, 1
instance = comp, \Hpos_S[30]\, Hpos_S[30], VGA, 1
instance = comp, \Hpos_S[31]~94\, Hpos_S[31]~94, VGA, 1
instance = comp, \Hpos_S[31]\, Hpos_S[31], VGA, 1
instance = comp, \LessThan39~0\, LessThan39~0, VGA, 1
instance = comp, \LessThan36~0\, LessThan36~0, VGA, 1
instance = comp, \Equal29~8\, Equal29~8, VGA, 1
instance = comp, \Equal29~6\, Equal29~6, VGA, 1
instance = comp, \Equal29~5\, Equal29~5, VGA, 1
instance = comp, \Equal29~7\, Equal29~7, VGA, 1
instance = comp, \Equal29~9\, Equal29~9, VGA, 1
instance = comp, \Equal29~10\, Equal29~10, VGA, 1
instance = comp, \Equal29~11\, Equal29~11, VGA, 1
instance = comp, \LessThan36~1\, LessThan36~1, VGA, 1
instance = comp, \Hpos_S[0]\, Hpos_S[0], VGA, 1
instance = comp, \Hpos_S[1]~34\, Hpos_S[1]~34, VGA, 1
instance = comp, \Hpos_S[1]\, Hpos_S[1], VGA, 1
instance = comp, \Hpos_S[2]~36\, Hpos_S[2]~36, VGA, 1
instance = comp, \Hpos_S[2]\, Hpos_S[2], VGA, 1
instance = comp, \Hpos_S[3]~38\, Hpos_S[3]~38, VGA, 1
instance = comp, \Hpos_S[3]\, Hpos_S[3], VGA, 1
instance = comp, \Hpos_S[4]~40\, Hpos_S[4]~40, VGA, 1
instance = comp, \Hpos_S[4]\, Hpos_S[4], VGA, 1
instance = comp, \Hpos_S[5]~42\, Hpos_S[5]~42, VGA, 1
instance = comp, \Hpos_S[5]\, Hpos_S[5], VGA, 1
instance = comp, \Hpos_S[6]~44\, Hpos_S[6]~44, VGA, 1
instance = comp, \Hpos_S[6]\, Hpos_S[6], VGA, 1
instance = comp, \Hpos_S[7]~46\, Hpos_S[7]~46, VGA, 1
instance = comp, \Hpos_S[7]\, Hpos_S[7], VGA, 1
instance = comp, \Hpos_S[8]~48\, Hpos_S[8]~48, VGA, 1
instance = comp, \Hpos_S[8]\, Hpos_S[8], VGA, 1
instance = comp, \Hpos_S[9]\, Hpos_S[9], VGA, 1
instance = comp, \process_0~37\, process_0~37, VGA, 1
instance = comp, \Equal29~3\, Equal29~3, VGA, 1
instance = comp, \Equal29~2\, Equal29~2, VGA, 1
instance = comp, \process_0~10\, process_0~10, VGA, 1
instance = comp, \process_0~38\, process_0~38, VGA, 1
instance = comp, \Hsync~reg0\, Hsync~reg0, VGA, 1
instance = comp, \Vpos_S[0]~32\, Vpos_S[0]~32, VGA, 1
instance = comp, \Vpos_S[2]~36\, Vpos_S[2]~36, VGA, 1
instance = comp, \Vpos_S[3]~38\, Vpos_S[3]~38, VGA, 1
instance = comp, \Vpos_S[3]\, Vpos_S[3], VGA, 1
instance = comp, \Vpos_S[4]~40\, Vpos_S[4]~40, VGA, 1
instance = comp, \Vpos_S[4]\, Vpos_S[4], VGA, 1
instance = comp, \Vpos_S[5]~42\, Vpos_S[5]~42, VGA, 1
instance = comp, \Vpos_S[5]\, Vpos_S[5], VGA, 1
instance = comp, \Vpos_S[6]~44\, Vpos_S[6]~44, VGA, 1
instance = comp, \Vpos_S[6]\, Vpos_S[6], VGA, 1
instance = comp, \Vpos_S[7]~46\, Vpos_S[7]~46, VGA, 1
instance = comp, \Vpos_S[7]\, Vpos_S[7], VGA, 1
instance = comp, \Vpos_S[8]~48\, Vpos_S[8]~48, VGA, 1
instance = comp, \Vpos_S[8]\, Vpos_S[8], VGA, 1
instance = comp, \Vpos_S[9]~50\, Vpos_S[9]~50, VGA, 1
instance = comp, \Vpos_S[9]\, Vpos_S[9], VGA, 1
instance = comp, \Vpos_S[10]~52\, Vpos_S[10]~52, VGA, 1
instance = comp, \Vpos_S[10]\, Vpos_S[10], VGA, 1
instance = comp, \Vpos_S[11]~54\, Vpos_S[11]~54, VGA, 1
instance = comp, \Vpos_S[11]\, Vpos_S[11], VGA, 1
instance = comp, \Vpos_S[12]~56\, Vpos_S[12]~56, VGA, 1
instance = comp, \Vpos_S[12]\, Vpos_S[12], VGA, 1
instance = comp, \Vpos_S[13]~58\, Vpos_S[13]~58, VGA, 1
instance = comp, \Vpos_S[13]\, Vpos_S[13], VGA, 1
instance = comp, \Vpos_S[14]~60\, Vpos_S[14]~60, VGA, 1
instance = comp, \Vpos_S[14]\, Vpos_S[14], VGA, 1
instance = comp, \Vpos_S[15]~62\, Vpos_S[15]~62, VGA, 1
instance = comp, \Vpos_S[15]\, Vpos_S[15], VGA, 1
instance = comp, \Vpos_S[16]~64\, Vpos_S[16]~64, VGA, 1
instance = comp, \Vpos_S[16]\, Vpos_S[16], VGA, 1
instance = comp, \Vpos_S[17]~66\, Vpos_S[17]~66, VGA, 1
instance = comp, \Vpos_S[17]\, Vpos_S[17], VGA, 1
instance = comp, \Vpos_S[18]~68\, Vpos_S[18]~68, VGA, 1
instance = comp, \Vpos_S[18]\, Vpos_S[18], VGA, 1
instance = comp, \Vpos_S[19]~70\, Vpos_S[19]~70, VGA, 1
instance = comp, \Vpos_S[19]\, Vpos_S[19], VGA, 1
instance = comp, \Vpos_S[20]~72\, Vpos_S[20]~72, VGA, 1
instance = comp, \Vpos_S[20]\, Vpos_S[20], VGA, 1
instance = comp, \Vpos_S[21]~74\, Vpos_S[21]~74, VGA, 1
instance = comp, \Vpos_S[21]\, Vpos_S[21], VGA, 1
instance = comp, \Vpos_S[22]~76\, Vpos_S[22]~76, VGA, 1
instance = comp, \Vpos_S[22]\, Vpos_S[22], VGA, 1
instance = comp, \Vpos_S[23]~78\, Vpos_S[23]~78, VGA, 1
instance = comp, \Vpos_S[23]\, Vpos_S[23], VGA, 1
instance = comp, \Vpos_S[24]~80\, Vpos_S[24]~80, VGA, 1
instance = comp, \Vpos_S[24]\, Vpos_S[24], VGA, 1
instance = comp, \Vpos_S[25]~82\, Vpos_S[25]~82, VGA, 1
instance = comp, \Vpos_S[25]\, Vpos_S[25], VGA, 1
instance = comp, \Vpos_S[26]~84\, Vpos_S[26]~84, VGA, 1
instance = comp, \Vpos_S[26]\, Vpos_S[26], VGA, 1
instance = comp, \Vpos_S[27]~86\, Vpos_S[27]~86, VGA, 1
instance = comp, \Vpos_S[27]\, Vpos_S[27], VGA, 1
instance = comp, \LessThan1~3\, LessThan1~3, VGA, 1
instance = comp, \LessThan1~2\, LessThan1~2, VGA, 1
instance = comp, \LessThan1~0\, LessThan1~0, VGA, 1
instance = comp, \LessThan1~1\, LessThan1~1, VGA, 1
instance = comp, \LessThan1~4\, LessThan1~4, VGA, 1
instance = comp, \adr[0]~0\, adr[0]~0, VGA, 1
instance = comp, \Vpos_S[28]~88\, Vpos_S[28]~88, VGA, 1
instance = comp, \Vpos_S[28]\, Vpos_S[28], VGA, 1
instance = comp, \Vpos_S[29]~90\, Vpos_S[29]~90, VGA, 1
instance = comp, \Vpos_S[29]\, Vpos_S[29], VGA, 1
instance = comp, \Vpos_S[30]~92\, Vpos_S[30]~92, VGA, 1
instance = comp, \Vpos_S[30]\, Vpos_S[30], VGA, 1
instance = comp, \LessThan41~0\, LessThan41~0, VGA, 1
instance = comp, \LessThan44~0\, LessThan44~0, VGA, 1
instance = comp, \LessThan37~0\, LessThan37~0, VGA, 1
instance = comp, \LessThan37~1\, LessThan37~1, VGA, 1
instance = comp, \LessThan37~2\, LessThan37~2, VGA, 1
instance = comp, \Vpos_S[31]~94\, Vpos_S[31]~94, VGA, 1
instance = comp, \Vpos_S[31]\, Vpos_S[31], VGA, 1
instance = comp, \LessThan37~3\, LessThan37~3, VGA, 1
instance = comp, \Vpos_S[0]\, Vpos_S[0], VGA, 1
instance = comp, \Vpos_S[1]~34\, Vpos_S[1]~34, VGA, 1
instance = comp, \Vpos_S[1]\, Vpos_S[1], VGA, 1
instance = comp, \Vpos_S[2]\, Vpos_S[2], VGA, 1
instance = comp, \LessThan40~0\, LessThan40~0, VGA, 1
instance = comp, \LessThan28~1\, LessThan28~1, VGA, 1
instance = comp, \process_0~11\, process_0~11, VGA, 1
instance = comp, \LessThan1~5\, LessThan1~5, VGA, 1
instance = comp, \LessThan28~0\, LessThan28~0, VGA, 1
instance = comp, \process_0~12\, process_0~12, VGA, 1
instance = comp, \process_0~13\, process_0~13, VGA, 1
instance = comp, \Vsync~reg0\, Vsync~reg0, VGA, 1
instance = comp, \b0la|puntosLS[0]~32\, b0la|puntosLS[0]~32, VGA, 1
instance = comp, \b0la|timerRY1|temp[0]~19\, b0la|timerRY1|temp[0]~19, VGA, 1
instance = comp, \rst~input\, rst~input, VGA, 1
instance = comp, \btn1~input\, btn1~input, VGA, 1
instance = comp, \deboun1|timer3|temp[0]~17\, deboun1|timer3|temp[0]~17, VGA, 1
instance = comp, \deboun1|timer3|temp[0]\, deboun1|timer3|temp[0], VGA, 1
instance = comp, \deboun1|timer3|temp[1]~19\, deboun1|timer3|temp[1]~19, VGA, 1
instance = comp, \deboun1|timer3|temp[1]\, deboun1|timer3|temp[1], VGA, 1
instance = comp, \deboun1|timer3|temp[2]~21\, deboun1|timer3|temp[2]~21, VGA, 1
instance = comp, \deboun1|timer3|temp[2]\, deboun1|timer3|temp[2], VGA, 1
instance = comp, \deboun1|timer3|temp[3]~23\, deboun1|timer3|temp[3]~23, VGA, 1
instance = comp, \deboun1|timer3|temp[3]\, deboun1|timer3|temp[3], VGA, 1
instance = comp, \deboun1|timer3|Equal1~0\, deboun1|timer3|Equal1~0, VGA, 1
instance = comp, \deboun1|timer3|temp[4]~25\, deboun1|timer3|temp[4]~25, VGA, 1
instance = comp, \deboun1|timer3|temp[4]\, deboun1|timer3|temp[4], VGA, 1
instance = comp, \deboun1|timer3|temp[5]~27\, deboun1|timer3|temp[5]~27, VGA, 1
instance = comp, \deboun1|timer3|temp[5]\, deboun1|timer3|temp[5], VGA, 1
instance = comp, \deboun1|timer3|temp[6]~29\, deboun1|timer3|temp[6]~29, VGA, 1
instance = comp, \deboun1|timer3|temp[6]\, deboun1|timer3|temp[6], VGA, 1
instance = comp, \deboun1|timer3|temp[7]~31\, deboun1|timer3|temp[7]~31, VGA, 1
instance = comp, \deboun1|timer3|temp[7]\, deboun1|timer3|temp[7], VGA, 1
instance = comp, \deboun1|timer3|temp[8]~33\, deboun1|timer3|temp[8]~33, VGA, 1
instance = comp, \deboun1|timer3|temp[8]\, deboun1|timer3|temp[8], VGA, 1
instance = comp, \deboun1|timer3|temp[9]~35\, deboun1|timer3|temp[9]~35, VGA, 1
instance = comp, \deboun1|timer3|temp[9]\, deboun1|timer3|temp[9], VGA, 1
instance = comp, \deboun1|timer3|temp[10]~37\, deboun1|timer3|temp[10]~37, VGA, 1
instance = comp, \deboun1|timer3|temp[10]\, deboun1|timer3|temp[10], VGA, 1
instance = comp, \deboun1|timer3|temp[11]~39\, deboun1|timer3|temp[11]~39, VGA, 1
instance = comp, \deboun1|timer3|temp[11]\, deboun1|timer3|temp[11], VGA, 1
instance = comp, \deboun1|timer3|temp[12]~41\, deboun1|timer3|temp[12]~41, VGA, 1
instance = comp, \deboun1|timer3|temp[12]\, deboun1|timer3|temp[12], VGA, 1
instance = comp, \deboun1|timer3|temp[13]~43\, deboun1|timer3|temp[13]~43, VGA, 1
instance = comp, \deboun1|timer3|temp[13]\, deboun1|timer3|temp[13], VGA, 1
instance = comp, \deboun1|timer3|temp[14]~45\, deboun1|timer3|temp[14]~45, VGA, 1
instance = comp, \deboun1|timer3|temp[14]\, deboun1|timer3|temp[14], VGA, 1
instance = comp, \deboun1|timer3|temp[15]~47\, deboun1|timer3|temp[15]~47, VGA, 1
instance = comp, \deboun1|timer3|temp[15]\, deboun1|timer3|temp[15], VGA, 1
instance = comp, \deboun1|timer3|temp[16]~49\, deboun1|timer3|temp[16]~49, VGA, 1
instance = comp, \deboun1|timer3|temp[16]\, deboun1|timer3|temp[16], VGA, 1
instance = comp, \deboun1|timer3|Equal1~3\, deboun1|timer3|Equal1~3, VGA, 1
instance = comp, \deboun1|timer3|Equal1~2\, deboun1|timer3|Equal1~2, VGA, 1
instance = comp, \deboun1|timer3|Equal1~4\, deboun1|timer3|Equal1~4, VGA, 1
instance = comp, \deboun1|timer3|Equal1~1\, deboun1|timer3|Equal1~1, VGA, 1
instance = comp, \deboun1|timer3|Equal1~5\, deboun1|timer3|Equal1~5, VGA, 1
instance = comp, \deboun1|timer2|temp[0]~17\, deboun1|timer2|temp[0]~17, VGA, 1
instance = comp, \deboun1|timer2|temp[1]~19\, deboun1|timer2|temp[1]~19, VGA, 1
instance = comp, \deboun1|timer1|temp[0]~17\, deboun1|timer1|temp[0]~17, VGA, 1
instance = comp, \deboun1|Selector0~0\, deboun1|Selector0~0, VGA, 1
instance = comp, \deboun1|Selector0~1\, deboun1|Selector0~1, VGA, 1
instance = comp, \deboun1|pr_state.state0\, deboun1|pr_state.state0, VGA, 1
instance = comp, \deboun1|Selector1~0\, deboun1|Selector1~0, VGA, 1
instance = comp, \deboun1|pr_state.state1\, deboun1|pr_state.state1, VGA, 1
instance = comp, \deboun1|timer1|temp[0]\, deboun1|timer1|temp[0], VGA, 1
instance = comp, \deboun1|timer1|temp[1]~19\, deboun1|timer1|temp[1]~19, VGA, 1
instance = comp, \deboun1|timer1|temp[1]\, deboun1|timer1|temp[1], VGA, 1
instance = comp, \deboun1|timer1|temp[2]~21\, deboun1|timer1|temp[2]~21, VGA, 1
instance = comp, \deboun1|timer1|temp[2]\, deboun1|timer1|temp[2], VGA, 1
instance = comp, \deboun1|timer1|temp[3]~23\, deboun1|timer1|temp[3]~23, VGA, 1
instance = comp, \deboun1|timer1|temp[3]\, deboun1|timer1|temp[3], VGA, 1
instance = comp, \deboun1|timer1|temp[4]~25\, deboun1|timer1|temp[4]~25, VGA, 1
instance = comp, \deboun1|timer1|temp[4]\, deboun1|timer1|temp[4], VGA, 1
instance = comp, \deboun1|timer1|temp[5]~27\, deboun1|timer1|temp[5]~27, VGA, 1
instance = comp, \deboun1|timer1|temp[5]\, deboun1|timer1|temp[5], VGA, 1
instance = comp, \deboun1|timer1|temp[6]~29\, deboun1|timer1|temp[6]~29, VGA, 1
instance = comp, \deboun1|timer1|temp[6]\, deboun1|timer1|temp[6], VGA, 1
instance = comp, \deboun1|timer1|temp[7]~31\, deboun1|timer1|temp[7]~31, VGA, 1
instance = comp, \deboun1|timer1|temp[7]\, deboun1|timer1|temp[7], VGA, 1
instance = comp, \deboun1|timer1|temp[8]~33\, deboun1|timer1|temp[8]~33, VGA, 1
instance = comp, \deboun1|timer1|temp[8]\, deboun1|timer1|temp[8], VGA, 1
instance = comp, \deboun1|timer1|temp[9]~35\, deboun1|timer1|temp[9]~35, VGA, 1
instance = comp, \deboun1|timer1|temp[9]\, deboun1|timer1|temp[9], VGA, 1
instance = comp, \deboun1|timer1|temp[10]~37\, deboun1|timer1|temp[10]~37, VGA, 1
instance = comp, \deboun1|timer1|temp[10]\, deboun1|timer1|temp[10], VGA, 1
instance = comp, \deboun1|timer1|temp[11]~39\, deboun1|timer1|temp[11]~39, VGA, 1
instance = comp, \deboun1|timer1|temp[11]\, deboun1|timer1|temp[11], VGA, 1
instance = comp, \deboun1|timer1|temp[12]~41\, deboun1|timer1|temp[12]~41, VGA, 1
instance = comp, \deboun1|timer1|temp[12]\, deboun1|timer1|temp[12], VGA, 1
instance = comp, \deboun1|timer1|temp[13]~43\, deboun1|timer1|temp[13]~43, VGA, 1
instance = comp, \deboun1|timer1|temp[13]\, deboun1|timer1|temp[13], VGA, 1
instance = comp, \deboun1|timer1|temp[14]~45\, deboun1|timer1|temp[14]~45, VGA, 1
instance = comp, \deboun1|timer1|temp[14]\, deboun1|timer1|temp[14], VGA, 1
instance = comp, \deboun1|timer1|temp[15]~47\, deboun1|timer1|temp[15]~47, VGA, 1
instance = comp, \deboun1|timer1|temp[15]\, deboun1|timer1|temp[15], VGA, 1
instance = comp, \deboun1|timer1|Equal1~4\, deboun1|timer1|Equal1~4, VGA, 1
instance = comp, \deboun1|timer1|temp[16]~49\, deboun1|timer1|temp[16]~49, VGA, 1
instance = comp, \deboun1|timer1|temp[16]\, deboun1|timer1|temp[16], VGA, 1
instance = comp, \deboun1|timer1|Equal1~3\, deboun1|timer1|Equal1~3, VGA, 1
instance = comp, \deboun1|timer1|Equal1~1\, deboun1|timer1|Equal1~1, VGA, 1
instance = comp, \deboun1|timer1|Equal1~0\, deboun1|timer1|Equal1~0, VGA, 1
instance = comp, \deboun1|timer1|Equal1~2\, deboun1|timer1|Equal1~2, VGA, 1
instance = comp, \deboun1|timer1|Equal1~5\, deboun1|timer1|Equal1~5, VGA, 1
instance = comp, \deboun1|Selector2~0\, deboun1|Selector2~0, VGA, 1
instance = comp, \deboun1|Selector2~1\, deboun1|Selector2~1, VGA, 1
instance = comp, \deboun1|pr_state.state2\, deboun1|pr_state.state2, VGA, 1
instance = comp, \deboun1|timer2|temp[1]\, deboun1|timer2|temp[1], VGA, 1
instance = comp, \deboun1|timer2|temp[2]~21\, deboun1|timer2|temp[2]~21, VGA, 1
instance = comp, \deboun1|timer2|temp[2]\, deboun1|timer2|temp[2], VGA, 1
instance = comp, \deboun1|timer2|temp[3]~23\, deboun1|timer2|temp[3]~23, VGA, 1
instance = comp, \deboun1|timer2|temp[3]\, deboun1|timer2|temp[3], VGA, 1
instance = comp, \deboun1|timer2|temp[4]~25\, deboun1|timer2|temp[4]~25, VGA, 1
instance = comp, \deboun1|timer2|temp[4]\, deboun1|timer2|temp[4], VGA, 1
instance = comp, \deboun1|timer2|temp[5]~27\, deboun1|timer2|temp[5]~27, VGA, 1
instance = comp, \deboun1|timer2|temp[5]\, deboun1|timer2|temp[5], VGA, 1
instance = comp, \deboun1|timer2|temp[6]~29\, deboun1|timer2|temp[6]~29, VGA, 1
instance = comp, \deboun1|timer2|temp[6]\, deboun1|timer2|temp[6], VGA, 1
instance = comp, \deboun1|timer2|temp[7]~31\, deboun1|timer2|temp[7]~31, VGA, 1
instance = comp, \deboun1|timer2|temp[7]\, deboun1|timer2|temp[7], VGA, 1
instance = comp, \deboun1|timer2|temp[8]~33\, deboun1|timer2|temp[8]~33, VGA, 1
instance = comp, \deboun1|timer2|temp[8]\, deboun1|timer2|temp[8], VGA, 1
instance = comp, \deboun1|timer2|temp[9]~35\, deboun1|timer2|temp[9]~35, VGA, 1
instance = comp, \deboun1|timer2|temp[9]\, deboun1|timer2|temp[9], VGA, 1
instance = comp, \deboun1|timer2|temp[10]~37\, deboun1|timer2|temp[10]~37, VGA, 1
instance = comp, \deboun1|timer2|temp[10]\, deboun1|timer2|temp[10], VGA, 1
instance = comp, \deboun1|timer2|temp[11]~39\, deboun1|timer2|temp[11]~39, VGA, 1
instance = comp, \deboun1|timer2|temp[11]\, deboun1|timer2|temp[11], VGA, 1
instance = comp, \deboun1|timer2|temp[12]~41\, deboun1|timer2|temp[12]~41, VGA, 1
instance = comp, \deboun1|timer2|temp[12]\, deboun1|timer2|temp[12], VGA, 1
instance = comp, \deboun1|timer2|temp[13]~43\, deboun1|timer2|temp[13]~43, VGA, 1
instance = comp, \deboun1|timer2|temp[13]\, deboun1|timer2|temp[13], VGA, 1
instance = comp, \deboun1|timer2|temp[14]~45\, deboun1|timer2|temp[14]~45, VGA, 1
instance = comp, \deboun1|timer2|temp[14]\, deboun1|timer2|temp[14], VGA, 1
instance = comp, \deboun1|timer2|temp[15]~47\, deboun1|timer2|temp[15]~47, VGA, 1
instance = comp, \deboun1|timer2|temp[15]\, deboun1|timer2|temp[15], VGA, 1
instance = comp, \deboun1|timer2|temp[16]~49\, deboun1|timer2|temp[16]~49, VGA, 1
instance = comp, \deboun1|timer2|temp[16]\, deboun1|timer2|temp[16], VGA, 1
instance = comp, \deboun1|timer2|Equal1~5\, deboun1|timer2|Equal1~5, VGA, 1
instance = comp, \deboun1|timer2|temp[0]\, deboun1|timer2|temp[0], VGA, 1
instance = comp, \deboun1|timer2|Equal1~0\, deboun1|timer2|Equal1~0, VGA, 1
instance = comp, \deboun1|timer2|Equal1~3\, deboun1|timer2|Equal1~3, VGA, 1
instance = comp, \deboun1|timer2|Equal1~2\, deboun1|timer2|Equal1~2, VGA, 1
instance = comp, \deboun1|timer2|Equal1~1\, deboun1|timer2|Equal1~1, VGA, 1
instance = comp, \deboun1|timer2|Equal1~4\, deboun1|timer2|Equal1~4, VGA, 1
instance = comp, \deboun1|Selector3~0\, deboun1|Selector3~0, VGA, 1
instance = comp, \deboun1|Selector3~1\, deboun1|Selector3~1, VGA, 1
instance = comp, \deboun1|pr_state.state3\, deboun1|pr_state.state3, VGA, 1
instance = comp, \deboun1|timer0|temp[0]~24\, deboun1|timer0|temp[0]~24, VGA, 1
instance = comp, \deboun1|timer0|temp[0]\, deboun1|timer0|temp[0], VGA, 1
instance = comp, \deboun1|timer0|temp[1]~26\, deboun1|timer0|temp[1]~26, VGA, 1
instance = comp, \deboun1|timer0|temp[1]\, deboun1|timer0|temp[1], VGA, 1
instance = comp, \deboun1|timer0|temp[2]~28\, deboun1|timer0|temp[2]~28, VGA, 1
instance = comp, \deboun1|timer0|temp[2]\, deboun1|timer0|temp[2], VGA, 1
instance = comp, \deboun1|timer0|temp[3]~30\, deboun1|timer0|temp[3]~30, VGA, 1
instance = comp, \deboun1|timer0|temp[3]\, deboun1|timer0|temp[3], VGA, 1
instance = comp, \deboun1|timer0|temp[4]~32\, deboun1|timer0|temp[4]~32, VGA, 1
instance = comp, \deboun1|timer0|temp[4]\, deboun1|timer0|temp[4], VGA, 1
instance = comp, \deboun1|timer0|temp[5]~34\, deboun1|timer0|temp[5]~34, VGA, 1
instance = comp, \deboun1|timer0|temp[5]\, deboun1|timer0|temp[5], VGA, 1
instance = comp, \deboun1|timer0|temp[6]~36\, deboun1|timer0|temp[6]~36, VGA, 1
instance = comp, \deboun1|timer0|temp[6]\, deboun1|timer0|temp[6], VGA, 1
instance = comp, \deboun1|timer0|temp[7]~38\, deboun1|timer0|temp[7]~38, VGA, 1
instance = comp, \deboun1|timer0|temp[7]\, deboun1|timer0|temp[7], VGA, 1
instance = comp, \deboun1|timer0|temp[8]~40\, deboun1|timer0|temp[8]~40, VGA, 1
instance = comp, \deboun1|timer0|temp[8]\, deboun1|timer0|temp[8], VGA, 1
instance = comp, \deboun1|timer0|temp[9]~42\, deboun1|timer0|temp[9]~42, VGA, 1
instance = comp, \deboun1|timer0|temp[9]\, deboun1|timer0|temp[9], VGA, 1
instance = comp, \deboun1|timer0|temp[10]~44\, deboun1|timer0|temp[10]~44, VGA, 1
instance = comp, \deboun1|timer0|temp[10]\, deboun1|timer0|temp[10], VGA, 1
instance = comp, \deboun1|timer0|temp[11]~46\, deboun1|timer0|temp[11]~46, VGA, 1
instance = comp, \deboun1|timer0|temp[11]\, deboun1|timer0|temp[11], VGA, 1
instance = comp, \deboun1|timer0|temp[12]~48\, deboun1|timer0|temp[12]~48, VGA, 1
instance = comp, \deboun1|timer0|temp[12]\, deboun1|timer0|temp[12], VGA, 1
instance = comp, \deboun1|timer0|temp[13]~50\, deboun1|timer0|temp[13]~50, VGA, 1
instance = comp, \deboun1|timer0|temp[13]\, deboun1|timer0|temp[13], VGA, 1
instance = comp, \deboun1|timer0|temp[14]~52\, deboun1|timer0|temp[14]~52, VGA, 1
instance = comp, \deboun1|timer0|temp[14]\, deboun1|timer0|temp[14], VGA, 1
instance = comp, \deboun1|timer0|temp[15]~54\, deboun1|timer0|temp[15]~54, VGA, 1
instance = comp, \deboun1|timer0|temp[15]\, deboun1|timer0|temp[15], VGA, 1
instance = comp, \deboun1|timer0|temp[16]~56\, deboun1|timer0|temp[16]~56, VGA, 1
instance = comp, \deboun1|timer0|temp[16]\, deboun1|timer0|temp[16], VGA, 1
instance = comp, \deboun1|timer0|temp[17]~58\, deboun1|timer0|temp[17]~58, VGA, 1
instance = comp, \deboun1|timer0|temp[17]\, deboun1|timer0|temp[17], VGA, 1
instance = comp, \deboun1|timer0|temp[18]~60\, deboun1|timer0|temp[18]~60, VGA, 1
instance = comp, \deboun1|timer0|temp[18]\, deboun1|timer0|temp[18], VGA, 1
instance = comp, \deboun1|timer0|temp[19]~62\, deboun1|timer0|temp[19]~62, VGA, 1
instance = comp, \deboun1|timer0|temp[19]\, deboun1|timer0|temp[19], VGA, 1
instance = comp, \deboun1|timer0|Equal1~5\, deboun1|timer0|Equal1~5, VGA, 1
instance = comp, \deboun1|timer0|Equal1~3\, deboun1|timer0|Equal1~3, VGA, 1
instance = comp, \deboun1|timer0|Equal1~1\, deboun1|timer0|Equal1~1, VGA, 1
instance = comp, \deboun1|timer0|Equal1~2\, deboun1|timer0|Equal1~2, VGA, 1
instance = comp, \deboun1|timer0|Equal1~0\, deboun1|timer0|Equal1~0, VGA, 1
instance = comp, \deboun1|timer0|Equal1~4\, deboun1|timer0|Equal1~4, VGA, 1
instance = comp, \deboun1|timer0|temp[20]~64\, deboun1|timer0|temp[20]~64, VGA, 1
instance = comp, \deboun1|timer0|temp[20]\, deboun1|timer0|temp[20], VGA, 1
instance = comp, \deboun1|timer0|temp[21]~66\, deboun1|timer0|temp[21]~66, VGA, 1
instance = comp, \deboun1|timer0|temp[21]\, deboun1|timer0|temp[21], VGA, 1
instance = comp, \deboun1|timer0|temp[22]~68\, deboun1|timer0|temp[22]~68, VGA, 1
instance = comp, \deboun1|timer0|temp[22]\, deboun1|timer0|temp[22], VGA, 1
instance = comp, \deboun1|timer0|temp[23]~70\, deboun1|timer0|temp[23]~70, VGA, 1
instance = comp, \deboun1|timer0|temp[23]\, deboun1|timer0|temp[23], VGA, 1
instance = comp, \deboun1|timer0|Equal1~6\, deboun1|timer0|Equal1~6, VGA, 1
instance = comp, \deboun1|timer0|Equal1~7\, deboun1|timer0|Equal1~7, VGA, 1
instance = comp, \deboun1|Selector5~0\, deboun1|Selector5~0, VGA, 1
instance = comp, \deboun1|pr_state.state5\, deboun1|pr_state.state5, VGA, 1
instance = comp, \deboun1|Selector4~0\, deboun1|Selector4~0, VGA, 1
instance = comp, \deboun1|Selector4~1\, deboun1|Selector4~1, VGA, 1
instance = comp, \deboun1|pr_state.state4\, deboun1|pr_state.state4, VGA, 1
instance = comp, \deboun1|debsw_a\, deboun1|debsw_a, VGA, 1
instance = comp, \btn3~input\, btn3~input, VGA, 1
instance = comp, \deboun3|timer0|temp[0]~24\, deboun3|timer0|temp[0]~24, VGA, 1
instance = comp, \deboun3|timer0|temp[0]\, deboun3|timer0|temp[0], VGA, 1
instance = comp, \deboun3|timer0|temp[1]~26\, deboun3|timer0|temp[1]~26, VGA, 1
instance = comp, \deboun3|timer0|temp[1]\, deboun3|timer0|temp[1], VGA, 1
instance = comp, \deboun3|timer0|temp[2]~28\, deboun3|timer0|temp[2]~28, VGA, 1
instance = comp, \deboun3|timer0|temp[2]\, deboun3|timer0|temp[2], VGA, 1
instance = comp, \deboun3|timer0|temp[3]~30\, deboun3|timer0|temp[3]~30, VGA, 1
instance = comp, \deboun3|timer0|temp[3]\, deboun3|timer0|temp[3], VGA, 1
instance = comp, \deboun3|timer0|temp[4]~32\, deboun3|timer0|temp[4]~32, VGA, 1
instance = comp, \deboun3|timer0|temp[4]\, deboun3|timer0|temp[4], VGA, 1
instance = comp, \deboun3|timer0|temp[5]~34\, deboun3|timer0|temp[5]~34, VGA, 1
instance = comp, \deboun3|timer0|temp[5]\, deboun3|timer0|temp[5], VGA, 1
instance = comp, \deboun3|timer0|temp[6]~36\, deboun3|timer0|temp[6]~36, VGA, 1
instance = comp, \deboun3|timer0|temp[6]\, deboun3|timer0|temp[6], VGA, 1
instance = comp, \deboun3|timer0|temp[7]~38\, deboun3|timer0|temp[7]~38, VGA, 1
instance = comp, \deboun3|timer0|temp[7]\, deboun3|timer0|temp[7], VGA, 1
instance = comp, \deboun3|timer0|temp[8]~40\, deboun3|timer0|temp[8]~40, VGA, 1
instance = comp, \deboun3|timer0|temp[8]\, deboun3|timer0|temp[8], VGA, 1
instance = comp, \deboun3|timer0|temp[9]~42\, deboun3|timer0|temp[9]~42, VGA, 1
instance = comp, \deboun3|timer0|temp[9]\, deboun3|timer0|temp[9], VGA, 1
instance = comp, \deboun3|timer0|temp[10]~44\, deboun3|timer0|temp[10]~44, VGA, 1
instance = comp, \deboun3|timer0|temp[10]\, deboun3|timer0|temp[10], VGA, 1
instance = comp, \deboun3|timer0|temp[11]~46\, deboun3|timer0|temp[11]~46, VGA, 1
instance = comp, \deboun3|timer0|temp[11]\, deboun3|timer0|temp[11], VGA, 1
instance = comp, \deboun3|timer0|temp[12]~48\, deboun3|timer0|temp[12]~48, VGA, 1
instance = comp, \deboun3|timer0|temp[12]\, deboun3|timer0|temp[12], VGA, 1
instance = comp, \deboun3|timer0|temp[13]~50\, deboun3|timer0|temp[13]~50, VGA, 1
instance = comp, \deboun3|timer0|temp[13]\, deboun3|timer0|temp[13], VGA, 1
instance = comp, \deboun3|timer0|temp[14]~52\, deboun3|timer0|temp[14]~52, VGA, 1
instance = comp, \deboun3|timer0|temp[14]\, deboun3|timer0|temp[14], VGA, 1
instance = comp, \deboun3|timer0|temp[15]~54\, deboun3|timer0|temp[15]~54, VGA, 1
instance = comp, \deboun3|timer0|temp[15]\, deboun3|timer0|temp[15], VGA, 1
instance = comp, \deboun3|timer0|temp[16]~56\, deboun3|timer0|temp[16]~56, VGA, 1
instance = comp, \deboun3|timer0|temp[16]\, deboun3|timer0|temp[16], VGA, 1
instance = comp, \deboun3|timer0|temp[17]~58\, deboun3|timer0|temp[17]~58, VGA, 1
instance = comp, \deboun3|timer0|temp[17]\, deboun3|timer0|temp[17], VGA, 1
instance = comp, \deboun3|timer0|temp[18]~60\, deboun3|timer0|temp[18]~60, VGA, 1
instance = comp, \deboun3|timer0|temp[18]\, deboun3|timer0|temp[18], VGA, 1
instance = comp, \deboun3|timer0|temp[19]~62\, deboun3|timer0|temp[19]~62, VGA, 1
instance = comp, \deboun3|timer0|temp[19]\, deboun3|timer0|temp[19], VGA, 1
instance = comp, \deboun3|timer0|Equal1~5\, deboun3|timer0|Equal1~5, VGA, 1
instance = comp, \deboun3|timer0|temp[20]~64\, deboun3|timer0|temp[20]~64, VGA, 1
instance = comp, \deboun3|timer0|temp[20]\, deboun3|timer0|temp[20], VGA, 1
instance = comp, \deboun3|timer0|temp[21]~66\, deboun3|timer0|temp[21]~66, VGA, 1
instance = comp, \deboun3|timer0|temp[21]\, deboun3|timer0|temp[21], VGA, 1
instance = comp, \deboun3|timer0|temp[22]~68\, deboun3|timer0|temp[22]~68, VGA, 1
instance = comp, \deboun3|timer0|temp[22]\, deboun3|timer0|temp[22], VGA, 1
instance = comp, \deboun3|timer0|temp[23]~70\, deboun3|timer0|temp[23]~70, VGA, 1
instance = comp, \deboun3|timer0|temp[23]\, deboun3|timer0|temp[23], VGA, 1
instance = comp, \deboun3|timer0|Equal1~6\, deboun3|timer0|Equal1~6, VGA, 1
instance = comp, \deboun3|timer0|Equal1~3\, deboun3|timer0|Equal1~3, VGA, 1
instance = comp, \deboun3|timer0|Equal1~1\, deboun3|timer0|Equal1~1, VGA, 1
instance = comp, \deboun3|timer0|Equal1~2\, deboun3|timer0|Equal1~2, VGA, 1
instance = comp, \deboun3|timer0|Equal1~0\, deboun3|timer0|Equal1~0, VGA, 1
instance = comp, \deboun3|timer0|Equal1~4\, deboun3|timer0|Equal1~4, VGA, 1
instance = comp, \deboun3|timer0|Equal1~7\, deboun3|timer0|Equal1~7, VGA, 1
instance = comp, \deboun3|Selector5~0\, deboun3|Selector5~0, VGA, 1
instance = comp, \deboun3|pr_state.state5\, deboun3|pr_state.state5, VGA, 1
instance = comp, \deboun3|timer3|temp[0]~17\, deboun3|timer3|temp[0]~17, VGA, 1
instance = comp, \deboun3|timer3|temp[0]\, deboun3|timer3|temp[0], VGA, 1
instance = comp, \deboun3|timer3|temp[1]~19\, deboun3|timer3|temp[1]~19, VGA, 1
instance = comp, \deboun3|timer3|temp[1]\, deboun3|timer3|temp[1], VGA, 1
instance = comp, \deboun3|timer3|temp[2]~21\, deboun3|timer3|temp[2]~21, VGA, 1
instance = comp, \deboun3|timer3|temp[2]\, deboun3|timer3|temp[2], VGA, 1
instance = comp, \deboun3|timer3|temp[3]~23\, deboun3|timer3|temp[3]~23, VGA, 1
instance = comp, \deboun3|timer3|temp[3]\, deboun3|timer3|temp[3], VGA, 1
instance = comp, \deboun3|timer3|Equal1~0\, deboun3|timer3|Equal1~0, VGA, 1
instance = comp, \deboun3|timer3|temp[4]~25\, deboun3|timer3|temp[4]~25, VGA, 1
instance = comp, \deboun3|timer3|temp[4]\, deboun3|timer3|temp[4], VGA, 1
instance = comp, \deboun3|timer3|temp[5]~27\, deboun3|timer3|temp[5]~27, VGA, 1
instance = comp, \deboun3|timer3|temp[5]\, deboun3|timer3|temp[5], VGA, 1
instance = comp, \deboun3|timer3|temp[6]~29\, deboun3|timer3|temp[6]~29, VGA, 1
instance = comp, \deboun3|timer3|temp[6]\, deboun3|timer3|temp[6], VGA, 1
instance = comp, \deboun3|timer3|temp[7]~31\, deboun3|timer3|temp[7]~31, VGA, 1
instance = comp, \deboun3|timer3|temp[7]\, deboun3|timer3|temp[7], VGA, 1
instance = comp, \deboun3|timer3|temp[8]~33\, deboun3|timer3|temp[8]~33, VGA, 1
instance = comp, \deboun3|timer3|temp[8]\, deboun3|timer3|temp[8], VGA, 1
instance = comp, \deboun3|timer3|temp[9]~35\, deboun3|timer3|temp[9]~35, VGA, 1
instance = comp, \deboun3|timer3|temp[9]\, deboun3|timer3|temp[9], VGA, 1
instance = comp, \deboun3|timer3|temp[10]~37\, deboun3|timer3|temp[10]~37, VGA, 1
instance = comp, \deboun3|timer3|temp[10]\, deboun3|timer3|temp[10], VGA, 1
instance = comp, \deboun3|timer3|temp[11]~39\, deboun3|timer3|temp[11]~39, VGA, 1
instance = comp, \deboun3|timer3|temp[11]\, deboun3|timer3|temp[11], VGA, 1
instance = comp, \deboun3|timer3|temp[12]~41\, deboun3|timer3|temp[12]~41, VGA, 1
instance = comp, \deboun3|timer3|temp[12]\, deboun3|timer3|temp[12], VGA, 1
instance = comp, \deboun3|timer3|temp[13]~43\, deboun3|timer3|temp[13]~43, VGA, 1
instance = comp, \deboun3|timer3|temp[13]\, deboun3|timer3|temp[13], VGA, 1
instance = comp, \deboun3|timer3|temp[14]~45\, deboun3|timer3|temp[14]~45, VGA, 1
instance = comp, \deboun3|timer3|temp[14]\, deboun3|timer3|temp[14], VGA, 1
instance = comp, \deboun3|timer3|temp[15]~47\, deboun3|timer3|temp[15]~47, VGA, 1
instance = comp, \deboun3|timer3|temp[15]\, deboun3|timer3|temp[15], VGA, 1
instance = comp, \deboun3|timer3|temp[16]~49\, deboun3|timer3|temp[16]~49, VGA, 1
instance = comp, \deboun3|timer3|temp[16]\, deboun3|timer3|temp[16], VGA, 1
instance = comp, \deboun3|timer3|Equal1~2\, deboun3|timer3|Equal1~2, VGA, 1
instance = comp, \deboun3|timer3|Equal1~3\, deboun3|timer3|Equal1~3, VGA, 1
instance = comp, \deboun3|timer3|Equal1~4\, deboun3|timer3|Equal1~4, VGA, 1
instance = comp, \deboun3|timer3|Equal1~1\, deboun3|timer3|Equal1~1, VGA, 1
instance = comp, \deboun3|timer3|Equal1~5\, deboun3|timer3|Equal1~5, VGA, 1
instance = comp, \deboun3|Selector3~0\, deboun3|Selector3~0, VGA, 1
instance = comp, \deboun3|timer2|temp[0]~17\, deboun3|timer2|temp[0]~17, VGA, 1
instance = comp, \deboun3|timer1|temp[0]~17\, deboun3|timer1|temp[0]~17, VGA, 1
instance = comp, \deboun3|Selector0~0\, deboun3|Selector0~0, VGA, 1
instance = comp, \deboun3|Selector0~1\, deboun3|Selector0~1, VGA, 1
instance = comp, \deboun3|pr_state.state0\, deboun3|pr_state.state0, VGA, 1
instance = comp, \deboun3|Selector1~0\, deboun3|Selector1~0, VGA, 1
instance = comp, \deboun3|pr_state.state1\, deboun3|pr_state.state1, VGA, 1
instance = comp, \deboun3|timer1|temp[0]\, deboun3|timer1|temp[0], VGA, 1
instance = comp, \deboun3|timer1|temp[1]~19\, deboun3|timer1|temp[1]~19, VGA, 1
instance = comp, \deboun3|timer1|temp[1]\, deboun3|timer1|temp[1], VGA, 1
instance = comp, \deboun3|timer1|temp[2]~21\, deboun3|timer1|temp[2]~21, VGA, 1
instance = comp, \deboun3|timer1|temp[2]\, deboun3|timer1|temp[2], VGA, 1
instance = comp, \deboun3|timer1|temp[3]~23\, deboun3|timer1|temp[3]~23, VGA, 1
instance = comp, \deboun3|timer1|temp[3]\, deboun3|timer1|temp[3], VGA, 1
instance = comp, \deboun3|timer1|temp[4]~25\, deboun3|timer1|temp[4]~25, VGA, 1
instance = comp, \deboun3|timer1|temp[4]\, deboun3|timer1|temp[4], VGA, 1
instance = comp, \deboun3|timer1|temp[5]~27\, deboun3|timer1|temp[5]~27, VGA, 1
instance = comp, \deboun3|timer1|temp[5]\, deboun3|timer1|temp[5], VGA, 1
instance = comp, \deboun3|timer1|temp[6]~29\, deboun3|timer1|temp[6]~29, VGA, 1
instance = comp, \deboun3|timer1|temp[6]\, deboun3|timer1|temp[6], VGA, 1
instance = comp, \deboun3|timer1|temp[7]~31\, deboun3|timer1|temp[7]~31, VGA, 1
instance = comp, \deboun3|timer1|temp[7]\, deboun3|timer1|temp[7], VGA, 1
instance = comp, \deboun3|timer1|temp[8]~33\, deboun3|timer1|temp[8]~33, VGA, 1
instance = comp, \deboun3|timer1|temp[8]\, deboun3|timer1|temp[8], VGA, 1
instance = comp, \deboun3|timer1|temp[9]~35\, deboun3|timer1|temp[9]~35, VGA, 1
instance = comp, \deboun3|timer1|temp[9]\, deboun3|timer1|temp[9], VGA, 1
instance = comp, \deboun3|timer1|temp[10]~37\, deboun3|timer1|temp[10]~37, VGA, 1
instance = comp, \deboun3|timer1|temp[10]\, deboun3|timer1|temp[10], VGA, 1
instance = comp, \deboun3|timer1|temp[11]~39\, deboun3|timer1|temp[11]~39, VGA, 1
instance = comp, \deboun3|timer1|temp[11]\, deboun3|timer1|temp[11], VGA, 1
instance = comp, \deboun3|timer1|temp[12]~41\, deboun3|timer1|temp[12]~41, VGA, 1
instance = comp, \deboun3|timer1|temp[12]\, deboun3|timer1|temp[12], VGA, 1
instance = comp, \deboun3|timer1|temp[13]~43\, deboun3|timer1|temp[13]~43, VGA, 1
instance = comp, \deboun3|timer1|temp[13]\, deboun3|timer1|temp[13], VGA, 1
instance = comp, \deboun3|timer1|temp[14]~45\, deboun3|timer1|temp[14]~45, VGA, 1
instance = comp, \deboun3|timer1|temp[14]\, deboun3|timer1|temp[14], VGA, 1
instance = comp, \deboun3|timer1|temp[15]~47\, deboun3|timer1|temp[15]~47, VGA, 1
instance = comp, \deboun3|timer1|temp[15]\, deboun3|timer1|temp[15], VGA, 1
instance = comp, \deboun3|timer1|temp[16]~49\, deboun3|timer1|temp[16]~49, VGA, 1
instance = comp, \deboun3|timer1|temp[16]\, deboun3|timer1|temp[16], VGA, 1
instance = comp, \deboun3|timer1|Equal1~0\, deboun3|timer1|Equal1~0, VGA, 1
instance = comp, \deboun3|timer1|Equal1~2\, deboun3|timer1|Equal1~2, VGA, 1
instance = comp, \deboun3|timer1|Equal1~3\, deboun3|timer1|Equal1~3, VGA, 1
instance = comp, \deboun3|timer1|Equal1~4\, deboun3|timer1|Equal1~4, VGA, 1
instance = comp, \deboun3|timer1|Equal1~1\, deboun3|timer1|Equal1~1, VGA, 1
instance = comp, \deboun3|timer1|Equal1~5\, deboun3|timer1|Equal1~5, VGA, 1
instance = comp, \deboun3|Selector2~0\, deboun3|Selector2~0, VGA, 1
instance = comp, \deboun3|Selector2~1\, deboun3|Selector2~1, VGA, 1
instance = comp, \deboun3|pr_state.state2\, deboun3|pr_state.state2, VGA, 1
instance = comp, \deboun3|timer2|temp[0]\, deboun3|timer2|temp[0], VGA, 1
instance = comp, \deboun3|timer2|temp[1]~19\, deboun3|timer2|temp[1]~19, VGA, 1
instance = comp, \deboun3|timer2|temp[1]\, deboun3|timer2|temp[1], VGA, 1
instance = comp, \deboun3|timer2|temp[2]~21\, deboun3|timer2|temp[2]~21, VGA, 1
instance = comp, \deboun3|timer2|temp[2]\, deboun3|timer2|temp[2], VGA, 1
instance = comp, \deboun3|timer2|temp[3]~23\, deboun3|timer2|temp[3]~23, VGA, 1
instance = comp, \deboun3|timer2|temp[3]\, deboun3|timer2|temp[3], VGA, 1
instance = comp, \deboun3|timer2|Equal1~0\, deboun3|timer2|Equal1~0, VGA, 1
instance = comp, \deboun3|timer2|temp[4]~25\, deboun3|timer2|temp[4]~25, VGA, 1
instance = comp, \deboun3|timer2|temp[4]\, deboun3|timer2|temp[4], VGA, 1
instance = comp, \deboun3|timer2|temp[5]~27\, deboun3|timer2|temp[5]~27, VGA, 1
instance = comp, \deboun3|timer2|temp[5]\, deboun3|timer2|temp[5], VGA, 1
instance = comp, \deboun3|timer2|temp[6]~29\, deboun3|timer2|temp[6]~29, VGA, 1
instance = comp, \deboun3|timer2|temp[6]\, deboun3|timer2|temp[6], VGA, 1
instance = comp, \deboun3|timer2|temp[7]~31\, deboun3|timer2|temp[7]~31, VGA, 1
instance = comp, \deboun3|timer2|temp[7]\, deboun3|timer2|temp[7], VGA, 1
instance = comp, \deboun3|timer2|Equal1~1\, deboun3|timer2|Equal1~1, VGA, 1
instance = comp, \deboun3|timer2|Equal1~2\, deboun3|timer2|Equal1~2, VGA, 1
instance = comp, \deboun3|timer2|temp[8]~33\, deboun3|timer2|temp[8]~33, VGA, 1
instance = comp, \deboun3|timer2|temp[8]\, deboun3|timer2|temp[8], VGA, 1
instance = comp, \deboun3|timer2|temp[9]~35\, deboun3|timer2|temp[9]~35, VGA, 1
instance = comp, \deboun3|timer2|temp[9]\, deboun3|timer2|temp[9], VGA, 1
instance = comp, \deboun3|timer2|temp[10]~37\, deboun3|timer2|temp[10]~37, VGA, 1
instance = comp, \deboun3|timer2|temp[10]\, deboun3|timer2|temp[10], VGA, 1
instance = comp, \deboun3|timer2|temp[11]~39\, deboun3|timer2|temp[11]~39, VGA, 1
instance = comp, \deboun3|timer2|temp[11]\, deboun3|timer2|temp[11], VGA, 1
instance = comp, \deboun3|timer2|temp[12]~41\, deboun3|timer2|temp[12]~41, VGA, 1
instance = comp, \deboun3|timer2|temp[12]\, deboun3|timer2|temp[12], VGA, 1
instance = comp, \deboun3|timer2|temp[13]~43\, deboun3|timer2|temp[13]~43, VGA, 1
instance = comp, \deboun3|timer2|temp[13]\, deboun3|timer2|temp[13], VGA, 1
instance = comp, \deboun3|timer2|temp[14]~45\, deboun3|timer2|temp[14]~45, VGA, 1
instance = comp, \deboun3|timer2|temp[14]\, deboun3|timer2|temp[14], VGA, 1
instance = comp, \deboun3|timer2|temp[15]~47\, deboun3|timer2|temp[15]~47, VGA, 1
instance = comp, \deboun3|timer2|temp[15]\, deboun3|timer2|temp[15], VGA, 1
instance = comp, \deboun3|timer2|Equal1~4\, deboun3|timer2|Equal1~4, VGA, 1
instance = comp, \deboun3|timer2|Equal1~3\, deboun3|timer2|Equal1~3, VGA, 1
instance = comp, \deboun3|timer2|temp[16]~49\, deboun3|timer2|temp[16]~49, VGA, 1
instance = comp, \deboun3|timer2|temp[16]\, deboun3|timer2|temp[16], VGA, 1
instance = comp, \deboun3|timer2|Equal1~5\, deboun3|timer2|Equal1~5, VGA, 1
instance = comp, \deboun3|Selector3~1\, deboun3|Selector3~1, VGA, 1
instance = comp, \deboun3|pr_state.state3\, deboun3|pr_state.state3, VGA, 1
instance = comp, \deboun3|Selector4~0\, deboun3|Selector4~0, VGA, 1
instance = comp, \deboun3|Selector4~1\, deboun3|Selector4~1, VGA, 1
instance = comp, \deboun3|pr_state.state4\, deboun3|pr_state.state4, VGA, 1
instance = comp, \deboun3|debsw_a~feeder\, deboun3|debsw_a~feeder, VGA, 1
instance = comp, \deboun3|debsw_a\, deboun3|debsw_a, VGA, 1
instance = comp, \escenario~0\, escenario~0, VGA, 1
instance = comp, \b0la|comb~0\, b0la|comb~0, VGA, 1
instance = comp, \b0la|timerRY1|temp[0]\, b0la|timerRY1|temp[0], VGA, 1
instance = comp, \b0la|timerRY1|temp[1]~21\, b0la|timerRY1|temp[1]~21, VGA, 1
instance = comp, \b0la|timerRY1|temp[1]\, b0la|timerRY1|temp[1], VGA, 1
instance = comp, \b0la|timerRY1|temp[2]~23\, b0la|timerRY1|temp[2]~23, VGA, 1
instance = comp, \b0la|timerRY1|temp[2]\, b0la|timerRY1|temp[2], VGA, 1
instance = comp, \b0la|timerRY1|temp[3]~25\, b0la|timerRY1|temp[3]~25, VGA, 1
instance = comp, \b0la|timerRY1|temp[3]\, b0la|timerRY1|temp[3], VGA, 1
instance = comp, \b0la|timerRY1|temp[4]~27\, b0la|timerRY1|temp[4]~27, VGA, 1
instance = comp, \b0la|timerRY1|temp[4]\, b0la|timerRY1|temp[4], VGA, 1
instance = comp, \b0la|timerRY1|temp[5]~29\, b0la|timerRY1|temp[5]~29, VGA, 1
instance = comp, \b0la|timerRY1|temp[5]\, b0la|timerRY1|temp[5], VGA, 1
instance = comp, \b0la|timerRY1|temp[6]~31\, b0la|timerRY1|temp[6]~31, VGA, 1
instance = comp, \b0la|timerRY1|temp[6]\, b0la|timerRY1|temp[6], VGA, 1
instance = comp, \b0la|timerRY1|temp[7]~33\, b0la|timerRY1|temp[7]~33, VGA, 1
instance = comp, \b0la|timerRY1|temp[7]\, b0la|timerRY1|temp[7], VGA, 1
instance = comp, \b0la|timerRY1|temp[8]~35\, b0la|timerRY1|temp[8]~35, VGA, 1
instance = comp, \b0la|timerRY1|temp[8]\, b0la|timerRY1|temp[8], VGA, 1
instance = comp, \b0la|timerRY1|temp[9]~37\, b0la|timerRY1|temp[9]~37, VGA, 1
instance = comp, \b0la|timerRY1|temp[9]\, b0la|timerRY1|temp[9], VGA, 1
instance = comp, \b0la|timerRY1|temp[10]~39\, b0la|timerRY1|temp[10]~39, VGA, 1
instance = comp, \b0la|timerRY1|temp[10]\, b0la|timerRY1|temp[10], VGA, 1
instance = comp, \b0la|timerRY1|temp[11]~41\, b0la|timerRY1|temp[11]~41, VGA, 1
instance = comp, \b0la|timerRY1|temp[11]\, b0la|timerRY1|temp[11], VGA, 1
instance = comp, \b0la|timerRY1|temp[12]~43\, b0la|timerRY1|temp[12]~43, VGA, 1
instance = comp, \b0la|timerRY1|temp[12]\, b0la|timerRY1|temp[12], VGA, 1
instance = comp, \b0la|timerRY1|temp[13]~45\, b0la|timerRY1|temp[13]~45, VGA, 1
instance = comp, \b0la|timerRY1|temp[13]\, b0la|timerRY1|temp[13], VGA, 1
instance = comp, \b0la|timerRY1|temp[14]~47\, b0la|timerRY1|temp[14]~47, VGA, 1
instance = comp, \b0la|timerRY1|temp[14]\, b0la|timerRY1|temp[14], VGA, 1
instance = comp, \b0la|timerRY1|temp[15]~49\, b0la|timerRY1|temp[15]~49, VGA, 1
instance = comp, \b0la|timerRY1|temp[15]\, b0la|timerRY1|temp[15], VGA, 1
instance = comp, \b0la|timerRY1|temp[16]~51\, b0la|timerRY1|temp[16]~51, VGA, 1
instance = comp, \b0la|timerRY1|temp[16]\, b0la|timerRY1|temp[16], VGA, 1
instance = comp, \b0la|timerRY1|temp[17]~53\, b0la|timerRY1|temp[17]~53, VGA, 1
instance = comp, \b0la|timerRY1|temp[17]\, b0la|timerRY1|temp[17], VGA, 1
instance = comp, \b0la|timerRY1|temp[18]~55\, b0la|timerRY1|temp[18]~55, VGA, 1
instance = comp, \b0la|timerRY1|temp[18]\, b0la|timerRY1|temp[18], VGA, 1
instance = comp, \b0la|Add1~2\, b0la|Add1~2, VGA, 1
instance = comp, \b0la|Add1~4\, b0la|Add1~4, VGA, 1
instance = comp, \b0la|Add1~6\, b0la|Add1~6, VGA, 1
instance = comp, \b0la|Add1~89\, b0la|Add1~89, VGA, 1
instance = comp, \b0la|anclax[2]\, b0la|anclax[2], VGA, 1
instance = comp, \b0la|Add1~8\, b0la|Add1~8, VGA, 1
instance = comp, \b0la|Add1~90\, b0la|Add1~90, VGA, 1
instance = comp, \b0la|anclax[3]\, b0la|anclax[3], VGA, 1
instance = comp, \b0la|Equal2~2\, b0la|Equal2~2, VGA, 1
instance = comp, \b0la|Equal2~3\, b0la|Equal2~3, VGA, 1
instance = comp, \raqueta1|Add1~0\, raqueta1|Add1~0, VGA, 1
instance = comp, \raqueta1|anclayR1[1]~18\, raqueta1|anclayR1[1]~18, VGA, 1
instance = comp, \btn2~input\, btn2~input, VGA, 1
instance = comp, \deboun2|timer2|temp[0]~17\, deboun2|timer2|temp[0]~17, VGA, 1
instance = comp, \deboun2|timer1|temp[0]~17\, deboun2|timer1|temp[0]~17, VGA, 1
instance = comp, \deboun2|timer1|temp[0]\, deboun2|timer1|temp[0], VGA, 1
instance = comp, \deboun2|timer1|temp[1]~19\, deboun2|timer1|temp[1]~19, VGA, 1
instance = comp, \deboun2|timer1|temp[1]\, deboun2|timer1|temp[1], VGA, 1
instance = comp, \deboun2|timer1|temp[2]~21\, deboun2|timer1|temp[2]~21, VGA, 1
instance = comp, \deboun2|timer1|temp[2]\, deboun2|timer1|temp[2], VGA, 1
instance = comp, \deboun2|timer1|temp[3]~23\, deboun2|timer1|temp[3]~23, VGA, 1
instance = comp, \deboun2|timer1|temp[3]\, deboun2|timer1|temp[3], VGA, 1
instance = comp, \deboun2|timer1|temp[4]~25\, deboun2|timer1|temp[4]~25, VGA, 1
instance = comp, \deboun2|timer1|temp[4]\, deboun2|timer1|temp[4], VGA, 1
instance = comp, \deboun2|timer1|temp[5]~27\, deboun2|timer1|temp[5]~27, VGA, 1
instance = comp, \deboun2|timer1|temp[5]\, deboun2|timer1|temp[5], VGA, 1
instance = comp, \deboun2|timer1|temp[6]~29\, deboun2|timer1|temp[6]~29, VGA, 1
instance = comp, \deboun2|timer1|temp[6]\, deboun2|timer1|temp[6], VGA, 1
instance = comp, \deboun2|timer1|temp[7]~31\, deboun2|timer1|temp[7]~31, VGA, 1
instance = comp, \deboun2|timer1|temp[7]\, deboun2|timer1|temp[7], VGA, 1
instance = comp, \deboun2|timer1|Equal1~1\, deboun2|timer1|Equal1~1, VGA, 1
instance = comp, \deboun2|timer1|temp[8]~33\, deboun2|timer1|temp[8]~33, VGA, 1
instance = comp, \deboun2|timer1|temp[8]\, deboun2|timer1|temp[8], VGA, 1
instance = comp, \deboun2|timer1|temp[9]~35\, deboun2|timer1|temp[9]~35, VGA, 1
instance = comp, \deboun2|timer1|temp[9]\, deboun2|timer1|temp[9], VGA, 1
instance = comp, \deboun2|timer1|temp[10]~37\, deboun2|timer1|temp[10]~37, VGA, 1
instance = comp, \deboun2|timer1|temp[10]\, deboun2|timer1|temp[10], VGA, 1
instance = comp, \deboun2|timer1|temp[11]~39\, deboun2|timer1|temp[11]~39, VGA, 1
instance = comp, \deboun2|timer1|temp[11]\, deboun2|timer1|temp[11], VGA, 1
instance = comp, \deboun2|timer1|temp[12]~41\, deboun2|timer1|temp[12]~41, VGA, 1
instance = comp, \deboun2|timer1|temp[12]\, deboun2|timer1|temp[12], VGA, 1
instance = comp, \deboun2|timer1|temp[13]~43\, deboun2|timer1|temp[13]~43, VGA, 1
instance = comp, \deboun2|timer1|temp[13]\, deboun2|timer1|temp[13], VGA, 1
instance = comp, \deboun2|timer1|temp[14]~45\, deboun2|timer1|temp[14]~45, VGA, 1
instance = comp, \deboun2|timer1|temp[14]\, deboun2|timer1|temp[14], VGA, 1
instance = comp, \deboun2|timer1|temp[15]~47\, deboun2|timer1|temp[15]~47, VGA, 1
instance = comp, \deboun2|timer1|temp[15]\, deboun2|timer1|temp[15], VGA, 1
instance = comp, \deboun2|timer1|temp[16]~49\, deboun2|timer1|temp[16]~49, VGA, 1
instance = comp, \deboun2|timer1|temp[16]\, deboun2|timer1|temp[16], VGA, 1
instance = comp, \deboun2|timer1|Equal1~2\, deboun2|timer1|Equal1~2, VGA, 1
instance = comp, \deboun2|timer1|Equal1~3\, deboun2|timer1|Equal1~3, VGA, 1
instance = comp, \deboun2|timer1|Equal1~4\, deboun2|timer1|Equal1~4, VGA, 1
instance = comp, \deboun2|timer1|Equal1~0\, deboun2|timer1|Equal1~0, VGA, 1
instance = comp, \deboun2|timer1|Equal1~5\, deboun2|timer1|Equal1~5, VGA, 1
instance = comp, \deboun2|timer2|temp[7]~31\, deboun2|timer2|temp[7]~31, VGA, 1
instance = comp, \deboun2|timer2|temp[8]~33\, deboun2|timer2|temp[8]~33, VGA, 1
instance = comp, \deboun2|timer2|temp[8]\, deboun2|timer2|temp[8], VGA, 1
instance = comp, \deboun2|timer2|temp[9]~35\, deboun2|timer2|temp[9]~35, VGA, 1
instance = comp, \deboun2|timer2|temp[9]\, deboun2|timer2|temp[9], VGA, 1
instance = comp, \deboun2|timer2|temp[10]~37\, deboun2|timer2|temp[10]~37, VGA, 1
instance = comp, \deboun2|timer2|temp[10]\, deboun2|timer2|temp[10], VGA, 1
instance = comp, \deboun2|timer2|temp[11]~39\, deboun2|timer2|temp[11]~39, VGA, 1
instance = comp, \deboun2|timer2|temp[11]\, deboun2|timer2|temp[11], VGA, 1
instance = comp, \deboun2|timer2|temp[12]~41\, deboun2|timer2|temp[12]~41, VGA, 1
instance = comp, \deboun2|timer2|temp[12]\, deboun2|timer2|temp[12], VGA, 1
instance = comp, \deboun2|timer2|temp[13]~43\, deboun2|timer2|temp[13]~43, VGA, 1
instance = comp, \deboun2|timer2|temp[13]\, deboun2|timer2|temp[13], VGA, 1
instance = comp, \deboun2|timer2|temp[14]~45\, deboun2|timer2|temp[14]~45, VGA, 1
instance = comp, \deboun2|timer2|temp[14]\, deboun2|timer2|temp[14], VGA, 1
instance = comp, \deboun2|timer2|temp[15]~47\, deboun2|timer2|temp[15]~47, VGA, 1
instance = comp, \deboun2|timer2|temp[15]\, deboun2|timer2|temp[15], VGA, 1
instance = comp, \deboun2|timer2|temp[16]~49\, deboun2|timer2|temp[16]~49, VGA, 1
instance = comp, \deboun2|timer2|temp[16]\, deboun2|timer2|temp[16], VGA, 1
instance = comp, \deboun2|Selector0~0\, deboun2|Selector0~0, VGA, 1
instance = comp, \deboun2|Selector0~1\, deboun2|Selector0~1, VGA, 1
instance = comp, \deboun2|pr_state.state0\, deboun2|pr_state.state0, VGA, 1
instance = comp, \deboun2|Selector1~0\, deboun2|Selector1~0, VGA, 1
instance = comp, \deboun2|pr_state.state1\, deboun2|pr_state.state1, VGA, 1
instance = comp, \deboun2|Selector2~0\, deboun2|Selector2~0, VGA, 1
instance = comp, \deboun2|Selector2~1\, deboun2|Selector2~1, VGA, 1
instance = comp, \deboun2|pr_state.state2\, deboun2|pr_state.state2, VGA, 1
instance = comp, \deboun2|timer2|temp[0]\, deboun2|timer2|temp[0], VGA, 1
instance = comp, \deboun2|timer2|temp[1]~19\, deboun2|timer2|temp[1]~19, VGA, 1
instance = comp, \deboun2|timer2|temp[1]\, deboun2|timer2|temp[1], VGA, 1
instance = comp, \deboun2|timer2|temp[2]~21\, deboun2|timer2|temp[2]~21, VGA, 1
instance = comp, \deboun2|timer2|temp[2]\, deboun2|timer2|temp[2], VGA, 1
instance = comp, \deboun2|timer2|temp[3]~23\, deboun2|timer2|temp[3]~23, VGA, 1
instance = comp, \deboun2|timer2|temp[3]\, deboun2|timer2|temp[3], VGA, 1
instance = comp, \deboun2|timer2|temp[4]~25\, deboun2|timer2|temp[4]~25, VGA, 1
instance = comp, \deboun2|timer2|temp[4]\, deboun2|timer2|temp[4], VGA, 1
instance = comp, \deboun2|timer2|temp[5]~27\, deboun2|timer2|temp[5]~27, VGA, 1
instance = comp, \deboun2|timer2|temp[5]\, deboun2|timer2|temp[5], VGA, 1
instance = comp, \deboun2|timer2|temp[6]~29\, deboun2|timer2|temp[6]~29, VGA, 1
instance = comp, \deboun2|timer2|temp[6]\, deboun2|timer2|temp[6], VGA, 1
instance = comp, \deboun2|timer2|temp[7]\, deboun2|timer2|temp[7], VGA, 1
instance = comp, \deboun2|timer2|Equal1~1\, deboun2|timer2|Equal1~1, VGA, 1
instance = comp, \deboun2|timer2|Equal1~2\, deboun2|timer2|Equal1~2, VGA, 1
instance = comp, \deboun2|timer2|Equal1~0\, deboun2|timer2|Equal1~0, VGA, 1
instance = comp, \deboun2|timer2|Equal1~3\, deboun2|timer2|Equal1~3, VGA, 1
instance = comp, \deboun2|timer2|Equal1~4\, deboun2|timer2|Equal1~4, VGA, 1
instance = comp, \deboun2|timer2|Equal1~5\, deboun2|timer2|Equal1~5, VGA, 1
instance = comp, \deboun2|timer3|temp[0]~17\, deboun2|timer3|temp[0]~17, VGA, 1
instance = comp, \deboun2|timer3|temp[2]~21\, deboun2|timer3|temp[2]~21, VGA, 1
instance = comp, \deboun2|timer3|temp[3]~23\, deboun2|timer3|temp[3]~23, VGA, 1
instance = comp, \deboun2|timer3|temp[3]\, deboun2|timer3|temp[3], VGA, 1
instance = comp, \deboun2|timer3|temp[4]~25\, deboun2|timer3|temp[4]~25, VGA, 1
instance = comp, \deboun2|timer3|temp[4]\, deboun2|timer3|temp[4], VGA, 1
instance = comp, \deboun2|timer3|temp[5]~27\, deboun2|timer3|temp[5]~27, VGA, 1
instance = comp, \deboun2|timer3|temp[5]\, deboun2|timer3|temp[5], VGA, 1
instance = comp, \deboun2|timer3|temp[6]~29\, deboun2|timer3|temp[6]~29, VGA, 1
instance = comp, \deboun2|timer3|temp[6]\, deboun2|timer3|temp[6], VGA, 1
instance = comp, \deboun2|timer3|temp[7]~31\, deboun2|timer3|temp[7]~31, VGA, 1
instance = comp, \deboun2|timer3|temp[7]\, deboun2|timer3|temp[7], VGA, 1
instance = comp, \deboun2|timer3|temp[8]~33\, deboun2|timer3|temp[8]~33, VGA, 1
instance = comp, \deboun2|timer3|temp[8]\, deboun2|timer3|temp[8], VGA, 1
instance = comp, \deboun2|timer3|temp[9]~35\, deboun2|timer3|temp[9]~35, VGA, 1
instance = comp, \deboun2|timer3|temp[9]\, deboun2|timer3|temp[9], VGA, 1
instance = comp, \deboun2|timer3|temp[10]~37\, deboun2|timer3|temp[10]~37, VGA, 1
instance = comp, \deboun2|timer3|temp[10]\, deboun2|timer3|temp[10], VGA, 1
instance = comp, \deboun2|timer3|temp[11]~39\, deboun2|timer3|temp[11]~39, VGA, 1
instance = comp, \deboun2|timer3|temp[11]\, deboun2|timer3|temp[11], VGA, 1
instance = comp, \deboun2|timer3|temp[12]~41\, deboun2|timer3|temp[12]~41, VGA, 1
instance = comp, \deboun2|timer3|temp[12]\, deboun2|timer3|temp[12], VGA, 1
instance = comp, \deboun2|timer3|temp[13]~43\, deboun2|timer3|temp[13]~43, VGA, 1
instance = comp, \deboun2|timer3|temp[13]\, deboun2|timer3|temp[13], VGA, 1
instance = comp, \deboun2|timer3|temp[14]~45\, deboun2|timer3|temp[14]~45, VGA, 1
instance = comp, \deboun2|timer3|temp[14]\, deboun2|timer3|temp[14], VGA, 1
instance = comp, \deboun2|timer3|temp[15]~47\, deboun2|timer3|temp[15]~47, VGA, 1
instance = comp, \deboun2|timer3|temp[15]\, deboun2|timer3|temp[15], VGA, 1
instance = comp, \deboun2|timer3|temp[16]~49\, deboun2|timer3|temp[16]~49, VGA, 1
instance = comp, \deboun2|timer3|temp[16]\, deboun2|timer3|temp[16], VGA, 1
instance = comp, \deboun2|timer3|Equal1~5\, deboun2|timer3|Equal1~5, VGA, 1
instance = comp, \deboun2|timer3|temp[0]\, deboun2|timer3|temp[0], VGA, 1
instance = comp, \deboun2|timer3|temp[1]~19\, deboun2|timer3|temp[1]~19, VGA, 1
instance = comp, \deboun2|timer3|temp[1]\, deboun2|timer3|temp[1], VGA, 1
instance = comp, \deboun2|timer3|temp[2]\, deboun2|timer3|temp[2], VGA, 1
instance = comp, \deboun2|timer3|Equal1~0\, deboun2|timer3|Equal1~0, VGA, 1
instance = comp, \deboun2|timer3|Equal1~2\, deboun2|timer3|Equal1~2, VGA, 1
instance = comp, \deboun2|timer3|Equal1~3\, deboun2|timer3|Equal1~3, VGA, 1
instance = comp, \deboun2|timer3|Equal1~1\, deboun2|timer3|Equal1~1, VGA, 1
instance = comp, \deboun2|timer3|Equal1~4\, deboun2|timer3|Equal1~4, VGA, 1
instance = comp, \deboun2|Selector3~0\, deboun2|Selector3~0, VGA, 1
instance = comp, \deboun2|Selector3~1\, deboun2|Selector3~1, VGA, 1
instance = comp, \deboun2|pr_state.state3\, deboun2|pr_state.state3, VGA, 1
instance = comp, \deboun2|timer0|temp[0]~24\, deboun2|timer0|temp[0]~24, VGA, 1
instance = comp, \deboun2|Selector5~0\, deboun2|Selector5~0, VGA, 1
instance = comp, \deboun2|pr_state.state5\, deboun2|pr_state.state5, VGA, 1
instance = comp, \deboun2|timer0|temp[0]\, deboun2|timer0|temp[0], VGA, 1
instance = comp, \deboun2|timer0|temp[1]~26\, deboun2|timer0|temp[1]~26, VGA, 1
instance = comp, \deboun2|timer0|temp[1]\, deboun2|timer0|temp[1], VGA, 1
instance = comp, \deboun2|timer0|temp[2]~28\, deboun2|timer0|temp[2]~28, VGA, 1
instance = comp, \deboun2|timer0|temp[2]\, deboun2|timer0|temp[2], VGA, 1
instance = comp, \deboun2|timer0|temp[3]~30\, deboun2|timer0|temp[3]~30, VGA, 1
instance = comp, \deboun2|timer0|temp[3]\, deboun2|timer0|temp[3], VGA, 1
instance = comp, \deboun2|timer0|temp[4]~32\, deboun2|timer0|temp[4]~32, VGA, 1
instance = comp, \deboun2|timer0|temp[4]\, deboun2|timer0|temp[4], VGA, 1
instance = comp, \deboun2|timer0|temp[5]~34\, deboun2|timer0|temp[5]~34, VGA, 1
instance = comp, \deboun2|timer0|temp[5]\, deboun2|timer0|temp[5], VGA, 1
instance = comp, \deboun2|timer0|temp[6]~36\, deboun2|timer0|temp[6]~36, VGA, 1
instance = comp, \deboun2|timer0|temp[6]\, deboun2|timer0|temp[6], VGA, 1
instance = comp, \deboun2|timer0|temp[7]~38\, deboun2|timer0|temp[7]~38, VGA, 1
instance = comp, \deboun2|timer0|temp[7]\, deboun2|timer0|temp[7], VGA, 1
instance = comp, \deboun2|timer0|temp[8]~40\, deboun2|timer0|temp[8]~40, VGA, 1
instance = comp, \deboun2|timer0|temp[8]\, deboun2|timer0|temp[8], VGA, 1
instance = comp, \deboun2|timer0|temp[9]~42\, deboun2|timer0|temp[9]~42, VGA, 1
instance = comp, \deboun2|timer0|temp[9]\, deboun2|timer0|temp[9], VGA, 1
instance = comp, \deboun2|timer0|temp[10]~44\, deboun2|timer0|temp[10]~44, VGA, 1
instance = comp, \deboun2|timer0|temp[10]\, deboun2|timer0|temp[10], VGA, 1
instance = comp, \deboun2|timer0|temp[11]~46\, deboun2|timer0|temp[11]~46, VGA, 1
instance = comp, \deboun2|timer0|temp[11]\, deboun2|timer0|temp[11], VGA, 1
instance = comp, \deboun2|timer0|temp[12]~48\, deboun2|timer0|temp[12]~48, VGA, 1
instance = comp, \deboun2|timer0|temp[12]\, deboun2|timer0|temp[12], VGA, 1
instance = comp, \deboun2|timer0|temp[13]~50\, deboun2|timer0|temp[13]~50, VGA, 1
instance = comp, \deboun2|timer0|temp[13]\, deboun2|timer0|temp[13], VGA, 1
instance = comp, \deboun2|timer0|temp[14]~52\, deboun2|timer0|temp[14]~52, VGA, 1
instance = comp, \deboun2|timer0|temp[14]\, deboun2|timer0|temp[14], VGA, 1
instance = comp, \deboun2|timer0|temp[15]~54\, deboun2|timer0|temp[15]~54, VGA, 1
instance = comp, \deboun2|timer0|temp[15]\, deboun2|timer0|temp[15], VGA, 1
instance = comp, \deboun2|timer0|temp[16]~56\, deboun2|timer0|temp[16]~56, VGA, 1
instance = comp, \deboun2|timer0|temp[16]\, deboun2|timer0|temp[16], VGA, 1
instance = comp, \deboun2|timer0|temp[17]~58\, deboun2|timer0|temp[17]~58, VGA, 1
instance = comp, \deboun2|timer0|temp[17]\, deboun2|timer0|temp[17], VGA, 1
instance = comp, \deboun2|timer0|temp[18]~60\, deboun2|timer0|temp[18]~60, VGA, 1
instance = comp, \deboun2|timer0|temp[18]\, deboun2|timer0|temp[18], VGA, 1
instance = comp, \deboun2|timer0|temp[19]~62\, deboun2|timer0|temp[19]~62, VGA, 1
instance = comp, \deboun2|timer0|temp[19]\, deboun2|timer0|temp[19], VGA, 1
instance = comp, \deboun2|timer0|Equal1~5\, deboun2|timer0|Equal1~5, VGA, 1
instance = comp, \deboun2|timer0|Equal1~3\, deboun2|timer0|Equal1~3, VGA, 1
instance = comp, \deboun2|timer0|Equal1~1\, deboun2|timer0|Equal1~1, VGA, 1
instance = comp, \deboun2|timer0|Equal1~2\, deboun2|timer0|Equal1~2, VGA, 1
instance = comp, \deboun2|timer0|Equal1~0\, deboun2|timer0|Equal1~0, VGA, 1
instance = comp, \deboun2|timer0|Equal1~4\, deboun2|timer0|Equal1~4, VGA, 1
instance = comp, \deboun2|timer0|temp[20]~64\, deboun2|timer0|temp[20]~64, VGA, 1
instance = comp, \deboun2|timer0|temp[20]\, deboun2|timer0|temp[20], VGA, 1
instance = comp, \deboun2|timer0|temp[21]~66\, deboun2|timer0|temp[21]~66, VGA, 1
instance = comp, \deboun2|timer0|temp[21]\, deboun2|timer0|temp[21], VGA, 1
instance = comp, \deboun2|timer0|temp[22]~68\, deboun2|timer0|temp[22]~68, VGA, 1
instance = comp, \deboun2|timer0|temp[22]\, deboun2|timer0|temp[22], VGA, 1
instance = comp, \deboun2|timer0|temp[23]~70\, deboun2|timer0|temp[23]~70, VGA, 1
instance = comp, \deboun2|timer0|temp[23]\, deboun2|timer0|temp[23], VGA, 1
instance = comp, \deboun2|timer0|Equal1~6\, deboun2|timer0|Equal1~6, VGA, 1
instance = comp, \deboun2|timer0|Equal1~7\, deboun2|timer0|Equal1~7, VGA, 1
instance = comp, \deboun2|Selector4~0\, deboun2|Selector4~0, VGA, 1
instance = comp, \deboun2|Selector4~1\, deboun2|Selector4~1, VGA, 1
instance = comp, \deboun2|pr_state.state4\, deboun2|pr_state.state4, VGA, 1
instance = comp, \deboun2|debsw_a\, deboun2|debsw_a, VGA, 1
instance = comp, \raqueta1|Add1~4\, raqueta1|Add1~4, VGA, 1
instance = comp, \raqueta1|Add1~6\, raqueta1|Add1~6, VGA, 1
instance = comp, \raqueta1|anclayR1[4]~15\, raqueta1|anclayR1[4]~15, VGA, 1
instance = comp, \raqueta1|anclayR1[4]\, raqueta1|anclayR1[4], VGA, 1
instance = comp, \raqueta1|Add1~8\, raqueta1|Add1~8, VGA, 1
instance = comp, \raqueta1|anclayR1[5]~14\, raqueta1|anclayR1[5]~14, VGA, 1
instance = comp, \raqueta1|anclayR1[5]\, raqueta1|anclayR1[5], VGA, 1
instance = comp, \raqueta1|Add1~10\, raqueta1|Add1~10, VGA, 1
instance = comp, \raqueta1|anclayR1[6]~13\, raqueta1|anclayR1[6]~13, VGA, 1
instance = comp, \raqueta1|anclayR1[6]\, raqueta1|anclayR1[6], VGA, 1
instance = comp, \raqueta1|Add1~12\, raqueta1|Add1~12, VGA, 1
instance = comp, \raqueta1|anclayR1[7]~12\, raqueta1|anclayR1[7]~12, VGA, 1
instance = comp, \raqueta1|anclayR1[7]\, raqueta1|anclayR1[7], VGA, 1
instance = comp, \raqueta1|Add1~14\, raqueta1|Add1~14, VGA, 1
instance = comp, \raqueta1|anclayR1[8]\, raqueta1|anclayR1[8], VGA, 1
instance = comp, \raqueta1|Add1~16\, raqueta1|Add1~16, VGA, 1
instance = comp, \raqueta1|anclayR1[9]\, raqueta1|anclayR1[9], VGA, 1
instance = comp, \raqueta1|Add1~18\, raqueta1|Add1~18, VGA, 1
instance = comp, \raqueta1|anclayR1[10]\, raqueta1|anclayR1[10], VGA, 1
instance = comp, \raqueta1|Add1~20\, raqueta1|Add1~20, VGA, 1
instance = comp, \raqueta1|anclayR1[11]\, raqueta1|anclayR1[11], VGA, 1
instance = comp, \raqueta1|Add1~22\, raqueta1|Add1~22, VGA, 1
instance = comp, \raqueta1|anclayR1[12]\, raqueta1|anclayR1[12], VGA, 1
instance = comp, \raqueta1|Add1~24\, raqueta1|Add1~24, VGA, 1
instance = comp, \raqueta1|anclayR1[13]\, raqueta1|anclayR1[13], VGA, 1
instance = comp, \raqueta1|Add1~26\, raqueta1|Add1~26, VGA, 1
instance = comp, \raqueta1|anclayR1[14]\, raqueta1|anclayR1[14], VGA, 1
instance = comp, \raqueta1|Add1~28\, raqueta1|Add1~28, VGA, 1
instance = comp, \raqueta1|anclayR1[15]\, raqueta1|anclayR1[15], VGA, 1
instance = comp, \raqueta1|Add1~30\, raqueta1|Add1~30, VGA, 1
instance = comp, \raqueta1|anclayR1[16]\, raqueta1|anclayR1[16], VGA, 1
instance = comp, \raqueta1|Add1~32\, raqueta1|Add1~32, VGA, 1
instance = comp, \raqueta1|anclayR1[17]\, raqueta1|anclayR1[17], VGA, 1
instance = comp, \raqueta1|Add1~34\, raqueta1|Add1~34, VGA, 1
instance = comp, \raqueta1|anclayR1[18]\, raqueta1|anclayR1[18], VGA, 1
instance = comp, \raqueta1|Add1~36\, raqueta1|Add1~36, VGA, 1
instance = comp, \raqueta1|anclayR1[19]\, raqueta1|anclayR1[19], VGA, 1
instance = comp, \raqueta1|Add1~38\, raqueta1|Add1~38, VGA, 1
instance = comp, \raqueta1|anclayR1[20]\, raqueta1|anclayR1[20], VGA, 1
instance = comp, \raqueta1|Add1~40\, raqueta1|Add1~40, VGA, 1
instance = comp, \raqueta1|anclayR1[21]\, raqueta1|anclayR1[21], VGA, 1
instance = comp, \raqueta1|Add1~42\, raqueta1|Add1~42, VGA, 1
instance = comp, \raqueta1|anclayR1[22]\, raqueta1|anclayR1[22], VGA, 1
instance = comp, \raqueta1|Add1~44\, raqueta1|Add1~44, VGA, 1
instance = comp, \raqueta1|anclayR1[23]\, raqueta1|anclayR1[23], VGA, 1
instance = comp, \raqueta1|anclayR1[7]~6\, raqueta1|anclayR1[7]~6, VGA, 1
instance = comp, \raqueta1|anclayR1[7]~5\, raqueta1|anclayR1[7]~5, VGA, 1
instance = comp, \raqueta1|anclayR1[7]~4\, raqueta1|anclayR1[7]~4, VGA, 1
instance = comp, \raqueta1|anclayR1[7]~3\, raqueta1|anclayR1[7]~3, VGA, 1
instance = comp, \raqueta1|anclayR1[7]~7\, raqueta1|anclayR1[7]~7, VGA, 1
instance = comp, \raqueta1|Add1~46\, raqueta1|Add1~46, VGA, 1
instance = comp, \raqueta1|anclayR1[24]\, raqueta1|anclayR1[24], VGA, 1
instance = comp, \raqueta1|Add1~48\, raqueta1|Add1~48, VGA, 1
instance = comp, \raqueta1|anclayR1[25]\, raqueta1|anclayR1[25], VGA, 1
instance = comp, \raqueta1|Add1~50\, raqueta1|Add1~50, VGA, 1
instance = comp, \raqueta1|anclayR1[26]\, raqueta1|anclayR1[26], VGA, 1
instance = comp, \raqueta1|Add1~52\, raqueta1|Add1~52, VGA, 1
instance = comp, \raqueta1|anclayR1[27]\, raqueta1|anclayR1[27], VGA, 1
instance = comp, \raqueta1|anclayR1[7]~8\, raqueta1|anclayR1[7]~8, VGA, 1
instance = comp, \raqueta1|Add1~54\, raqueta1|Add1~54, VGA, 1
instance = comp, \raqueta1|anclayR1[28]\, raqueta1|anclayR1[28], VGA, 1
instance = comp, \raqueta1|Add1~56\, raqueta1|Add1~56, VGA, 1
instance = comp, \raqueta1|anclayR1[29]\, raqueta1|anclayR1[29], VGA, 1
instance = comp, \raqueta1|Add1~58\, raqueta1|Add1~58, VGA, 1
instance = comp, \raqueta1|anclayR1[30]\, raqueta1|anclayR1[30], VGA, 1
instance = comp, \raqueta1|Add1~60\, raqueta1|Add1~60, VGA, 1
instance = comp, \raqueta1|anclayR1[31]\, raqueta1|anclayR1[31], VGA, 1
instance = comp, \raqueta1|anclayR1[7]~9\, raqueta1|anclayR1[7]~9, VGA, 1
instance = comp, \raqueta1|anclayR1[7]~0\, raqueta1|anclayR1[7]~0, VGA, 1
instance = comp, \raqueta1|anclayR1[7]~1\, raqueta1|anclayR1[7]~1, VGA, 1
instance = comp, \raqueta1|anclayR1[7]~2\, raqueta1|anclayR1[7]~2, VGA, 1
instance = comp, \raqueta1|anclayR1[7]~10\, raqueta1|anclayR1[7]~10, VGA, 1
instance = comp, \raqueta1|anclayR1[7]~11\, raqueta1|anclayR1[7]~11, VGA, 1
instance = comp, \raqueta1|anclayR1[1]\, raqueta1|anclayR1[1], VGA, 1
instance = comp, \raqueta1|Add1~2\, raqueta1|Add1~2, VGA, 1
instance = comp, \raqueta1|anclayR1[2]~17\, raqueta1|anclayR1[2]~17, VGA, 1
instance = comp, \raqueta1|anclayR1[2]\, raqueta1|anclayR1[2], VGA, 1
instance = comp, \raqueta1|anclayR1[3]~16\, raqueta1|anclayR1[3]~16, VGA, 1
instance = comp, \raqueta1|anclayR1[3]\, raqueta1|anclayR1[3], VGA, 1
instance = comp, \b0la|Add1~10\, b0la|Add1~10, VGA, 1
instance = comp, \b0la|Add1~96\, b0la|Add1~96, VGA, 1
instance = comp, \b0la|anclax[4]\, b0la|anclax[4], VGA, 1
instance = comp, \b0la|Add1~12\, b0la|Add1~12, VGA, 1
instance = comp, \b0la|Add1~92\, b0la|Add1~92, VGA, 1
instance = comp, \b0la|anclax[5]\, b0la|anclax[5], VGA, 1
instance = comp, \b0la|Add1~14\, b0la|Add1~14, VGA, 1
instance = comp, \b0la|Add1~16\, b0la|Add1~16, VGA, 1
instance = comp, \b0la|anclax[6]\, b0la|anclax[6], VGA, 1
instance = comp, \b0la|Add1~17\, b0la|Add1~17, VGA, 1
instance = comp, \b0la|Add1~93\, b0la|Add1~93, VGA, 1
instance = comp, \b0la|anclax[7]\, b0la|anclax[7], VGA, 1
instance = comp, \b0la|Add1~19\, b0la|Add1~19, VGA, 1
instance = comp, \b0la|Add1~95\, b0la|Add1~95, VGA, 1
instance = comp, \b0la|anclax[8]\, b0la|anclax[8], VGA, 1
instance = comp, \b0la|Add1~21\, b0la|Add1~21, VGA, 1
instance = comp, \b0la|Add1~94\, b0la|Add1~94, VGA, 1
instance = comp, \b0la|anclax[9]\, b0la|anclax[9], VGA, 1
instance = comp, \b0la|Equal0~8\, b0la|Equal0~8, VGA, 1
instance = comp, \b0la|Add1~23\, b0la|Add1~23, VGA, 1
instance = comp, \b0la|Add1~25\, b0la|Add1~25, VGA, 1
instance = comp, \b0la|anclax[10]\, b0la|anclax[10], VGA, 1
instance = comp, \b0la|Add1~26\, b0la|Add1~26, VGA, 1
instance = comp, \b0la|Add1~28\, b0la|Add1~28, VGA, 1
instance = comp, \b0la|anclax[11]\, b0la|anclax[11], VGA, 1
instance = comp, \b0la|Add1~29\, b0la|Add1~29, VGA, 1
instance = comp, \b0la|Add1~31\, b0la|Add1~31, VGA, 1
instance = comp, \b0la|anclax[12]\, b0la|anclax[12], VGA, 1
instance = comp, \b0la|Add1~32\, b0la|Add1~32, VGA, 1
instance = comp, \b0la|Add1~34\, b0la|Add1~34, VGA, 1
instance = comp, \b0la|anclax[13]\, b0la|anclax[13], VGA, 1
instance = comp, \b0la|Add1~35\, b0la|Add1~35, VGA, 1
instance = comp, \b0la|Add1~37\, b0la|Add1~37, VGA, 1
instance = comp, \b0la|anclax[14]\, b0la|anclax[14], VGA, 1
instance = comp, \b0la|Add1~38\, b0la|Add1~38, VGA, 1
instance = comp, \b0la|Add1~40\, b0la|Add1~40, VGA, 1
instance = comp, \b0la|anclax[15]\, b0la|anclax[15], VGA, 1
instance = comp, \b0la|Add1~41\, b0la|Add1~41, VGA, 1
instance = comp, \b0la|Add1~43\, b0la|Add1~43, VGA, 1
instance = comp, \b0la|anclax[16]\, b0la|anclax[16], VGA, 1
instance = comp, \b0la|Add1~44\, b0la|Add1~44, VGA, 1
instance = comp, \b0la|Add1~46\, b0la|Add1~46, VGA, 1
instance = comp, \b0la|anclax[17]\, b0la|anclax[17], VGA, 1
instance = comp, \b0la|Add1~47\, b0la|Add1~47, VGA, 1
instance = comp, \b0la|Add1~49\, b0la|Add1~49, VGA, 1
instance = comp, \b0la|anclax[18]\, b0la|anclax[18], VGA, 1
instance = comp, \b0la|Add1~50\, b0la|Add1~50, VGA, 1
instance = comp, \b0la|Add1~52\, b0la|Add1~52, VGA, 1
instance = comp, \b0la|anclax[19]\, b0la|anclax[19], VGA, 1
instance = comp, \b0la|Add1~53\, b0la|Add1~53, VGA, 1
instance = comp, \b0la|Add1~55\, b0la|Add1~55, VGA, 1
instance = comp, \b0la|anclax[20]\, b0la|anclax[20], VGA, 1
instance = comp, \b0la|Add1~56\, b0la|Add1~56, VGA, 1
instance = comp, \b0la|Add1~58\, b0la|Add1~58, VGA, 1
instance = comp, \b0la|anclax[21]\, b0la|anclax[21], VGA, 1
instance = comp, \b0la|Add1~59\, b0la|Add1~59, VGA, 1
instance = comp, \b0la|Add1~61\, b0la|Add1~61, VGA, 1
instance = comp, \b0la|anclax[22]\, b0la|anclax[22], VGA, 1
instance = comp, \b0la|Add1~62\, b0la|Add1~62, VGA, 1
instance = comp, \b0la|Add1~64\, b0la|Add1~64, VGA, 1
instance = comp, \b0la|anclax[23]\, b0la|anclax[23], VGA, 1
instance = comp, \b0la|Add1~65\, b0la|Add1~65, VGA, 1
instance = comp, \b0la|Add1~68\, b0la|Add1~68, VGA, 1
instance = comp, \b0la|Add1~70\, b0la|Add1~70, VGA, 1
instance = comp, \b0la|anclax[25]\, b0la|anclax[25], VGA, 1
instance = comp, \b0la|Add1~71\, b0la|Add1~71, VGA, 1
instance = comp, \b0la|Add1~73\, b0la|Add1~73, VGA, 1
instance = comp, \b0la|anclax[26]\, b0la|anclax[26], VGA, 1
instance = comp, \b0la|Add1~74\, b0la|Add1~74, VGA, 1
instance = comp, \b0la|Add1~76\, b0la|Add1~76, VGA, 1
instance = comp, \b0la|anclax[27]\, b0la|anclax[27], VGA, 1
instance = comp, \b0la|Add1~77\, b0la|Add1~77, VGA, 1
instance = comp, \b0la|Add1~79\, b0la|Add1~79, VGA, 1
instance = comp, \b0la|anclax[28]\, b0la|anclax[28], VGA, 1
instance = comp, \b0la|Add1~80\, b0la|Add1~80, VGA, 1
instance = comp, \b0la|Add1~82\, b0la|Add1~82, VGA, 1
instance = comp, \b0la|anclax[29]\, b0la|anclax[29], VGA, 1
instance = comp, \b0la|Add1~83\, b0la|Add1~83, VGA, 1
instance = comp, \b0la|Add1~85\, b0la|Add1~85, VGA, 1
instance = comp, \b0la|anclax[30]\, b0la|anclax[30], VGA, 1
instance = comp, \b0la|Add1~86\, b0la|Add1~86, VGA, 1
instance = comp, \b0la|Add1~88\, b0la|Add1~88, VGA, 1
instance = comp, \b0la|anclax[31]\, b0la|anclax[31], VGA, 1
instance = comp, \b0la|Equal0~5\, b0la|Equal0~5, VGA, 1
instance = comp, \b0la|Equal0~6\, b0la|Equal0~6, VGA, 1
instance = comp, \b0la|Equal0~7\, b0la|Equal0~7, VGA, 1
instance = comp, \b0la|Equal0~9\, b0la|Equal0~9, VGA, 1
instance = comp, \b0la|Equal0~10\, b0la|Equal0~10, VGA, 1
instance = comp, \b0la|Add2~66\, b0la|Add2~66, VGA, 1
instance = comp, \b0la|Add2~68\, b0la|Add2~68, VGA, 1
instance = comp, \b0la|Add2~157\, b0la|Add2~157, VGA, 1
instance = comp, \b0la|Add1~97\, b0la|Add1~97, VGA, 1
instance = comp, \b0la|anclay[2]\, b0la|anclay[2], VGA, 1
instance = comp, \b0la|Add2~70\, b0la|Add2~70, VGA, 1
instance = comp, \b0la|Add2~72\, b0la|Add2~72, VGA, 1
instance = comp, \b0la|Add2~155\, b0la|Add2~155, VGA, 1
instance = comp, \b0la|anclay[4]\, b0la|anclay[4], VGA, 1
instance = comp, \b0la|Add2~74\, b0la|Add2~74, VGA, 1
instance = comp, \b0la|Add2~154\, b0la|Add2~154, VGA, 1
instance = comp, \b0la|anclay[5]\, b0la|anclay[5], VGA, 1
instance = comp, \b0la|Add2~76\, b0la|Add2~76, VGA, 1
instance = comp, \b0la|Add2~153\, b0la|Add2~153, VGA, 1
instance = comp, \b0la|anclay[6]\, b0la|anclay[6], VGA, 1
instance = comp, \b0la|Add2~78\, b0la|Add2~78, VGA, 1
instance = comp, \b0la|Add2~152\, b0la|Add2~152, VGA, 1
instance = comp, \b0la|anclay[7]\, b0la|anclay[7], VGA, 1
instance = comp, \b0la|Add2~80\, b0la|Add2~80, VGA, 1
instance = comp, \b0la|Add2~151\, b0la|Add2~151, VGA, 1
instance = comp, \b0la|anclay[8]\, b0la|anclay[8], VGA, 1
instance = comp, \b0la|Add2~82\, b0la|Add2~82, VGA, 1
instance = comp, \b0la|Add2~150\, b0la|Add2~150, VGA, 1
instance = comp, \b0la|anclay[9]\, b0la|anclay[9], VGA, 1
instance = comp, \b0la|Add2~84\, b0la|Add2~84, VGA, 1
instance = comp, \b0la|Add2~149\, b0la|Add2~149, VGA, 1
instance = comp, \b0la|anclay[10]\, b0la|anclay[10], VGA, 1
instance = comp, \b0la|Add2~86\, b0la|Add2~86, VGA, 1
instance = comp, \b0la|Add2~148\, b0la|Add2~148, VGA, 1
instance = comp, \b0la|anclay[11]\, b0la|anclay[11], VGA, 1
instance = comp, \b0la|Add2~88\, b0la|Add2~88, VGA, 1
instance = comp, \b0la|Add2~147\, b0la|Add2~147, VGA, 1
instance = comp, \b0la|anclay[12]\, b0la|anclay[12], VGA, 1
instance = comp, \b0la|Add2~90\, b0la|Add2~90, VGA, 1
instance = comp, \b0la|Add2~146\, b0la|Add2~146, VGA, 1
instance = comp, \b0la|anclay[13]\, b0la|anclay[13], VGA, 1
instance = comp, \b0la|Add2~92\, b0la|Add2~92, VGA, 1
instance = comp, \b0la|Add2~145\, b0la|Add2~145, VGA, 1
instance = comp, \b0la|anclay[14]\, b0la|anclay[14], VGA, 1
instance = comp, \b0la|Add2~94\, b0la|Add2~94, VGA, 1
instance = comp, \b0la|Add2~144\, b0la|Add2~144, VGA, 1
instance = comp, \b0la|anclay[15]\, b0la|anclay[15], VGA, 1
instance = comp, \b0la|Add2~96\, b0la|Add2~96, VGA, 1
instance = comp, \b0la|Add2~143\, b0la|Add2~143, VGA, 1
instance = comp, \b0la|anclay[16]\, b0la|anclay[16], VGA, 1
instance = comp, \b0la|Add2~98\, b0la|Add2~98, VGA, 1
instance = comp, \b0la|Add2~142\, b0la|Add2~142, VGA, 1
instance = comp, \b0la|anclay[17]\, b0la|anclay[17], VGA, 1
instance = comp, \b0la|Add2~100\, b0la|Add2~100, VGA, 1
instance = comp, \b0la|Add2~141\, b0la|Add2~141, VGA, 1
instance = comp, \b0la|anclay[18]\, b0la|anclay[18], VGA, 1
instance = comp, \b0la|Add2~102\, b0la|Add2~102, VGA, 1
instance = comp, \b0la|Add2~140\, b0la|Add2~140, VGA, 1
instance = comp, \b0la|anclay[19]\, b0la|anclay[19], VGA, 1
instance = comp, \b0la|Add2~104\, b0la|Add2~104, VGA, 1
instance = comp, \b0la|Add2~139\, b0la|Add2~139, VGA, 1
instance = comp, \b0la|anclay[20]\, b0la|anclay[20], VGA, 1
instance = comp, \b0la|Add2~106\, b0la|Add2~106, VGA, 1
instance = comp, \b0la|Add2~138\, b0la|Add2~138, VGA, 1
instance = comp, \b0la|anclay[21]\, b0la|anclay[21], VGA, 1
instance = comp, \b0la|Add2~108\, b0la|Add2~108, VGA, 1
instance = comp, \b0la|Add2~137\, b0la|Add2~137, VGA, 1
instance = comp, \b0la|anclay[22]\, b0la|anclay[22], VGA, 1
instance = comp, \b0la|Add2~110\, b0la|Add2~110, VGA, 1
instance = comp, \b0la|Add2~136\, b0la|Add2~136, VGA, 1
instance = comp, \b0la|anclay[23]\, b0la|anclay[23], VGA, 1
instance = comp, \b0la|Add2~112\, b0la|Add2~112, VGA, 1
instance = comp, \b0la|Add2~135\, b0la|Add2~135, VGA, 1
instance = comp, \b0la|anclay[24]\, b0la|anclay[24], VGA, 1
instance = comp, \b0la|Add2~114\, b0la|Add2~114, VGA, 1
instance = comp, \b0la|Add2~134\, b0la|Add2~134, VGA, 1
instance = comp, \b0la|anclay[25]\, b0la|anclay[25], VGA, 1
instance = comp, \b0la|Add2~116\, b0la|Add2~116, VGA, 1
instance = comp, \b0la|Add2~133\, b0la|Add2~133, VGA, 1
instance = comp, \b0la|anclay[26]\, b0la|anclay[26], VGA, 1
instance = comp, \b0la|Add2~118\, b0la|Add2~118, VGA, 1
instance = comp, \b0la|Add2~132\, b0la|Add2~132, VGA, 1
instance = comp, \b0la|anclay[27]\, b0la|anclay[27], VGA, 1
instance = comp, \b0la|Add2~120\, b0la|Add2~120, VGA, 1
instance = comp, \b0la|Add2~131\, b0la|Add2~131, VGA, 1
instance = comp, \b0la|anclay[28]\, b0la|anclay[28], VGA, 1
instance = comp, \b0la|Equal3~7\, b0la|Equal3~7, VGA, 1
instance = comp, \b0la|Equal3~2\, b0la|Equal3~2, VGA, 1
instance = comp, \b0la|Equal3~4\, b0la|Equal3~4, VGA, 1
instance = comp, \b0la|Equal3~1\, b0la|Equal3~1, VGA, 1
instance = comp, \b0la|Equal3~3\, b0la|Equal3~3, VGA, 1
instance = comp, \b0la|Equal3~5\, b0la|Equal3~5, VGA, 1
instance = comp, \b0la|Equal3~6\, b0la|Equal3~6, VGA, 1
instance = comp, \b0la|Add2~122\, b0la|Add2~122, VGA, 1
instance = comp, \b0la|Add2~130\, b0la|Add2~130, VGA, 1
instance = comp, \b0la|anclay[29]\, b0la|anclay[29], VGA, 1
instance = comp, \b0la|Add2~124\, b0la|Add2~124, VGA, 1
instance = comp, \b0la|Add2~129\, b0la|Add2~129, VGA, 1
instance = comp, \b0la|anclay[30]\, b0la|anclay[30], VGA, 1
instance = comp, \b0la|Add2~126\, b0la|Add2~126, VGA, 1
instance = comp, \b0la|Add2~128\, b0la|Add2~128, VGA, 1
instance = comp, \b0la|anclay[31]\, b0la|anclay[31], VGA, 1
instance = comp, \b0la|Equal3~8\, b0la|Equal3~8, VGA, 1
instance = comp, \b0la|Equal3~9\, b0la|Equal3~9, VGA, 1
instance = comp, \b0la|Equal3~0\, b0la|Equal3~0, VGA, 1
instance = comp, \b0la|Equal6~0\, b0la|Equal6~0, VGA, 1
instance = comp, \b0la|aux~5\, b0la|aux~5, VGA, 1
instance = comp, \b0la|Add0~0\, b0la|Add0~0, VGA, 1
instance = comp, \b0la|Add0~2\, b0la|Add0~2, VGA, 1
instance = comp, \b0la|Add0~4\, b0la|Add0~4, VGA, 1
instance = comp, \b0la|Add0~6\, b0la|Add0~6, VGA, 1
instance = comp, \b0la|Add0~8\, b0la|Add0~8, VGA, 1
instance = comp, \b0la|Add0~10\, b0la|Add0~10, VGA, 1
instance = comp, \b0la|LessThan1~0\, b0la|LessThan1~0, VGA, 1
instance = comp, \b0la|Add0~12\, b0la|Add0~12, VGA, 1
instance = comp, \b0la|Add0~14\, b0la|Add0~14, VGA, 1
instance = comp, \b0la|Add0~16\, b0la|Add0~16, VGA, 1
instance = comp, \b0la|Add0~18\, b0la|Add0~18, VGA, 1
instance = comp, \b0la|Add0~20\, b0la|Add0~20, VGA, 1
instance = comp, \b0la|Add0~22\, b0la|Add0~22, VGA, 1
instance = comp, \b0la|Add0~24\, b0la|Add0~24, VGA, 1
instance = comp, \b0la|Add0~26\, b0la|Add0~26, VGA, 1
instance = comp, \b0la|Add0~28\, b0la|Add0~28, VGA, 1
instance = comp, \b0la|Add0~30\, b0la|Add0~30, VGA, 1
instance = comp, \b0la|Add0~32\, b0la|Add0~32, VGA, 1
instance = comp, \b0la|Add0~34\, b0la|Add0~34, VGA, 1
instance = comp, \b0la|Add0~36\, b0la|Add0~36, VGA, 1
instance = comp, \b0la|Add0~38\, b0la|Add0~38, VGA, 1
instance = comp, \b0la|Add0~40\, b0la|Add0~40, VGA, 1
instance = comp, \b0la|Add0~42\, b0la|Add0~42, VGA, 1
instance = comp, \b0la|Add0~44\, b0la|Add0~44, VGA, 1
instance = comp, \b0la|Add0~46\, b0la|Add0~46, VGA, 1
instance = comp, \b0la|Add0~48\, b0la|Add0~48, VGA, 1
instance = comp, \b0la|Add0~50\, b0la|Add0~50, VGA, 1
instance = comp, \b0la|Equal1~5\, b0la|Equal1~5, VGA, 1
instance = comp, \b0la|Add0~52\, b0la|Add0~52, VGA, 1
instance = comp, \b0la|Add0~54\, b0la|Add0~54, VGA, 1
instance = comp, \b0la|Add0~56\, b0la|Add0~56, VGA, 1
instance = comp, \b0la|Add0~58\, b0la|Add0~58, VGA, 1
instance = comp, \b0la|Equal1~6\, b0la|Equal1~6, VGA, 1
instance = comp, \b0la|Equal1~0\, b0la|Equal1~0, VGA, 1
instance = comp, \b0la|Equal1~2\, b0la|Equal1~2, VGA, 1
instance = comp, \b0la|Equal1~3\, b0la|Equal1~3, VGA, 1
instance = comp, \b0la|Equal1~1\, b0la|Equal1~1, VGA, 1
instance = comp, \b0la|Equal1~4\, b0la|Equal1~4, VGA, 1
instance = comp, \b0la|Add0~60\, b0la|Add0~60, VGA, 1
instance = comp, \b0la|Equal1~7\, b0la|Equal1~7, VGA, 1
instance = comp, \b0la|Equal1~11\, b0la|Equal1~11, VGA, 1
instance = comp, \b0la|Equal1~8\, b0la|Equal1~8, VGA, 1
instance = comp, \b0la|LessThan0~0\, b0la|LessThan0~0, VGA, 1
instance = comp, \b0la|Add0~62\, b0la|Add0~62, VGA, 1
instance = comp, \b0la|process_0~2\, b0la|process_0~2, VGA, 1
instance = comp, \b0la|auy~8\, b0la|auy~8, VGA, 1
instance = comp, \b0la|aux~2\, b0la|aux~2, VGA, 1
instance = comp, \b0la|aux~7\, b0la|aux~7, VGA, 1
instance = comp, \b0la|auy~9\, b0la|auy~9, VGA, 1
instance = comp, \b0la|auy~11\, b0la|auy~11, VGA, 1
instance = comp, \b0la|auy[0]\, b0la|auy[0], VGA, 1
instance = comp, \b0la|Add2~64\, b0la|Add2~64, VGA, 1
instance = comp, \b0la|Add2~159\, b0la|Add2~159, VGA, 1
instance = comp, \b0la|anclay[0]\, b0la|anclay[0], VGA, 1
instance = comp, \b0la|Add2~158\, b0la|Add2~158, VGA, 1
instance = comp, \b0la|anclay[1]\, b0la|anclay[1], VGA, 1
instance = comp, \b0la|LessThan2~0\, b0la|LessThan2~0, VGA, 1
instance = comp, \b0la|LessThan3~5\, b0la|LessThan3~5, VGA, 1
instance = comp, \b0la|LessThan3~6\, b0la|LessThan3~6, VGA, 1
instance = comp, \b0la|LessThan3~7\, b0la|LessThan3~7, VGA, 1
instance = comp, \b0la|LessThan3~8\, b0la|LessThan3~8, VGA, 1
instance = comp, \b0la|LessThan3~1\, b0la|LessThan3~1, VGA, 1
instance = comp, \b0la|LessThan3~3\, b0la|LessThan3~3, VGA, 1
instance = comp, \b0la|LessThan3~0\, b0la|LessThan3~0, VGA, 1
instance = comp, \b0la|LessThan3~2\, b0la|LessThan3~2, VGA, 1
instance = comp, \b0la|LessThan3~4\, b0la|LessThan3~4, VGA, 1
instance = comp, \b0la|LessThan3~9\, b0la|LessThan3~9, VGA, 1
instance = comp, \b0la|process_0~1\, b0la|process_0~1, VGA, 1
instance = comp, \b0la|auy~10\, b0la|auy~10, VGA, 1
instance = comp, \b0la|auy~5\, b0la|auy~5, VGA, 1
instance = comp, \b0la|auy~6\, b0la|auy~6, VGA, 1
instance = comp, \b0la|auy~7\, b0la|auy~7, VGA, 1
instance = comp, \b0la|auy[1]\, b0la|auy[1], VGA, 1
instance = comp, \b0la|Add2~156\, b0la|Add2~156, VGA, 1
instance = comp, \b0la|anclay[3]\, b0la|anclay[3], VGA, 1
instance = comp, \b0la|Equal1~9\, b0la|Equal1~9, VGA, 1
instance = comp, \b0la|Equal1~10\, b0la|Equal1~10, VGA, 1
instance = comp, \b0la|aux~4\, b0la|aux~4, VGA, 1
instance = comp, \b0la|aux~3\, b0la|aux~3, VGA, 1
instance = comp, \b0la|aux~6\, b0la|aux~6, VGA, 1
instance = comp, \b0la|aux~8\, b0la|aux~8, VGA, 1
instance = comp, \b0la|aux[1]\, b0la|aux[1], VGA, 1
instance = comp, \b0la|Add1~67\, b0la|Add1~67, VGA, 1
instance = comp, \b0la|anclax[24]\, b0la|anclax[24], VGA, 1
instance = comp, \b0la|Equal0~3\, b0la|Equal0~3, VGA, 1
instance = comp, \b0la|Equal0~2\, b0la|Equal0~2, VGA, 1
instance = comp, \b0la|Equal0~1\, b0la|Equal0~1, VGA, 1
instance = comp, \b0la|Equal0~0\, b0la|Equal0~0, VGA, 1
instance = comp, \b0la|Equal0~4\, b0la|Equal0~4, VGA, 1
instance = comp, \b0la|Equal2~0\, b0la|Equal2~0, VGA, 1
instance = comp, \b0la|Equal2~1\, b0la|Equal2~1, VGA, 1
instance = comp, \b0la|auy~4\, b0la|auy~4, VGA, 1
instance = comp, \b0la|Add1~91\, b0la|Add1~91, VGA, 1
instance = comp, \b0la|anclax[1]\, b0la|anclax[1], VGA, 1
instance = comp, \b0la|Equal7~0\, b0la|Equal7~0, VGA, 1
instance = comp, \b0la|puntosVS[13]~0\, b0la|puntosVS[13]~0, VGA, 1
instance = comp, \b0la|puntosVS[12]~1\, b0la|puntosVS[12]~1, VGA, 1
instance = comp, \b0la|Add3~0\, b0la|Add3~0, VGA, 1
instance = comp, \b0la|puntosVS[0]~14\, b0la|puntosVS[0]~14, VGA, 1
instance = comp, \b0la|puntosVS[0]\, b0la|puntosVS[0], VGA, 1
instance = comp, \b0la|Add3~2\, b0la|Add3~2, VGA, 1
instance = comp, \b0la|puntosVS[1]~13\, b0la|puntosVS[1]~13, VGA, 1
instance = comp, \b0la|puntosVS[1]\, b0la|puntosVS[1], VGA, 1
instance = comp, \b0la|Add3~4\, b0la|Add3~4, VGA, 1
instance = comp, \b0la|puntosVS[2]~12\, b0la|puntosVS[2]~12, VGA, 1
instance = comp, \b0la|puntosVS[2]\, b0la|puntosVS[2], VGA, 1
instance = comp, \b0la|Add3~6\, b0la|Add3~6, VGA, 1
instance = comp, \b0la|puntosVS[3]~11\, b0la|puntosVS[3]~11, VGA, 1
instance = comp, \b0la|puntosVS[3]\, b0la|puntosVS[3], VGA, 1
instance = comp, \b0la|Equal9~0\, b0la|Equal9~0, VGA, 1
instance = comp, \b0la|Add3~8\, b0la|Add3~8, VGA, 1
instance = comp, \b0la|puntosVS[4]~10\, b0la|puntosVS[4]~10, VGA, 1
instance = comp, \b0la|puntosVS[4]\, b0la|puntosVS[4], VGA, 1
instance = comp, \b0la|Add3~10\, b0la|Add3~10, VGA, 1
instance = comp, \b0la|puntosVS[5]~9\, b0la|puntosVS[5]~9, VGA, 1
instance = comp, \b0la|puntosVS[5]\, b0la|puntosVS[5], VGA, 1
instance = comp, \b0la|Add3~12\, b0la|Add3~12, VGA, 1
instance = comp, \b0la|puntosVS[6]~8\, b0la|puntosVS[6]~8, VGA, 1
instance = comp, \b0la|puntosVS[6]\, b0la|puntosVS[6], VGA, 1
instance = comp, \b0la|Add3~14\, b0la|Add3~14, VGA, 1
instance = comp, \b0la|puntosVS[7]~7\, b0la|puntosVS[7]~7, VGA, 1
instance = comp, \b0la|puntosVS[7]\, b0la|puntosVS[7], VGA, 1
instance = comp, \b0la|Equal9~1\, b0la|Equal9~1, VGA, 1
instance = comp, \b0la|Add3~16\, b0la|Add3~16, VGA, 1
instance = comp, \b0la|puntosVS[8]~6\, b0la|puntosVS[8]~6, VGA, 1
instance = comp, \b0la|puntosVS[8]\, b0la|puntosVS[8], VGA, 1
instance = comp, \b0la|Add3~18\, b0la|Add3~18, VGA, 1
instance = comp, \b0la|puntosVS[9]~5\, b0la|puntosVS[9]~5, VGA, 1
instance = comp, \b0la|puntosVS[9]\, b0la|puntosVS[9], VGA, 1
instance = comp, \b0la|Add3~20\, b0la|Add3~20, VGA, 1
instance = comp, \b0la|puntosVS[10]~4\, b0la|puntosVS[10]~4, VGA, 1
instance = comp, \b0la|puntosVS[10]\, b0la|puntosVS[10], VGA, 1
instance = comp, \b0la|Add3~22\, b0la|Add3~22, VGA, 1
instance = comp, \b0la|puntosVS[11]~3\, b0la|puntosVS[11]~3, VGA, 1
instance = comp, \b0la|puntosVS[11]\, b0la|puntosVS[11], VGA, 1
instance = comp, \b0la|Equal9~2\, b0la|Equal9~2, VGA, 1
instance = comp, \b0la|Add3~24\, b0la|Add3~24, VGA, 1
instance = comp, \b0la|puntosVS[12]~2\, b0la|puntosVS[12]~2, VGA, 1
instance = comp, \b0la|puntosVS[12]\, b0la|puntosVS[12], VGA, 1
instance = comp, \b0la|Add3~26\, b0la|Add3~26, VGA, 1
instance = comp, \b0la|puntosVS[13]~15\, b0la|puntosVS[13]~15, VGA, 1
instance = comp, \b0la|puntosVS[13]\, b0la|puntosVS[13], VGA, 1
instance = comp, \b0la|Add3~28\, b0la|Add3~28, VGA, 1
instance = comp, \b0la|puntosVS[14]~16\, b0la|puntosVS[14]~16, VGA, 1
instance = comp, \b0la|puntosVS[14]\, b0la|puntosVS[14], VGA, 1
instance = comp, \b0la|Add3~30\, b0la|Add3~30, VGA, 1
instance = comp, \b0la|puntosVS[15]~17\, b0la|puntosVS[15]~17, VGA, 1
instance = comp, \b0la|puntosVS[15]\, b0la|puntosVS[15], VGA, 1
instance = comp, \b0la|Equal9~3\, b0la|Equal9~3, VGA, 1
instance = comp, \b0la|Equal9~4\, b0la|Equal9~4, VGA, 1
instance = comp, \b0la|puntosLS[4]~40\, b0la|puntosLS[4]~40, VGA, 1
instance = comp, \b0la|puntosLS[5]~42\, b0la|puntosLS[5]~42, VGA, 1
instance = comp, \b0la|puntosLS[23]~58\, b0la|puntosLS[23]~58, VGA, 1
instance = comp, \b0la|puntosLS[5]\, b0la|puntosLS[5], VGA, 1
instance = comp, \b0la|puntosLS[6]~44\, b0la|puntosLS[6]~44, VGA, 1
instance = comp, \b0la|puntosLS[6]\, b0la|puntosLS[6], VGA, 1
instance = comp, \b0la|puntosLS[7]~46\, b0la|puntosLS[7]~46, VGA, 1
instance = comp, \b0la|puntosLS[7]\, b0la|puntosLS[7], VGA, 1
instance = comp, \b0la|puntosLS[8]~48\, b0la|puntosLS[8]~48, VGA, 1
instance = comp, \b0la|puntosLS[8]\, b0la|puntosLS[8], VGA, 1
instance = comp, \b0la|puntosLS[9]~50\, b0la|puntosLS[9]~50, VGA, 1
instance = comp, \b0la|puntosLS[9]\, b0la|puntosLS[9], VGA, 1
instance = comp, \b0la|puntosLS[10]~52\, b0la|puntosLS[10]~52, VGA, 1
instance = comp, \b0la|puntosLS[10]\, b0la|puntosLS[10], VGA, 1
instance = comp, \b0la|puntosLS[11]~54\, b0la|puntosLS[11]~54, VGA, 1
instance = comp, \b0la|puntosLS[11]\, b0la|puntosLS[11], VGA, 1
instance = comp, \b0la|puntosLS[12]~56\, b0la|puntosLS[12]~56, VGA, 1
instance = comp, \b0la|puntosLS[12]\, b0la|puntosLS[12], VGA, 1
instance = comp, \b0la|puntosLS[13]~59\, b0la|puntosLS[13]~59, VGA, 1
instance = comp, \b0la|puntosLS[13]\, b0la|puntosLS[13], VGA, 1
instance = comp, \b0la|puntosLS[14]~61\, b0la|puntosLS[14]~61, VGA, 1
instance = comp, \b0la|puntosLS[14]\, b0la|puntosLS[14], VGA, 1
instance = comp, \b0la|puntosLS[15]~63\, b0la|puntosLS[15]~63, VGA, 1
instance = comp, \b0la|puntosLS[15]\, b0la|puntosLS[15], VGA, 1
instance = comp, \b0la|puntosLS[16]~65\, b0la|puntosLS[16]~65, VGA, 1
instance = comp, \b0la|puntosLS[16]\, b0la|puntosLS[16], VGA, 1
instance = comp, \b0la|puntosLS[17]~67\, b0la|puntosLS[17]~67, VGA, 1
instance = comp, \b0la|puntosLS[17]\, b0la|puntosLS[17], VGA, 1
instance = comp, \b0la|puntosLS[18]~69\, b0la|puntosLS[18]~69, VGA, 1
instance = comp, \b0la|puntosLS[18]\, b0la|puntosLS[18], VGA, 1
instance = comp, \b0la|puntosLS[19]~71\, b0la|puntosLS[19]~71, VGA, 1
instance = comp, \b0la|puntosLS[19]\, b0la|puntosLS[19], VGA, 1
instance = comp, \b0la|puntosLS[20]~73\, b0la|puntosLS[20]~73, VGA, 1
instance = comp, \b0la|puntosLS[20]\, b0la|puntosLS[20], VGA, 1
instance = comp, \b0la|puntosLS[21]~75\, b0la|puntosLS[21]~75, VGA, 1
instance = comp, \b0la|puntosLS[21]\, b0la|puntosLS[21], VGA, 1
instance = comp, \b0la|puntosLS[22]~77\, b0la|puntosLS[22]~77, VGA, 1
instance = comp, \b0la|puntosLS[22]\, b0la|puntosLS[22], VGA, 1
instance = comp, \b0la|puntosLS[23]~79\, b0la|puntosLS[23]~79, VGA, 1
instance = comp, \b0la|puntosLS[23]\, b0la|puntosLS[23], VGA, 1
instance = comp, \b0la|puntosLS[24]~81\, b0la|puntosLS[24]~81, VGA, 1
instance = comp, \b0la|puntosLS[24]\, b0la|puntosLS[24], VGA, 1
instance = comp, \b0la|puntosLS[25]~83\, b0la|puntosLS[25]~83, VGA, 1
instance = comp, \b0la|puntosLS[25]\, b0la|puntosLS[25], VGA, 1
instance = comp, \b0la|puntosLS[26]~85\, b0la|puntosLS[26]~85, VGA, 1
instance = comp, \b0la|puntosLS[26]\, b0la|puntosLS[26], VGA, 1
instance = comp, \b0la|puntosLS[27]~87\, b0la|puntosLS[27]~87, VGA, 1
instance = comp, \b0la|puntosLS[27]\, b0la|puntosLS[27], VGA, 1
instance = comp, \b0la|puntosLS[28]~89\, b0la|puntosLS[28]~89, VGA, 1
instance = comp, \b0la|puntosLS[28]\, b0la|puntosLS[28], VGA, 1
instance = comp, \b0la|puntosLS[29]~91\, b0la|puntosLS[29]~91, VGA, 1
instance = comp, \b0la|puntosLS[29]\, b0la|puntosLS[29], VGA, 1
instance = comp, \b0la|puntosLS[30]~93\, b0la|puntosLS[30]~93, VGA, 1
instance = comp, \b0la|puntosLS[30]\, b0la|puntosLS[30], VGA, 1
instance = comp, \b0la|puntosLS[31]~95\, b0la|puntosLS[31]~95, VGA, 1
instance = comp, \b0la|puntosLS[31]\, b0la|puntosLS[31], VGA, 1
instance = comp, \b0la|Equal8~8\, b0la|Equal8~8, VGA, 1
instance = comp, \b0la|Equal8~6\, b0la|Equal8~6, VGA, 1
instance = comp, \b0la|Equal8~5\, b0la|Equal8~5, VGA, 1
instance = comp, \b0la|Equal8~7\, b0la|Equal8~7, VGA, 1
instance = comp, \b0la|Equal8~9\, b0la|Equal8~9, VGA, 1
instance = comp, \b0la|Equal8~3\, b0la|Equal8~3, VGA, 1
instance = comp, \b0la|Equal8~2\, b0la|Equal8~2, VGA, 1
instance = comp, \b0la|Equal8~1\, b0la|Equal8~1, VGA, 1
instance = comp, \b0la|Equal8~0\, b0la|Equal8~0, VGA, 1
instance = comp, \b0la|Equal8~4\, b0la|Equal8~4, VGA, 1
instance = comp, \b0la|Add3~32\, b0la|Add3~32, VGA, 1
instance = comp, \b0la|puntosVS[16]~18\, b0la|puntosVS[16]~18, VGA, 1
instance = comp, \b0la|puntosVS[16]\, b0la|puntosVS[16], VGA, 1
instance = comp, \b0la|Add3~34\, b0la|Add3~34, VGA, 1
instance = comp, \b0la|puntosVS[17]~19\, b0la|puntosVS[17]~19, VGA, 1
instance = comp, \b0la|puntosVS[17]\, b0la|puntosVS[17], VGA, 1
instance = comp, \b0la|Add3~36\, b0la|Add3~36, VGA, 1
instance = comp, \b0la|puntosVS[18]~20\, b0la|puntosVS[18]~20, VGA, 1
instance = comp, \b0la|puntosVS[18]\, b0la|puntosVS[18], VGA, 1
instance = comp, \b0la|Add3~38\, b0la|Add3~38, VGA, 1
instance = comp, \b0la|puntosVS[19]~21\, b0la|puntosVS[19]~21, VGA, 1
instance = comp, \b0la|puntosVS[19]\, b0la|puntosVS[19], VGA, 1
instance = comp, \b0la|Add3~40\, b0la|Add3~40, VGA, 1
instance = comp, \b0la|puntosVS[20]~22\, b0la|puntosVS[20]~22, VGA, 1
instance = comp, \b0la|puntosVS[20]\, b0la|puntosVS[20], VGA, 1
instance = comp, \b0la|Add3~42\, b0la|Add3~42, VGA, 1
instance = comp, \b0la|puntosVS[21]~23\, b0la|puntosVS[21]~23, VGA, 1
instance = comp, \b0la|puntosVS[21]\, b0la|puntosVS[21], VGA, 1
instance = comp, \b0la|Add3~44\, b0la|Add3~44, VGA, 1
instance = comp, \b0la|puntosVS[22]~24\, b0la|puntosVS[22]~24, VGA, 1
instance = comp, \b0la|puntosVS[22]\, b0la|puntosVS[22], VGA, 1
instance = comp, \b0la|Add3~46\, b0la|Add3~46, VGA, 1
instance = comp, \b0la|puntosVS[23]~25\, b0la|puntosVS[23]~25, VGA, 1
instance = comp, \b0la|puntosVS[23]\, b0la|puntosVS[23], VGA, 1
instance = comp, \b0la|Add3~48\, b0la|Add3~48, VGA, 1
instance = comp, \b0la|puntosVS[24]~26\, b0la|puntosVS[24]~26, VGA, 1
instance = comp, \b0la|puntosVS[24]\, b0la|puntosVS[24], VGA, 1
instance = comp, \b0la|Add3~50\, b0la|Add3~50, VGA, 1
instance = comp, \b0la|puntosVS[25]~27\, b0la|puntosVS[25]~27, VGA, 1
instance = comp, \b0la|puntosVS[25]\, b0la|puntosVS[25], VGA, 1
instance = comp, \b0la|Add3~52\, b0la|Add3~52, VGA, 1
instance = comp, \b0la|puntosVS[26]~28\, b0la|puntosVS[26]~28, VGA, 1
instance = comp, \b0la|puntosVS[26]\, b0la|puntosVS[26], VGA, 1
instance = comp, \b0la|Add3~54\, b0la|Add3~54, VGA, 1
instance = comp, \b0la|puntosVS[27]~29\, b0la|puntosVS[27]~29, VGA, 1
instance = comp, \b0la|puntosVS[27]\, b0la|puntosVS[27], VGA, 1
instance = comp, \b0la|Add3~56\, b0la|Add3~56, VGA, 1
instance = comp, \b0la|puntosVS[28]~30\, b0la|puntosVS[28]~30, VGA, 1
instance = comp, \b0la|puntosVS[28]\, b0la|puntosVS[28], VGA, 1
instance = comp, \b0la|Add3~58\, b0la|Add3~58, VGA, 1
instance = comp, \b0la|puntosVS[29]~31\, b0la|puntosVS[29]~31, VGA, 1
instance = comp, \b0la|puntosVS[29]\, b0la|puntosVS[29], VGA, 1
instance = comp, \b0la|Add3~60\, b0la|Add3~60, VGA, 1
instance = comp, \b0la|puntosVS[30]~32\, b0la|puntosVS[30]~32, VGA, 1
instance = comp, \b0la|puntosVS[30]\, b0la|puntosVS[30], VGA, 1
instance = comp, \b0la|Add3~62\, b0la|Add3~62, VGA, 1
instance = comp, \b0la|puntosVS[31]~33\, b0la|puntosVS[31]~33, VGA, 1
instance = comp, \b0la|puntosVS[31]\, b0la|puntosVS[31], VGA, 1
instance = comp, \b0la|Equal9~8\, b0la|Equal9~8, VGA, 1
instance = comp, \b0la|Equal9~6\, b0la|Equal9~6, VGA, 1
instance = comp, \b0la|Equal9~7\, b0la|Equal9~7, VGA, 1
instance = comp, \b0la|Equal9~5\, b0la|Equal9~5, VGA, 1
instance = comp, \b0la|Equal9~9\, b0la|Equal9~9, VGA, 1
instance = comp, \b0la|process_0~0\, b0la|process_0~0, VGA, 1
instance = comp, \b0la|tiempo[5]~2\, b0la|tiempo[5]~2, VGA, 1
instance = comp, \b0la|Add4~0\, b0la|Add4~0, VGA, 1
instance = comp, \b0la|Add4~2\, b0la|Add4~2, VGA, 1
instance = comp, \b0la|tiempo[5]~3\, b0la|tiempo[5]~3, VGA, 1
instance = comp, \b0la|tiempo[2]\, b0la|tiempo[2], VGA, 1
instance = comp, \b0la|Add4~3\, b0la|Add4~3, VGA, 1
instance = comp, \b0la|Add4~5\, b0la|Add4~5, VGA, 1
instance = comp, \b0la|tiempo[3]\, b0la|tiempo[3], VGA, 1
instance = comp, \b0la|Add4~6\, b0la|Add4~6, VGA, 1
instance = comp, \b0la|Add4~8\, b0la|Add4~8, VGA, 1
instance = comp, \b0la|tiempo[4]\, b0la|tiempo[4], VGA, 1
instance = comp, \b0la|Add4~9\, b0la|Add4~9, VGA, 1
instance = comp, \b0la|Add4~11\, b0la|Add4~11, VGA, 1
instance = comp, \b0la|tiempo[5]\, b0la|tiempo[5], VGA, 1
instance = comp, \b0la|Add4~12\, b0la|Add4~12, VGA, 1
instance = comp, \b0la|Add4~14\, b0la|Add4~14, VGA, 1
instance = comp, \b0la|tiempo[6]\, b0la|tiempo[6], VGA, 1
instance = comp, \b0la|Add4~15\, b0la|Add4~15, VGA, 1
instance = comp, \b0la|Add4~17\, b0la|Add4~17, VGA, 1
instance = comp, \b0la|tiempo[7]\, b0la|tiempo[7], VGA, 1
instance = comp, \b0la|Add4~18\, b0la|Add4~18, VGA, 1
instance = comp, \b0la|Add4~20\, b0la|Add4~20, VGA, 1
instance = comp, \b0la|tiempo[8]\, b0la|tiempo[8], VGA, 1
instance = comp, \b0la|Add4~21\, b0la|Add4~21, VGA, 1
instance = comp, \b0la|Add4~23\, b0la|Add4~23, VGA, 1
instance = comp, \b0la|tiempo[9]\, b0la|tiempo[9], VGA, 1
instance = comp, \b0la|Add4~24\, b0la|Add4~24, VGA, 1
instance = comp, \b0la|Add4~43\, b0la|Add4~43, VGA, 1
instance = comp, \b0la|tiempo[10]\, b0la|tiempo[10], VGA, 1
instance = comp, \b0la|Add4~26\, b0la|Add4~26, VGA, 1
instance = comp, \b0la|Add4~44\, b0la|Add4~44, VGA, 1
instance = comp, \b0la|tiempo[11]\, b0la|tiempo[11], VGA, 1
instance = comp, \b0la|Add4~28\, b0la|Add4~28, VGA, 1
instance = comp, \b0la|Add4~45\, b0la|Add4~45, VGA, 1
instance = comp, \b0la|tiempo[12]\, b0la|tiempo[12], VGA, 1
instance = comp, \b0la|Add4~30\, b0la|Add4~30, VGA, 1
instance = comp, \b0la|Add4~46\, b0la|Add4~46, VGA, 1
instance = comp, \b0la|tiempo[13]\, b0la|tiempo[13], VGA, 1
instance = comp, \b0la|Add4~32\, b0la|Add4~32, VGA, 1
instance = comp, \b0la|Add4~47\, b0la|Add4~47, VGA, 1
instance = comp, \b0la|tiempo[14]\, b0la|tiempo[14], VGA, 1
instance = comp, \b0la|Add4~34\, b0la|Add4~34, VGA, 1
instance = comp, \b0la|Add4~48\, b0la|Add4~48, VGA, 1
instance = comp, \b0la|tiempo[15]\, b0la|tiempo[15], VGA, 1
instance = comp, \b0la|Add4~36\, b0la|Add4~36, VGA, 1
instance = comp, \b0la|Add4~50\, b0la|Add4~50, VGA, 1
instance = comp, \b0la|tiempo[16]\, b0la|tiempo[16], VGA, 1
instance = comp, \b0la|Add4~38\, b0la|Add4~38, VGA, 1
instance = comp, \b0la|Add4~49\, b0la|Add4~49, VGA, 1
instance = comp, \b0la|tiempo[17]\, b0la|tiempo[17], VGA, 1
instance = comp, \b0la|Add4~40\, b0la|Add4~40, VGA, 1
instance = comp, \b0la|Add4~42\, b0la|Add4~42, VGA, 1
instance = comp, \b0la|tiempo[18]\, b0la|tiempo[18], VGA, 1
instance = comp, \b0la|timerRY1|Equal1~5\, b0la|timerRY1|Equal1~5, VGA, 1
instance = comp, \b0la|timerRY1|Equal1~6\, b0la|timerRY1|Equal1~6, VGA, 1
instance = comp, \b0la|timerRY1|Equal1~9\, b0la|timerRY1|Equal1~9, VGA, 1
instance = comp, \b0la|timerRY1|Equal1~8\, b0la|timerRY1|Equal1~8, VGA, 1
instance = comp, \b0la|timerRY1|Equal1~7\, b0la|timerRY1|Equal1~7, VGA, 1
instance = comp, \b0la|timerRY1|Equal1~10\, b0la|timerRY1|Equal1~10, VGA, 1
instance = comp, \b0la|timerRY1|Equal1~2\, b0la|timerRY1|Equal1~2, VGA, 1
instance = comp, \b0la|timerRY1|Equal1~1\, b0la|timerRY1|Equal1~1, VGA, 1
instance = comp, \b0la|timerRY1|Equal1~3\, b0la|timerRY1|Equal1~3, VGA, 1
instance = comp, \b0la|timerRY1|Equal1~0\, b0la|timerRY1|Equal1~0, VGA, 1
instance = comp, \b0la|timerRY1|Equal1~4\, b0la|timerRY1|Equal1~4, VGA, 1
instance = comp, \b0la|timerRY1|Equal1~11\, b0la|timerRY1|Equal1~11, VGA, 1
instance = comp, \b0la|anclax[0]~0\, b0la|anclax[0]~0, VGA, 1
instance = comp, \b0la|anclax[0]\, b0la|anclax[0], VGA, 1
instance = comp, \b0la|Equal10~0\, b0la|Equal10~0, VGA, 1
instance = comp, \b0la|puntosLS[0]\, b0la|puntosLS[0], VGA, 1
instance = comp, \b0la|puntosLS[1]~34\, b0la|puntosLS[1]~34, VGA, 1
instance = comp, \b0la|puntosLS[1]\, b0la|puntosLS[1], VGA, 1
instance = comp, \b0la|puntosLS[2]~36\, b0la|puntosLS[2]~36, VGA, 1
instance = comp, \b0la|puntosLS[2]\, b0la|puntosLS[2], VGA, 1
instance = comp, \b0la|puntosLS[3]~38\, b0la|puntosLS[3]~38, VGA, 1
instance = comp, \b0la|puntosLS[3]\, b0la|puntosLS[3], VGA, 1
instance = comp, \b0la|puntosLS[4]\, b0la|puntosLS[4], VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\, Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\, Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\, Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\, Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[18]~86\, Div0|auto_generated|divider|divider|StageOut[18]~86, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[18]~87\, Div0|auto_generated|divider|divider|StageOut[18]~87, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[17]~88\, Div0|auto_generated|divider|divider|StageOut[17]~88, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[17]~89\, Div0|auto_generated|divider|divider|StageOut[17]~89, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[16]~91\, Div0|auto_generated|divider|divider|StageOut[16]~91, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[16]~90\, Div0|auto_generated|divider|divider|StageOut[16]~90, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[15]~93\, Div0|auto_generated|divider|divider|StageOut[15]~93, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[15]~92\, Div0|auto_generated|divider|divider|StageOut[15]~92, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\, Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\, Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\, Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\, Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\, Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[21]~96\, Div0|auto_generated|divider|divider|StageOut[21]~96, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[21]~97\, Div0|auto_generated|divider|divider|StageOut[21]~97, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[20]~99\, Div0|auto_generated|divider|divider|StageOut[20]~99, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[20]~98\, Div0|auto_generated|divider|divider|StageOut[20]~98, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\, Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\, Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[23]~94\, Div0|auto_generated|divider|divider|StageOut[23]~94, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[23]~149\, Div0|auto_generated|divider|divider|StageOut[23]~149, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[22]~150\, Div0|auto_generated|divider|divider|StageOut[22]~150, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[22]~95\, Div0|auto_generated|divider|divider|StageOut[22]~95, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\, Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\, Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\, Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[27]~151\, Div0|auto_generated|divider|divider|StageOut[27]~151, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[28]~142\, Div0|auto_generated|divider|divider|StageOut[28]~142, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[28]~100\, Div0|auto_generated|divider|divider|StageOut[28]~100, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[27]~101\, Div0|auto_generated|divider|divider|StageOut[27]~101, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[26]~102\, Div0|auto_generated|divider|divider|StageOut[26]~102, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[26]~103\, Div0|auto_generated|divider|divider|StageOut[26]~103, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[25]~105\, Div0|auto_generated|divider|divider|StageOut[25]~105, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[25]~104\, Div0|auto_generated|divider|divider|StageOut[25]~104, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\, Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\, Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\, Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\, Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\, Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[33]~143\, Div0|auto_generated|divider|divider|StageOut[33]~143, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[33]~106\, Div0|auto_generated|divider|divider|StageOut[33]~106, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[32]~107\, Div0|auto_generated|divider|divider|StageOut[32]~107, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[32]~152\, Div0|auto_generated|divider|divider|StageOut[32]~152, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[31]~109\, Div0|auto_generated|divider|divider|StageOut[31]~109, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[31]~108\, Div0|auto_generated|divider|divider|StageOut[31]~108, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[30]~111\, Div0|auto_generated|divider|divider|StageOut[30]~111, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[30]~110\, Div0|auto_generated|divider|divider|StageOut[30]~110, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0\, Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2\, Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4\, Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\, Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8\, Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[38]~112\, Div0|auto_generated|divider|divider|StageOut[38]~112, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[38]~144\, Div0|auto_generated|divider|divider|StageOut[38]~144, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[37]~153\, Div0|auto_generated|divider|divider|StageOut[37]~153, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[37]~113\, Div0|auto_generated|divider|divider|StageOut[37]~113, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[36]~114\, Div0|auto_generated|divider|divider|StageOut[36]~114, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[36]~115\, Div0|auto_generated|divider|divider|StageOut[36]~115, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[35]~116\, Div0|auto_generated|divider|divider|StageOut[35]~116, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[35]~117\, Div0|auto_generated|divider|divider|StageOut[35]~117, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0\, Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2\, Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4\, Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\, Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8\, Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[40]~122\, Div0|auto_generated|divider|divider|StageOut[40]~122, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[40]~123\, Div0|auto_generated|divider|divider|StageOut[40]~123, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0\, Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[43]~145\, Div0|auto_generated|divider|divider|StageOut[43]~145, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[43]~118\, Div0|auto_generated|divider|divider|StageOut[43]~118, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[42]~154\, Div0|auto_generated|divider|divider|StageOut[42]~154, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[42]~119\, Div0|auto_generated|divider|divider|StageOut[42]~119, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[41]~121\, Div0|auto_generated|divider|divider|StageOut[41]~121, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[41]~120\, Div0|auto_generated|divider|divider|StageOut[41]~120, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2\, Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4\, Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\, Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8\, Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[48]~124\, Div0|auto_generated|divider|divider|StageOut[48]~124, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[48]~146\, Div0|auto_generated|divider|divider|StageOut[48]~146, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[47]~155\, Div0|auto_generated|divider|divider|StageOut[47]~155, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[47]~125\, Div0|auto_generated|divider|divider|StageOut[47]~125, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[46]~127\, Div0|auto_generated|divider|divider|StageOut[46]~127, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[46]~126\, Div0|auto_generated|divider|divider|StageOut[46]~126, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[45]~129\, Div0|auto_generated|divider|divider|StageOut[45]~129, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[45]~128\, Div0|auto_generated|divider|divider|StageOut[45]~128, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0\, Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2\, Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4\, Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\, Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8\, Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[52]~156\, Div0|auto_generated|divider|divider|StageOut[52]~156, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[53]~130\, Div0|auto_generated|divider|divider|StageOut[53]~130, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[53]~147\, Div0|auto_generated|divider|divider|StageOut[53]~147, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[52]~131\, Div0|auto_generated|divider|divider|StageOut[52]~131, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[51]~132\, Div0|auto_generated|divider|divider|StageOut[51]~132, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[51]~133\, Div0|auto_generated|divider|divider|StageOut[51]~133, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[50]~134\, Div0|auto_generated|divider|divider|StageOut[50]~134, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[50]~135\, Div0|auto_generated|divider|divider|StageOut[50]~135, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0\, Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2\, Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4\, Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\, Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8\, Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[58]~148\, Div0|auto_generated|divider|divider|StageOut[58]~148, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[58]~136\, Div0|auto_generated|divider|divider|StageOut[58]~136, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[57]~157\, Div0|auto_generated|divider|divider|StageOut[57]~157, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[57]~137\, Div0|auto_generated|divider|divider|StageOut[57]~137, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[56]~138\, Div0|auto_generated|divider|divider|StageOut[56]~138, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[56]~139\, Div0|auto_generated|divider|divider|StageOut[56]~139, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[55]~141\, Div0|auto_generated|divider|divider|StageOut[55]~141, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[55]~140\, Div0|auto_generated|divider|divider|StageOut[55]~140, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\, Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\, Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\, Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\, Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7, VGA, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8\, Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8, VGA, 1
instance = comp, \sseg1a|Mux6~0\, sseg1a|Mux6~0, VGA, 1
instance = comp, \sseg1a|Mux5~0\, sseg1a|Mux5~0, VGA, 1
instance = comp, \sseg1a|Mux4~0\, sseg1a|Mux4~0, VGA, 1
instance = comp, \sseg1a|Mux3~0\, sseg1a|Mux3~0, VGA, 1
instance = comp, \sseg1a|Mux2~0\, sseg1a|Mux2~0, VGA, 1
instance = comp, \sseg1a|Mux1~0\, sseg1a|Mux1~0, VGA, 1
instance = comp, \sseg1a|Mux0~0\, sseg1a|Mux0~0, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\, Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\, Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\, Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\, Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[42]~165\, Mod0|auto_generated|divider|divider|StageOut[42]~165, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[42]~164\, Mod0|auto_generated|divider|divider|StageOut[42]~164, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[41]~166\, Mod0|auto_generated|divider|divider|StageOut[41]~166, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[41]~167\, Mod0|auto_generated|divider|divider|StageOut[41]~167, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[40]~168\, Mod0|auto_generated|divider|divider|StageOut[40]~168, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[40]~169\, Mod0|auto_generated|divider|divider|StageOut[40]~169, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[39]~171\, Mod0|auto_generated|divider|divider|StageOut[39]~171, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[39]~170\, Mod0|auto_generated|divider|divider|StageOut[39]~170, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\, Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\, Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\, Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6\, Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\, Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[56]~172\, Mod0|auto_generated|divider|divider|StageOut[56]~172, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[56]~302\, Mod0|auto_generated|divider|divider|StageOut[56]~302, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[55]~173\, Mod0|auto_generated|divider|divider|StageOut[55]~173, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[55]~303\, Mod0|auto_generated|divider|divider|StageOut[55]~303, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[54]~304\, Mod0|auto_generated|divider|divider|StageOut[54]~304, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[54]~174\, Mod0|auto_generated|divider|divider|StageOut[54]~174, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[53]~176\, Mod0|auto_generated|divider|divider|StageOut[53]~176, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[53]~175\, Mod0|auto_generated|divider|divider|StageOut[53]~175, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[52]~177\, Mod0|auto_generated|divider|divider|StageOut[52]~177, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[52]~178\, Mod0|auto_generated|divider|divider|StageOut[52]~178, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\, Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\, Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\, Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6\, Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\, Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10\, Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[70]~260\, Mod0|auto_generated|divider|divider|StageOut[70]~260, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[70]~179\, Mod0|auto_generated|divider|divider|StageOut[70]~179, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[69]~180\, Mod0|auto_generated|divider|divider|StageOut[69]~180, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[69]~261\, Mod0|auto_generated|divider|divider|StageOut[69]~261, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[68]~262\, Mod0|auto_generated|divider|divider|StageOut[68]~262, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[68]~181\, Mod0|auto_generated|divider|divider|StageOut[68]~181, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[67]~305\, Mod0|auto_generated|divider|divider|StageOut[67]~305, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[67]~182\, Mod0|auto_generated|divider|divider|StageOut[67]~182, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[66]~183\, Mod0|auto_generated|divider|divider|StageOut[66]~183, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[66]~184\, Mod0|auto_generated|divider|divider|StageOut[66]~184, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[65]~185\, Mod0|auto_generated|divider|divider|StageOut[65]~185, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[65]~186\, Mod0|auto_generated|divider|divider|StageOut[65]~186, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\, Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\, Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\, Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6\, Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\, Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10\, Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12\, Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[84]~263\, Mod0|auto_generated|divider|divider|StageOut[84]~263, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[84]~187\, Mod0|auto_generated|divider|divider|StageOut[84]~187, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[83]~188\, Mod0|auto_generated|divider|divider|StageOut[83]~188, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[83]~264\, Mod0|auto_generated|divider|divider|StageOut[83]~264, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[82]~189\, Mod0|auto_generated|divider|divider|StageOut[82]~189, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[82]~265\, Mod0|auto_generated|divider|divider|StageOut[82]~265, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[81]~190\, Mod0|auto_generated|divider|divider|StageOut[81]~190, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[81]~266\, Mod0|auto_generated|divider|divider|StageOut[81]~266, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[80]~306\, Mod0|auto_generated|divider|divider|StageOut[80]~306, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[80]~191\, Mod0|auto_generated|divider|divider|StageOut[80]~191, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[79]~192\, Mod0|auto_generated|divider|divider|StageOut[79]~192, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[79]~193\, Mod0|auto_generated|divider|divider|StageOut[79]~193, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[78]~194\, Mod0|auto_generated|divider|divider|StageOut[78]~194, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[78]~195\, Mod0|auto_generated|divider|divider|StageOut[78]~195, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0\, Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2\, Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4\, Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6\, Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8\, Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10\, Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12\, Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14\, Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[98]~267\, Mod0|auto_generated|divider|divider|StageOut[98]~267, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[98]~196\, Mod0|auto_generated|divider|divider|StageOut[98]~196, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[97]~268\, Mod0|auto_generated|divider|divider|StageOut[97]~268, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[97]~197\, Mod0|auto_generated|divider|divider|StageOut[97]~197, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[96]~198\, Mod0|auto_generated|divider|divider|StageOut[96]~198, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[96]~269\, Mod0|auto_generated|divider|divider|StageOut[96]~269, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[95]~199\, Mod0|auto_generated|divider|divider|StageOut[95]~199, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[95]~270\, Mod0|auto_generated|divider|divider|StageOut[95]~270, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[94]~200\, Mod0|auto_generated|divider|divider|StageOut[94]~200, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[94]~271\, Mod0|auto_generated|divider|divider|StageOut[94]~271, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[93]~201\, Mod0|auto_generated|divider|divider|StageOut[93]~201, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[93]~307\, Mod0|auto_generated|divider|divider|StageOut[93]~307, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[92]~202\, Mod0|auto_generated|divider|divider|StageOut[92]~202, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[92]~203\, Mod0|auto_generated|divider|divider|StageOut[92]~203, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[91]~204\, Mod0|auto_generated|divider|divider|StageOut[91]~204, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[91]~205\, Mod0|auto_generated|divider|divider|StageOut[91]~205, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0\, Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2\, Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4\, Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6\, Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8\, Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10\, Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12\, Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14\, Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16\, Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[112]~272\, Mod0|auto_generated|divider|divider|StageOut[112]~272, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[112]~206\, Mod0|auto_generated|divider|divider|StageOut[112]~206, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[111]~207\, Mod0|auto_generated|divider|divider|StageOut[111]~207, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[111]~273\, Mod0|auto_generated|divider|divider|StageOut[111]~273, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[110]~274\, Mod0|auto_generated|divider|divider|StageOut[110]~274, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[110]~208\, Mod0|auto_generated|divider|divider|StageOut[110]~208, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[109]~209\, Mod0|auto_generated|divider|divider|StageOut[109]~209, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[109]~275\, Mod0|auto_generated|divider|divider|StageOut[109]~275, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[108]~276\, Mod0|auto_generated|divider|divider|StageOut[108]~276, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[108]~210\, Mod0|auto_generated|divider|divider|StageOut[108]~210, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[107]~277\, Mod0|auto_generated|divider|divider|StageOut[107]~277, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[107]~211\, Mod0|auto_generated|divider|divider|StageOut[107]~211, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[106]~212\, Mod0|auto_generated|divider|divider|StageOut[106]~212, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[106]~308\, Mod0|auto_generated|divider|divider|StageOut[106]~308, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[105]~213\, Mod0|auto_generated|divider|divider|StageOut[105]~213, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[105]~214\, Mod0|auto_generated|divider|divider|StageOut[105]~214, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[104]~216\, Mod0|auto_generated|divider|divider|StageOut[104]~216, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[104]~215\, Mod0|auto_generated|divider|divider|StageOut[104]~215, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0\, Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2\, Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4\, Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6\, Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8\, Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10\, Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12\, Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14\, Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16\, Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18\, Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[126]~217\, Mod0|auto_generated|divider|divider|StageOut[126]~217, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[126]~278\, Mod0|auto_generated|divider|divider|StageOut[126]~278, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[125]~279\, Mod0|auto_generated|divider|divider|StageOut[125]~279, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[125]~218\, Mod0|auto_generated|divider|divider|StageOut[125]~218, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[124]~280\, Mod0|auto_generated|divider|divider|StageOut[124]~280, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[124]~219\, Mod0|auto_generated|divider|divider|StageOut[124]~219, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[123]~220\, Mod0|auto_generated|divider|divider|StageOut[123]~220, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[123]~281\, Mod0|auto_generated|divider|divider|StageOut[123]~281, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[122]~221\, Mod0|auto_generated|divider|divider|StageOut[122]~221, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[122]~282\, Mod0|auto_generated|divider|divider|StageOut[122]~282, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[121]~222\, Mod0|auto_generated|divider|divider|StageOut[121]~222, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[121]~283\, Mod0|auto_generated|divider|divider|StageOut[121]~283, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[120]~284\, Mod0|auto_generated|divider|divider|StageOut[120]~284, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[120]~223\, Mod0|auto_generated|divider|divider|StageOut[120]~223, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[119]~309\, Mod0|auto_generated|divider|divider|StageOut[119]~309, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[119]~224\, Mod0|auto_generated|divider|divider|StageOut[119]~224, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[118]~226\, Mod0|auto_generated|divider|divider|StageOut[118]~226, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[118]~225\, Mod0|auto_generated|divider|divider|StageOut[118]~225, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[117]~228\, Mod0|auto_generated|divider|divider|StageOut[117]~228, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[117]~227\, Mod0|auto_generated|divider|divider|StageOut[117]~227, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0\, Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2\, Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4\, Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6\, Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8\, Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10\, Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12\, Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14\, Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16\, Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18\, Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20\, Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[140]~285\, Mod0|auto_generated|divider|divider|StageOut[140]~285, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[140]~229\, Mod0|auto_generated|divider|divider|StageOut[140]~229, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[139]~230\, Mod0|auto_generated|divider|divider|StageOut[139]~230, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[139]~286\, Mod0|auto_generated|divider|divider|StageOut[139]~286, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[138]~287\, Mod0|auto_generated|divider|divider|StageOut[138]~287, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[138]~231\, Mod0|auto_generated|divider|divider|StageOut[138]~231, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[137]~232\, Mod0|auto_generated|divider|divider|StageOut[137]~232, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[137]~288\, Mod0|auto_generated|divider|divider|StageOut[137]~288, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[136]~233\, Mod0|auto_generated|divider|divider|StageOut[136]~233, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[136]~289\, Mod0|auto_generated|divider|divider|StageOut[136]~289, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[135]~234\, Mod0|auto_generated|divider|divider|StageOut[135]~234, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[135]~290\, Mod0|auto_generated|divider|divider|StageOut[135]~290, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[134]~235\, Mod0|auto_generated|divider|divider|StageOut[134]~235, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[134]~291\, Mod0|auto_generated|divider|divider|StageOut[134]~291, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[133]~236\, Mod0|auto_generated|divider|divider|StageOut[133]~236, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[133]~292\, Mod0|auto_generated|divider|divider|StageOut[133]~292, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[132]~237\, Mod0|auto_generated|divider|divider|StageOut[132]~237, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[132]~310\, Mod0|auto_generated|divider|divider|StageOut[132]~310, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[131]~238\, Mod0|auto_generated|divider|divider|StageOut[131]~238, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[131]~239\, Mod0|auto_generated|divider|divider|StageOut[131]~239, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[130]~240\, Mod0|auto_generated|divider|divider|StageOut[130]~240, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[130]~241\, Mod0|auto_generated|divider|divider|StageOut[130]~241, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0\, Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2\, Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4\, Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6\, Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8\, Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10\, Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12\, Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14\, Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16\, Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18\, Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20\, Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22\, Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[145]~311\, Mod0|auto_generated|divider|divider|StageOut[145]~311, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[145]~253\, Mod0|auto_generated|divider|divider|StageOut[145]~253, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[144]~255\, Mod0|auto_generated|divider|divider|StageOut[144]~255, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[144]~254\, Mod0|auto_generated|divider|divider|StageOut[144]~254, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[143]~242\, Mod0|auto_generated|divider|divider|StageOut[143]~242, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[143]~243\, Mod0|auto_generated|divider|divider|StageOut[143]~243, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0\, Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2\, Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4\, Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[154]~244\, Mod0|auto_generated|divider|divider|StageOut[154]~244, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[154]~293\, Mod0|auto_generated|divider|divider|StageOut[154]~293, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[153]~245\, Mod0|auto_generated|divider|divider|StageOut[153]~245, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[153]~294\, Mod0|auto_generated|divider|divider|StageOut[153]~294, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[152]~295\, Mod0|auto_generated|divider|divider|StageOut[152]~295, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[152]~246\, Mod0|auto_generated|divider|divider|StageOut[152]~246, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[151]~296\, Mod0|auto_generated|divider|divider|StageOut[151]~296, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[151]~247\, Mod0|auto_generated|divider|divider|StageOut[151]~247, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[150]~248\, Mod0|auto_generated|divider|divider|StageOut[150]~248, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[150]~297\, Mod0|auto_generated|divider|divider|StageOut[150]~297, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[149]~298\, Mod0|auto_generated|divider|divider|StageOut[149]~298, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[149]~249\, Mod0|auto_generated|divider|divider|StageOut[149]~249, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[148]~250\, Mod0|auto_generated|divider|divider|StageOut[148]~250, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[148]~299\, Mod0|auto_generated|divider|divider|StageOut[148]~299, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[147]~300\, Mod0|auto_generated|divider|divider|StageOut[147]~300, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[147]~251\, Mod0|auto_generated|divider|divider|StageOut[147]~251, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[146]~252\, Mod0|auto_generated|divider|divider|StageOut[146]~252, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[146]~301\, Mod0|auto_generated|divider|divider|StageOut[146]~301, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\, Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\, Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\, Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\, Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\, Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\, Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\, Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\, Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23\, Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24\, Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[159]~258\, Mod0|auto_generated|divider|divider|StageOut[159]~258, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[157]~256\, Mod0|auto_generated|divider|divider|StageOut[157]~256, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[158]~257\, Mod0|auto_generated|divider|divider|StageOut[158]~257, VGA, 1
instance = comp, \sseg2a|Mux6~0\, sseg2a|Mux6~0, VGA, 1
instance = comp, \sseg2a|Mux5~0\, sseg2a|Mux5~0, VGA, 1
instance = comp, \sseg2a|Mux4~0\, sseg2a|Mux4~0, VGA, 1
instance = comp, \sseg2a|Mux3~0\, sseg2a|Mux3~0, VGA, 1
instance = comp, \sseg2a|Mux2~0\, sseg2a|Mux2~0, VGA, 1
instance = comp, \sseg2a|Mux1~0\, sseg2a|Mux1~0, VGA, 1
instance = comp, \sseg2a|Mux0~0\, sseg2a|Mux0~0, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0\, Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2\, Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4\, Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6\, Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[18]~87\, Div1|auto_generated|divider|divider|StageOut[18]~87, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[18]~86\, Div1|auto_generated|divider|divider|StageOut[18]~86, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[17]~89\, Div1|auto_generated|divider|divider|StageOut[17]~89, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[17]~88\, Div1|auto_generated|divider|divider|StageOut[17]~88, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[16]~90\, Div1|auto_generated|divider|divider|StageOut[16]~90, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[16]~91\, Div1|auto_generated|divider|divider|StageOut[16]~91, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[15]~93\, Div1|auto_generated|divider|divider|StageOut[15]~93, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[15]~92\, Div1|auto_generated|divider|divider|StageOut[15]~92, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0\, Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2\, Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4\, Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\, Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8\, Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[23]~149\, Div1|auto_generated|divider|divider|StageOut[23]~149, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[23]~94\, Div1|auto_generated|divider|divider|StageOut[23]~94, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[22]~150\, Div1|auto_generated|divider|divider|StageOut[22]~150, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[22]~95\, Div1|auto_generated|divider|divider|StageOut[22]~95, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[21]~97\, Div1|auto_generated|divider|divider|StageOut[21]~97, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[21]~96\, Div1|auto_generated|divider|divider|StageOut[21]~96, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[20]~99\, Div1|auto_generated|divider|divider|StageOut[20]~99, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[20]~98\, Div1|auto_generated|divider|divider|StageOut[20]~98, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0\, Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2\, Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4\, Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\, Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8\, Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[28]~142\, Div1|auto_generated|divider|divider|StageOut[28]~142, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[28]~100\, Div1|auto_generated|divider|divider|StageOut[28]~100, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[27]~101\, Div1|auto_generated|divider|divider|StageOut[27]~101, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[27]~151\, Div1|auto_generated|divider|divider|StageOut[27]~151, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[26]~103\, Div1|auto_generated|divider|divider|StageOut[26]~103, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[26]~102\, Div1|auto_generated|divider|divider|StageOut[26]~102, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[25]~104\, Div1|auto_generated|divider|divider|StageOut[25]~104, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[25]~105\, Div1|auto_generated|divider|divider|StageOut[25]~105, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0\, Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2\, Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4\, Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\, Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8\, Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[33]~143\, Div1|auto_generated|divider|divider|StageOut[33]~143, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[33]~106\, Div1|auto_generated|divider|divider|StageOut[33]~106, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[32]~152\, Div1|auto_generated|divider|divider|StageOut[32]~152, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[32]~107\, Div1|auto_generated|divider|divider|StageOut[32]~107, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[31]~108\, Div1|auto_generated|divider|divider|StageOut[31]~108, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[31]~109\, Div1|auto_generated|divider|divider|StageOut[31]~109, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[30]~110\, Div1|auto_generated|divider|divider|StageOut[30]~110, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[30]~111\, Div1|auto_generated|divider|divider|StageOut[30]~111, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0\, Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2\, Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4\, Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\, Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8\, Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[37]~153\, Div1|auto_generated|divider|divider|StageOut[37]~153, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[37]~113\, Div1|auto_generated|divider|divider|StageOut[37]~113, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[36]~115\, Div1|auto_generated|divider|divider|StageOut[36]~115, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[36]~114\, Div1|auto_generated|divider|divider|StageOut[36]~114, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[35]~116\, Div1|auto_generated|divider|divider|StageOut[35]~116, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[35]~117\, Div1|auto_generated|divider|divider|StageOut[35]~117, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0\, Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2\, Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4\, Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[38]~144\, Div1|auto_generated|divider|divider|StageOut[38]~144, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[38]~112\, Div1|auto_generated|divider|divider|StageOut[38]~112, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\, Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8\, Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[43]~118\, Div1|auto_generated|divider|divider|StageOut[43]~118, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[43]~145\, Div1|auto_generated|divider|divider|StageOut[43]~145, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[42]~119\, Div1|auto_generated|divider|divider|StageOut[42]~119, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[42]~154\, Div1|auto_generated|divider|divider|StageOut[42]~154, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[41]~121\, Div1|auto_generated|divider|divider|StageOut[41]~121, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[41]~120\, Div1|auto_generated|divider|divider|StageOut[41]~120, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[40]~122\, Div1|auto_generated|divider|divider|StageOut[40]~122, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[40]~123\, Div1|auto_generated|divider|divider|StageOut[40]~123, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0\, Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2\, Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4\, Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\, Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8\, Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[47]~155\, Div1|auto_generated|divider|divider|StageOut[47]~155, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[48]~146\, Div1|auto_generated|divider|divider|StageOut[48]~146, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[48]~124\, Div1|auto_generated|divider|divider|StageOut[48]~124, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[47]~125\, Div1|auto_generated|divider|divider|StageOut[47]~125, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[46]~127\, Div1|auto_generated|divider|divider|StageOut[46]~127, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[46]~126\, Div1|auto_generated|divider|divider|StageOut[46]~126, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[45]~129\, Div1|auto_generated|divider|divider|StageOut[45]~129, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[45]~128\, Div1|auto_generated|divider|divider|StageOut[45]~128, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0\, Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2\, Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4\, Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\, Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8\, Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[53]~147\, Div1|auto_generated|divider|divider|StageOut[53]~147, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[53]~130\, Div1|auto_generated|divider|divider|StageOut[53]~130, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[52]~131\, Div1|auto_generated|divider|divider|StageOut[52]~131, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[52]~156\, Div1|auto_generated|divider|divider|StageOut[52]~156, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[51]~133\, Div1|auto_generated|divider|divider|StageOut[51]~133, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[51]~132\, Div1|auto_generated|divider|divider|StageOut[51]~132, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[50]~134\, Div1|auto_generated|divider|divider|StageOut[50]~134, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[50]~135\, Div1|auto_generated|divider|divider|StageOut[50]~135, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0\, Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2\, Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~4\, Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~4, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\, Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8\, Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[58]~136\, Div1|auto_generated|divider|divider|StageOut[58]~136, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[58]~148\, Div1|auto_generated|divider|divider|StageOut[58]~148, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[57]~137\, Div1|auto_generated|divider|divider|StageOut[57]~137, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[57]~157\, Div1|auto_generated|divider|divider|StageOut[57]~157, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[56]~138\, Div1|auto_generated|divider|divider|StageOut[56]~138, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[56]~139\, Div1|auto_generated|divider|divider|StageOut[56]~139, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[55]~140\, Div1|auto_generated|divider|divider|StageOut[55]~140, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[55]~141\, Div1|auto_generated|divider|divider|StageOut[55]~141, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\, Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\, Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\, Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~5, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\, Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7, VGA, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8\, Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8, VGA, 1
instance = comp, \sseg3a|Mux6~0\, sseg3a|Mux6~0, VGA, 1
instance = comp, \sseg3a|Mux5~0\, sseg3a|Mux5~0, VGA, 1
instance = comp, \sseg3a|Mux4~0\, sseg3a|Mux4~0, VGA, 1
instance = comp, \sseg3a|Mux3~0\, sseg3a|Mux3~0, VGA, 1
instance = comp, \sseg3a|Mux2~0\, sseg3a|Mux2~0, VGA, 1
instance = comp, \sseg3a|Mux1~0\, sseg3a|Mux1~0, VGA, 1
instance = comp, \sseg3a|Mux0~0\, sseg3a|Mux0~0, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0\, Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2\, Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4\, Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6\, Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[42]~165\, Mod1|auto_generated|divider|divider|StageOut[42]~165, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[42]~164\, Mod1|auto_generated|divider|divider|StageOut[42]~164, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[41]~166\, Mod1|auto_generated|divider|divider|StageOut[41]~166, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[41]~167\, Mod1|auto_generated|divider|divider|StageOut[41]~167, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[40]~169\, Mod1|auto_generated|divider|divider|StageOut[40]~169, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[40]~168\, Mod1|auto_generated|divider|divider|StageOut[40]~168, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[39]~170\, Mod1|auto_generated|divider|divider|StageOut[39]~170, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[39]~171\, Mod1|auto_generated|divider|divider|StageOut[39]~171, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0\, Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2\, Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4\, Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6\, Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8\, Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[56]~172\, Mod1|auto_generated|divider|divider|StageOut[56]~172, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[56]~302\, Mod1|auto_generated|divider|divider|StageOut[56]~302, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[55]~303\, Mod1|auto_generated|divider|divider|StageOut[55]~303, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[55]~173\, Mod1|auto_generated|divider|divider|StageOut[55]~173, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[54]~304\, Mod1|auto_generated|divider|divider|StageOut[54]~304, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[54]~174\, Mod1|auto_generated|divider|divider|StageOut[54]~174, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[53]~176\, Mod1|auto_generated|divider|divider|StageOut[53]~176, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[53]~175\, Mod1|auto_generated|divider|divider|StageOut[53]~175, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[52]~177\, Mod1|auto_generated|divider|divider|StageOut[52]~177, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[52]~178\, Mod1|auto_generated|divider|divider|StageOut[52]~178, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0\, Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2\, Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4\, Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6\, Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8\, Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10\, Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[70]~179\, Mod1|auto_generated|divider|divider|StageOut[70]~179, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[70]~260\, Mod1|auto_generated|divider|divider|StageOut[70]~260, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[69]~261\, Mod1|auto_generated|divider|divider|StageOut[69]~261, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[69]~180\, Mod1|auto_generated|divider|divider|StageOut[69]~180, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[68]~181\, Mod1|auto_generated|divider|divider|StageOut[68]~181, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[68]~262\, Mod1|auto_generated|divider|divider|StageOut[68]~262, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[67]~305\, Mod1|auto_generated|divider|divider|StageOut[67]~305, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[67]~182\, Mod1|auto_generated|divider|divider|StageOut[67]~182, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[66]~183\, Mod1|auto_generated|divider|divider|StageOut[66]~183, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[66]~184\, Mod1|auto_generated|divider|divider|StageOut[66]~184, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[65]~185\, Mod1|auto_generated|divider|divider|StageOut[65]~185, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[65]~186\, Mod1|auto_generated|divider|divider|StageOut[65]~186, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0\, Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2\, Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4\, Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6\, Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8\, Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10\, Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12\, Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[84]~187\, Mod1|auto_generated|divider|divider|StageOut[84]~187, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[84]~263\, Mod1|auto_generated|divider|divider|StageOut[84]~263, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[83]~188\, Mod1|auto_generated|divider|divider|StageOut[83]~188, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[83]~264\, Mod1|auto_generated|divider|divider|StageOut[83]~264, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[82]~189\, Mod1|auto_generated|divider|divider|StageOut[82]~189, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[82]~265\, Mod1|auto_generated|divider|divider|StageOut[82]~265, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[81]~266\, Mod1|auto_generated|divider|divider|StageOut[81]~266, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[81]~190\, Mod1|auto_generated|divider|divider|StageOut[81]~190, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[80]~306\, Mod1|auto_generated|divider|divider|StageOut[80]~306, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[80]~191\, Mod1|auto_generated|divider|divider|StageOut[80]~191, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[79]~192\, Mod1|auto_generated|divider|divider|StageOut[79]~192, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[79]~193\, Mod1|auto_generated|divider|divider|StageOut[79]~193, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[78]~195\, Mod1|auto_generated|divider|divider|StageOut[78]~195, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[78]~194\, Mod1|auto_generated|divider|divider|StageOut[78]~194, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0\, Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2\, Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4\, Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6\, Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8\, Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10\, Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12\, Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14\, Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[98]~267\, Mod1|auto_generated|divider|divider|StageOut[98]~267, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[98]~196\, Mod1|auto_generated|divider|divider|StageOut[98]~196, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[97]~197\, Mod1|auto_generated|divider|divider|StageOut[97]~197, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[97]~268\, Mod1|auto_generated|divider|divider|StageOut[97]~268, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[96]~198\, Mod1|auto_generated|divider|divider|StageOut[96]~198, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[96]~269\, Mod1|auto_generated|divider|divider|StageOut[96]~269, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[95]~270\, Mod1|auto_generated|divider|divider|StageOut[95]~270, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[95]~199\, Mod1|auto_generated|divider|divider|StageOut[95]~199, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[94]~200\, Mod1|auto_generated|divider|divider|StageOut[94]~200, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[94]~271\, Mod1|auto_generated|divider|divider|StageOut[94]~271, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[93]~201\, Mod1|auto_generated|divider|divider|StageOut[93]~201, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[93]~307\, Mod1|auto_generated|divider|divider|StageOut[93]~307, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[92]~203\, Mod1|auto_generated|divider|divider|StageOut[92]~203, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[92]~202\, Mod1|auto_generated|divider|divider|StageOut[92]~202, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[91]~205\, Mod1|auto_generated|divider|divider|StageOut[91]~205, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[91]~204\, Mod1|auto_generated|divider|divider|StageOut[91]~204, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0\, Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2\, Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4\, Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6\, Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8\, Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10\, Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12\, Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14\, Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16\, Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[112]~272\, Mod1|auto_generated|divider|divider|StageOut[112]~272, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[112]~206\, Mod1|auto_generated|divider|divider|StageOut[112]~206, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[111]~207\, Mod1|auto_generated|divider|divider|StageOut[111]~207, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[111]~273\, Mod1|auto_generated|divider|divider|StageOut[111]~273, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[110]~274\, Mod1|auto_generated|divider|divider|StageOut[110]~274, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[110]~208\, Mod1|auto_generated|divider|divider|StageOut[110]~208, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[109]~209\, Mod1|auto_generated|divider|divider|StageOut[109]~209, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[109]~275\, Mod1|auto_generated|divider|divider|StageOut[109]~275, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[108]~210\, Mod1|auto_generated|divider|divider|StageOut[108]~210, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[108]~276\, Mod1|auto_generated|divider|divider|StageOut[108]~276, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[107]~211\, Mod1|auto_generated|divider|divider|StageOut[107]~211, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[107]~277\, Mod1|auto_generated|divider|divider|StageOut[107]~277, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[106]~212\, Mod1|auto_generated|divider|divider|StageOut[106]~212, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[106]~308\, Mod1|auto_generated|divider|divider|StageOut[106]~308, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[105]~213\, Mod1|auto_generated|divider|divider|StageOut[105]~213, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[105]~214\, Mod1|auto_generated|divider|divider|StageOut[105]~214, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[104]~216\, Mod1|auto_generated|divider|divider|StageOut[104]~216, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[104]~215\, Mod1|auto_generated|divider|divider|StageOut[104]~215, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0\, Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2\, Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4\, Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6\, Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8\, Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10\, Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12\, Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14\, Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16\, Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18\, Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[126]~278\, Mod1|auto_generated|divider|divider|StageOut[126]~278, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[126]~217\, Mod1|auto_generated|divider|divider|StageOut[126]~217, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[125]~279\, Mod1|auto_generated|divider|divider|StageOut[125]~279, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[125]~218\, Mod1|auto_generated|divider|divider|StageOut[125]~218, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[124]~219\, Mod1|auto_generated|divider|divider|StageOut[124]~219, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[124]~280\, Mod1|auto_generated|divider|divider|StageOut[124]~280, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[123]~220\, Mod1|auto_generated|divider|divider|StageOut[123]~220, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[123]~281\, Mod1|auto_generated|divider|divider|StageOut[123]~281, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[122]~282\, Mod1|auto_generated|divider|divider|StageOut[122]~282, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[122]~221\, Mod1|auto_generated|divider|divider|StageOut[122]~221, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[121]~283\, Mod1|auto_generated|divider|divider|StageOut[121]~283, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[121]~222\, Mod1|auto_generated|divider|divider|StageOut[121]~222, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[120]~284\, Mod1|auto_generated|divider|divider|StageOut[120]~284, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[120]~223\, Mod1|auto_generated|divider|divider|StageOut[120]~223, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[119]~224\, Mod1|auto_generated|divider|divider|StageOut[119]~224, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[119]~309\, Mod1|auto_generated|divider|divider|StageOut[119]~309, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[118]~225\, Mod1|auto_generated|divider|divider|StageOut[118]~225, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[118]~226\, Mod1|auto_generated|divider|divider|StageOut[118]~226, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[117]~228\, Mod1|auto_generated|divider|divider|StageOut[117]~228, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[117]~227\, Mod1|auto_generated|divider|divider|StageOut[117]~227, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0\, Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2\, Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4\, Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6\, Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8\, Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10\, Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12\, Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14\, Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16\, Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18\, Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20\, Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[140]~285\, Mod1|auto_generated|divider|divider|StageOut[140]~285, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[140]~229\, Mod1|auto_generated|divider|divider|StageOut[140]~229, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[139]~230\, Mod1|auto_generated|divider|divider|StageOut[139]~230, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[139]~286\, Mod1|auto_generated|divider|divider|StageOut[139]~286, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[138]~287\, Mod1|auto_generated|divider|divider|StageOut[138]~287, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[138]~231\, Mod1|auto_generated|divider|divider|StageOut[138]~231, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[137]~232\, Mod1|auto_generated|divider|divider|StageOut[137]~232, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[137]~288\, Mod1|auto_generated|divider|divider|StageOut[137]~288, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[136]~233\, Mod1|auto_generated|divider|divider|StageOut[136]~233, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[136]~289\, Mod1|auto_generated|divider|divider|StageOut[136]~289, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[135]~234\, Mod1|auto_generated|divider|divider|StageOut[135]~234, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[135]~290\, Mod1|auto_generated|divider|divider|StageOut[135]~290, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[134]~291\, Mod1|auto_generated|divider|divider|StageOut[134]~291, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[134]~235\, Mod1|auto_generated|divider|divider|StageOut[134]~235, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[133]~292\, Mod1|auto_generated|divider|divider|StageOut[133]~292, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[133]~236\, Mod1|auto_generated|divider|divider|StageOut[133]~236, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[132]~310\, Mod1|auto_generated|divider|divider|StageOut[132]~310, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[132]~237\, Mod1|auto_generated|divider|divider|StageOut[132]~237, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[131]~238\, Mod1|auto_generated|divider|divider|StageOut[131]~238, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[131]~239\, Mod1|auto_generated|divider|divider|StageOut[131]~239, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[130]~240\, Mod1|auto_generated|divider|divider|StageOut[130]~240, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[130]~241\, Mod1|auto_generated|divider|divider|StageOut[130]~241, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0\, Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2\, Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4\, Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6\, Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8\, Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10\, Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12\, Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14\, Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16\, Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18\, Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20\, Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22\, Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[154]~244\, Mod1|auto_generated|divider|divider|StageOut[154]~244, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[154]~293\, Mod1|auto_generated|divider|divider|StageOut[154]~293, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[153]~245\, Mod1|auto_generated|divider|divider|StageOut[153]~245, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[153]~294\, Mod1|auto_generated|divider|divider|StageOut[153]~294, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[152]~295\, Mod1|auto_generated|divider|divider|StageOut[152]~295, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[152]~246\, Mod1|auto_generated|divider|divider|StageOut[152]~246, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[151]~296\, Mod1|auto_generated|divider|divider|StageOut[151]~296, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[151]~247\, Mod1|auto_generated|divider|divider|StageOut[151]~247, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[150]~248\, Mod1|auto_generated|divider|divider|StageOut[150]~248, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[150]~297\, Mod1|auto_generated|divider|divider|StageOut[150]~297, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[149]~298\, Mod1|auto_generated|divider|divider|StageOut[149]~298, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[149]~249\, Mod1|auto_generated|divider|divider|StageOut[149]~249, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[148]~299\, Mod1|auto_generated|divider|divider|StageOut[148]~299, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[148]~250\, Mod1|auto_generated|divider|divider|StageOut[148]~250, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[147]~300\, Mod1|auto_generated|divider|divider|StageOut[147]~300, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[147]~251\, Mod1|auto_generated|divider|divider|StageOut[147]~251, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[146]~301\, Mod1|auto_generated|divider|divider|StageOut[146]~301, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[146]~252\, Mod1|auto_generated|divider|divider|StageOut[146]~252, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[145]~253\, Mod1|auto_generated|divider|divider|StageOut[145]~253, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[145]~311\, Mod1|auto_generated|divider|divider|StageOut[145]~311, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[144]~254\, Mod1|auto_generated|divider|divider|StageOut[144]~254, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[144]~255\, Mod1|auto_generated|divider|divider|StageOut[144]~255, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[143]~242\, Mod1|auto_generated|divider|divider|StageOut[143]~242, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[143]~243\, Mod1|auto_generated|divider|divider|StageOut[143]~243, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0\, Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2\, Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4\, Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\, Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~9\, Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~9, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~11\, Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~11, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~13\, Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~13, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~15\, Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~15, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~17\, Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~17, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~19\, Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~19, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~21\, Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~21, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~23\, Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~23, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24\, Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[157]~256\, Mod1|auto_generated|divider|divider|StageOut[157]~256, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[159]~259\, Mod1|auto_generated|divider|divider|StageOut[159]~259, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[158]~257\, Mod1|auto_generated|divider|divider|StageOut[158]~257, VGA, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[158]~258\, Mod1|auto_generated|divider|divider|StageOut[158]~258, VGA, 1
instance = comp, \sseg4a|Mux6~0\, sseg4a|Mux6~0, VGA, 1
instance = comp, \sseg4a|Mux5~0\, sseg4a|Mux5~0, VGA, 1
instance = comp, \sseg4a|Mux4~0\, sseg4a|Mux4~0, VGA, 1
instance = comp, \sseg4a|Mux3~0\, sseg4a|Mux3~0, VGA, 1
instance = comp, \sseg4a|Mux2~0\, sseg4a|Mux2~0, VGA, 1
instance = comp, \sseg4a|Mux1~0\, sseg4a|Mux1~0, VGA, 1
instance = comp, \sseg4a|Mux0~0\, sseg4a|Mux0~0, VGA, 1
instance = comp, \LessThan18~0\, LessThan18~0, VGA, 1
instance = comp, \LessThan11~0\, LessThan11~0, VGA, 1
instance = comp, \LessThan11~1\, LessThan11~1, VGA, 1
instance = comp, \LessThan11~2\, LessThan11~2, VGA, 1
instance = comp, \LessThan17~0\, LessThan17~0, VGA, 1
instance = comp, \LessThan17~1\, LessThan17~1, VGA, 1
instance = comp, \LessThan10~0\, LessThan10~0, VGA, 1
instance = comp, \LessThan10~1\, LessThan10~1, VGA, 1
instance = comp, \process_0~24\, process_0~24, VGA, 1
instance = comp, \LessThan25~0\, LessThan25~0, VGA, 1
instance = comp, \LessThan21~0\, LessThan21~0, VGA, 1
instance = comp, \LessThan25~1\, LessThan25~1, VGA, 1
instance = comp, \R~20\, R~20, VGA, 1
instance = comp, \process_0~25\, process_0~25, VGA, 1
instance = comp, \LessThan23~1\, LessThan23~1, VGA, 1
instance = comp, \LessThan15~0\, LessThan15~0, VGA, 1
instance = comp, \LessThan15~1\, LessThan15~1, VGA, 1
instance = comp, \LessThan22~0\, LessThan22~0, VGA, 1
instance = comp, \LessThan3~0\, LessThan3~0, VGA, 1
instance = comp, \LessThan14~0\, LessThan14~0, VGA, 1
instance = comp, \LessThan14~1\, LessThan14~1, VGA, 1
instance = comp, \process_0~41\, process_0~41, VGA, 1
instance = comp, \process_0~26\, process_0~26, VGA, 1
instance = comp, \sw[1]~input\, sw[1]~input, VGA, 1
instance = comp, \sw[0]~input\, sw[0]~input, VGA, 1
instance = comp, \LessThan5~1\, LessThan5~1, VGA, 1
instance = comp, \LessThan5~3\, LessThan5~3, VGA, 1
instance = comp, \LessThan5~5\, LessThan5~5, VGA, 1
instance = comp, \LessThan5~7\, LessThan5~7, VGA, 1
instance = comp, \LessThan5~9\, LessThan5~9, VGA, 1
instance = comp, \LessThan5~11\, LessThan5~11, VGA, 1
instance = comp, \LessThan5~13\, LessThan5~13, VGA, 1
instance = comp, \LessThan5~15\, LessThan5~15, VGA, 1
instance = comp, \LessThan5~17\, LessThan5~17, VGA, 1
instance = comp, \LessThan5~19\, LessThan5~19, VGA, 1
instance = comp, \LessThan5~21\, LessThan5~21, VGA, 1
instance = comp, \LessThan5~23\, LessThan5~23, VGA, 1
instance = comp, \LessThan5~25\, LessThan5~25, VGA, 1
instance = comp, \LessThan5~27\, LessThan5~27, VGA, 1
instance = comp, \LessThan5~29\, LessThan5~29, VGA, 1
instance = comp, \LessThan5~31\, LessThan5~31, VGA, 1
instance = comp, \LessThan5~33\, LessThan5~33, VGA, 1
instance = comp, \LessThan5~35\, LessThan5~35, VGA, 1
instance = comp, \LessThan5~37\, LessThan5~37, VGA, 1
instance = comp, \LessThan5~39\, LessThan5~39, VGA, 1
instance = comp, \LessThan5~41\, LessThan5~41, VGA, 1
instance = comp, \LessThan5~43\, LessThan5~43, VGA, 1
instance = comp, \LessThan5~45\, LessThan5~45, VGA, 1
instance = comp, \LessThan5~47\, LessThan5~47, VGA, 1
instance = comp, \LessThan5~49\, LessThan5~49, VGA, 1
instance = comp, \LessThan5~51\, LessThan5~51, VGA, 1
instance = comp, \LessThan5~53\, LessThan5~53, VGA, 1
instance = comp, \LessThan5~55\, LessThan5~55, VGA, 1
instance = comp, \LessThan5~57\, LessThan5~57, VGA, 1
instance = comp, \LessThan5~59\, LessThan5~59, VGA, 1
instance = comp, \LessThan5~61\, LessThan5~61, VGA, 1
instance = comp, \LessThan5~62\, LessThan5~62, VGA, 1
instance = comp, \Add1~0\, Add1~0, VGA, 1
instance = comp, \Add1~2\, Add1~2, VGA, 1
instance = comp, \Add1~4\, Add1~4, VGA, 1
instance = comp, \Add1~6\, Add1~6, VGA, 1
instance = comp, \Add1~8\, Add1~8, VGA, 1
instance = comp, \Add1~10\, Add1~10, VGA, 1
instance = comp, \Add1~12\, Add1~12, VGA, 1
instance = comp, \Add1~14\, Add1~14, VGA, 1
instance = comp, \Add1~16\, Add1~16, VGA, 1
instance = comp, \Add1~18\, Add1~18, VGA, 1
instance = comp, \Add1~20\, Add1~20, VGA, 1
instance = comp, \Add1~22\, Add1~22, VGA, 1
instance = comp, \Add1~24\, Add1~24, VGA, 1
instance = comp, \Add1~26\, Add1~26, VGA, 1
instance = comp, \Add1~28\, Add1~28, VGA, 1
instance = comp, \Add1~30\, Add1~30, VGA, 1
instance = comp, \Add1~32\, Add1~32, VGA, 1
instance = comp, \Add1~34\, Add1~34, VGA, 1
instance = comp, \Add1~36\, Add1~36, VGA, 1
instance = comp, \Add1~38\, Add1~38, VGA, 1
instance = comp, \Add1~40\, Add1~40, VGA, 1
instance = comp, \Add1~42\, Add1~42, VGA, 1
instance = comp, \Add1~44\, Add1~44, VGA, 1
instance = comp, \Add1~46\, Add1~46, VGA, 1
instance = comp, \Add1~48\, Add1~48, VGA, 1
instance = comp, \Add1~50\, Add1~50, VGA, 1
instance = comp, \Add1~52\, Add1~52, VGA, 1
instance = comp, \Add1~54\, Add1~54, VGA, 1
instance = comp, \Add1~56\, Add1~56, VGA, 1
instance = comp, \Add1~58\, Add1~58, VGA, 1
instance = comp, \LessThan4~1\, LessThan4~1, VGA, 1
instance = comp, \LessThan4~3\, LessThan4~3, VGA, 1
instance = comp, \LessThan4~5\, LessThan4~5, VGA, 1
instance = comp, \LessThan4~7\, LessThan4~7, VGA, 1
instance = comp, \LessThan4~9\, LessThan4~9, VGA, 1
instance = comp, \LessThan4~11\, LessThan4~11, VGA, 1
instance = comp, \LessThan4~13\, LessThan4~13, VGA, 1
instance = comp, \LessThan4~15\, LessThan4~15, VGA, 1
instance = comp, \LessThan4~17\, LessThan4~17, VGA, 1
instance = comp, \LessThan4~19\, LessThan4~19, VGA, 1
instance = comp, \LessThan4~21\, LessThan4~21, VGA, 1
instance = comp, \LessThan4~23\, LessThan4~23, VGA, 1
instance = comp, \LessThan4~25\, LessThan4~25, VGA, 1
instance = comp, \LessThan4~27\, LessThan4~27, VGA, 1
instance = comp, \LessThan4~29\, LessThan4~29, VGA, 1
instance = comp, \LessThan4~31\, LessThan4~31, VGA, 1
instance = comp, \LessThan4~33\, LessThan4~33, VGA, 1
instance = comp, \LessThan4~35\, LessThan4~35, VGA, 1
instance = comp, \LessThan4~37\, LessThan4~37, VGA, 1
instance = comp, \LessThan4~39\, LessThan4~39, VGA, 1
instance = comp, \LessThan4~41\, LessThan4~41, VGA, 1
instance = comp, \LessThan4~43\, LessThan4~43, VGA, 1
instance = comp, \LessThan4~45\, LessThan4~45, VGA, 1
instance = comp, \LessThan4~47\, LessThan4~47, VGA, 1
instance = comp, \LessThan4~49\, LessThan4~49, VGA, 1
instance = comp, \LessThan4~51\, LessThan4~51, VGA, 1
instance = comp, \LessThan4~53\, LessThan4~53, VGA, 1
instance = comp, \LessThan4~55\, LessThan4~55, VGA, 1
instance = comp, \LessThan4~57\, LessThan4~57, VGA, 1
instance = comp, \LessThan4~59\, LessThan4~59, VGA, 1
instance = comp, \LessThan4~61\, LessThan4~61, VGA, 1
instance = comp, \LessThan4~62\, LessThan4~62, VGA, 1
instance = comp, \LessThan7~1\, LessThan7~1, VGA, 1
instance = comp, \LessThan7~3\, LessThan7~3, VGA, 1
instance = comp, \LessThan7~5\, LessThan7~5, VGA, 1
instance = comp, \LessThan7~7\, LessThan7~7, VGA, 1
instance = comp, \LessThan7~9\, LessThan7~9, VGA, 1
instance = comp, \LessThan7~11\, LessThan7~11, VGA, 1
instance = comp, \LessThan7~13\, LessThan7~13, VGA, 1
instance = comp, \LessThan7~15\, LessThan7~15, VGA, 1
instance = comp, \LessThan7~17\, LessThan7~17, VGA, 1
instance = comp, \LessThan7~19\, LessThan7~19, VGA, 1
instance = comp, \LessThan7~21\, LessThan7~21, VGA, 1
instance = comp, \LessThan7~23\, LessThan7~23, VGA, 1
instance = comp, \LessThan7~25\, LessThan7~25, VGA, 1
instance = comp, \LessThan7~27\, LessThan7~27, VGA, 1
instance = comp, \LessThan7~29\, LessThan7~29, VGA, 1
instance = comp, \LessThan7~31\, LessThan7~31, VGA, 1
instance = comp, \LessThan7~33\, LessThan7~33, VGA, 1
instance = comp, \LessThan7~35\, LessThan7~35, VGA, 1
instance = comp, \LessThan7~37\, LessThan7~37, VGA, 1
instance = comp, \LessThan7~39\, LessThan7~39, VGA, 1
instance = comp, \LessThan7~41\, LessThan7~41, VGA, 1
instance = comp, \LessThan7~43\, LessThan7~43, VGA, 1
instance = comp, \LessThan7~45\, LessThan7~45, VGA, 1
instance = comp, \LessThan7~47\, LessThan7~47, VGA, 1
instance = comp, \LessThan7~49\, LessThan7~49, VGA, 1
instance = comp, \LessThan7~51\, LessThan7~51, VGA, 1
instance = comp, \LessThan7~53\, LessThan7~53, VGA, 1
instance = comp, \LessThan7~55\, LessThan7~55, VGA, 1
instance = comp, \LessThan7~57\, LessThan7~57, VGA, 1
instance = comp, \LessThan7~59\, LessThan7~59, VGA, 1
instance = comp, \LessThan7~61\, LessThan7~61, VGA, 1
instance = comp, \LessThan7~62\, LessThan7~62, VGA, 1
instance = comp, \Add2~0\, Add2~0, VGA, 1
instance = comp, \Add2~2\, Add2~2, VGA, 1
instance = comp, \Add2~4\, Add2~4, VGA, 1
instance = comp, \Add2~6\, Add2~6, VGA, 1
instance = comp, \Add2~8\, Add2~8, VGA, 1
instance = comp, \Add2~10\, Add2~10, VGA, 1
instance = comp, \Add2~12\, Add2~12, VGA, 1
instance = comp, \Add2~14\, Add2~14, VGA, 1
instance = comp, \Add2~16\, Add2~16, VGA, 1
instance = comp, \Add2~18\, Add2~18, VGA, 1
instance = comp, \Add2~20\, Add2~20, VGA, 1
instance = comp, \Add2~22\, Add2~22, VGA, 1
instance = comp, \Add2~24\, Add2~24, VGA, 1
instance = comp, \Add2~26\, Add2~26, VGA, 1
instance = comp, \Add2~28\, Add2~28, VGA, 1
instance = comp, \Add2~30\, Add2~30, VGA, 1
instance = comp, \Add2~32\, Add2~32, VGA, 1
instance = comp, \Add2~34\, Add2~34, VGA, 1
instance = comp, \Add2~36\, Add2~36, VGA, 1
instance = comp, \Add2~38\, Add2~38, VGA, 1
instance = comp, \Add2~40\, Add2~40, VGA, 1
instance = comp, \Add2~42\, Add2~42, VGA, 1
instance = comp, \Add2~44\, Add2~44, VGA, 1
instance = comp, \Add2~46\, Add2~46, VGA, 1
instance = comp, \Add2~48\, Add2~48, VGA, 1
instance = comp, \Add2~50\, Add2~50, VGA, 1
instance = comp, \Add2~52\, Add2~52, VGA, 1
instance = comp, \Add2~54\, Add2~54, VGA, 1
instance = comp, \Add2~56\, Add2~56, VGA, 1
instance = comp, \Add2~58\, Add2~58, VGA, 1
instance = comp, \LessThan6~1\, LessThan6~1, VGA, 1
instance = comp, \LessThan6~3\, LessThan6~3, VGA, 1
instance = comp, \LessThan6~5\, LessThan6~5, VGA, 1
instance = comp, \LessThan6~7\, LessThan6~7, VGA, 1
instance = comp, \LessThan6~9\, LessThan6~9, VGA, 1
instance = comp, \LessThan6~11\, LessThan6~11, VGA, 1
instance = comp, \LessThan6~13\, LessThan6~13, VGA, 1
instance = comp, \LessThan6~15\, LessThan6~15, VGA, 1
instance = comp, \LessThan6~17\, LessThan6~17, VGA, 1
instance = comp, \LessThan6~19\, LessThan6~19, VGA, 1
instance = comp, \LessThan6~21\, LessThan6~21, VGA, 1
instance = comp, \LessThan6~23\, LessThan6~23, VGA, 1
instance = comp, \LessThan6~25\, LessThan6~25, VGA, 1
instance = comp, \LessThan6~27\, LessThan6~27, VGA, 1
instance = comp, \LessThan6~29\, LessThan6~29, VGA, 1
instance = comp, \LessThan6~31\, LessThan6~31, VGA, 1
instance = comp, \LessThan6~33\, LessThan6~33, VGA, 1
instance = comp, \LessThan6~35\, LessThan6~35, VGA, 1
instance = comp, \LessThan6~37\, LessThan6~37, VGA, 1
instance = comp, \LessThan6~39\, LessThan6~39, VGA, 1
instance = comp, \LessThan6~41\, LessThan6~41, VGA, 1
instance = comp, \LessThan6~43\, LessThan6~43, VGA, 1
instance = comp, \LessThan6~45\, LessThan6~45, VGA, 1
instance = comp, \LessThan6~47\, LessThan6~47, VGA, 1
instance = comp, \LessThan6~49\, LessThan6~49, VGA, 1
instance = comp, \LessThan6~51\, LessThan6~51, VGA, 1
instance = comp, \LessThan6~53\, LessThan6~53, VGA, 1
instance = comp, \LessThan6~55\, LessThan6~55, VGA, 1
instance = comp, \LessThan6~57\, LessThan6~57, VGA, 1
instance = comp, \LessThan6~59\, LessThan6~59, VGA, 1
instance = comp, \LessThan6~61\, LessThan6~61, VGA, 1
instance = comp, \LessThan6~62\, LessThan6~62, VGA, 1
instance = comp, \process_0~23\, process_0~23, VGA, 1
instance = comp, \R~42\, R~42, VGA, 1
instance = comp, \R~53\, R~53, VGA, 1
instance = comp, \process_0~20\, process_0~20, VGA, 1
instance = comp, \process_0~40\, process_0~40, VGA, 1
instance = comp, \LessThan23~0\, LessThan23~0, VGA, 1
instance = comp, \LessThan19~0\, LessThan19~0, VGA, 1
instance = comp, \LessThan19~1\, LessThan19~1, VGA, 1
instance = comp, \process_0~21\, process_0~21, VGA, 1
instance = comp, \process_0~22\, process_0~22, VGA, 1
instance = comp, \R~44\, R~44, VGA, 1
instance = comp, \R~45\, R~45, VGA, 1
instance = comp, \LessThan18~1\, LessThan18~1, VGA, 1
instance = comp, \G~15\, G~15, VGA, 1
instance = comp, \Equal29~4\, Equal29~4, VGA, 1
instance = comp, \LessThan20~0\, LessThan20~0, VGA, 1
instance = comp, \LessThan21~1\, LessThan21~1, VGA, 1
instance = comp, \process_0~15\, process_0~15, VGA, 1
instance = comp, \G~16\, G~16, VGA, 1
instance = comp, \G~17\, G~17, VGA, 1
instance = comp, \R~88\, R~88, VGA, 1
instance = comp, \R~89\, R~89, VGA, 1
instance = comp, \R~10\, R~10, VGA, 1
instance = comp, \LessThan27~0\, LessThan27~0, VGA, 1
instance = comp, \LessThan27~1\, LessThan27~1, VGA, 1
instance = comp, \LessThan27~2\, LessThan27~2, VGA, 1
instance = comp, \process_0~17\, process_0~17, VGA, 1
instance = comp, \LessThan12~0\, LessThan12~0, VGA, 1
instance = comp, \process_0~31\, process_0~31, VGA, 1
instance = comp, \LessThan29~0\, LessThan29~0, VGA, 1
instance = comp, \LessThan13~0\, LessThan13~0, VGA, 1
instance = comp, \LessThan13~1\, LessThan13~1, VGA, 1
instance = comp, \LessThan28~2\, LessThan28~2, VGA, 1
instance = comp, \process_0~16\, process_0~16, VGA, 1
instance = comp, \R~56\, R~56, VGA, 1
instance = comp, \R~57\, R~57, VGA, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[158]~259\, Mod0|auto_generated|divider|divider|StageOut[158]~259, VGA, 1
instance = comp, \R~58\, R~58, VGA, 1
instance = comp, \R~59\, R~59, VGA, 1
instance = comp, \R~60\, R~60, VGA, 1
instance = comp, \process_0~32\, process_0~32, VGA, 1
instance = comp, \R~64\, R~64, VGA, 1
instance = comp, \R~65\, R~65, VGA, 1
instance = comp, \LessThan24~0\, LessThan24~0, VGA, 1
instance = comp, \process_0~18\, process_0~18, VGA, 1
instance = comp, \R~61\, R~61, VGA, 1
instance = comp, \R~62\, R~62, VGA, 1
instance = comp, \R~63\, R~63, VGA, 1
instance = comp, \G~20\, G~20, VGA, 1
instance = comp, \R~17\, R~17, VGA, 1
instance = comp, \R~16\, R~16, VGA, 1
instance = comp, \R~18\, R~18, VGA, 1
instance = comp, \R~66\, R~66, VGA, 1
instance = comp, \R~75\, R~75, VGA, 1
instance = comp, \R~21\, R~21, VGA, 1
instance = comp, \R~76\, R~76, VGA, 1
instance = comp, \R~72\, R~72, VGA, 1
instance = comp, \R~77\, R~77, VGA, 1
instance = comp, \R~87\, R~87, VGA, 1
instance = comp, \R~73\, R~73, VGA, 1
instance = comp, \R~27\, R~27, VGA, 1
instance = comp, \R~85\, R~85, VGA, 1
instance = comp, \R~68\, R~68, VGA, 1
instance = comp, \R~67\, R~67, VGA, 1
instance = comp, \R~69\, R~69, VGA, 1
instance = comp, \R~24\, R~24, VGA, 1
instance = comp, \R~70\, R~70, VGA, 1
instance = comp, \R~71\, R~71, VGA, 1
instance = comp, \R~74\, R~74, VGA, 1
instance = comp, \R~78\, R~78, VGA, 1
instance = comp, \R~79\, R~79, VGA, 1
instance = comp, \R~80\, R~80, VGA, 1
instance = comp, \R~81\, R~81, VGA, 1
instance = comp, \LessThan26~0\, LessThan26~0, VGA, 1
instance = comp, \LessThan26~1\, LessThan26~1, VGA, 1
instance = comp, \LessThan26~2\, LessThan26~2, VGA, 1
instance = comp, \LessThan29~1\, LessThan29~1, VGA, 1
instance = comp, \process_0~27\, process_0~27, VGA, 1
instance = comp, \LessThan31~0\, LessThan31~0, VGA, 1
instance = comp, \LessThan33~1\, LessThan33~1, VGA, 1
instance = comp, \LessThan33~3\, LessThan33~3, VGA, 1
instance = comp, \LessThan33~5\, LessThan33~5, VGA, 1
instance = comp, \LessThan33~7\, LessThan33~7, VGA, 1
instance = comp, \LessThan33~9\, LessThan33~9, VGA, 1
instance = comp, \LessThan33~11\, LessThan33~11, VGA, 1
instance = comp, \LessThan33~13\, LessThan33~13, VGA, 1
instance = comp, \LessThan33~15\, LessThan33~15, VGA, 1
instance = comp, \LessThan33~17\, LessThan33~17, VGA, 1
instance = comp, \LessThan33~19\, LessThan33~19, VGA, 1
instance = comp, \LessThan33~21\, LessThan33~21, VGA, 1
instance = comp, \LessThan33~23\, LessThan33~23, VGA, 1
instance = comp, \LessThan33~25\, LessThan33~25, VGA, 1
instance = comp, \LessThan33~27\, LessThan33~27, VGA, 1
instance = comp, \LessThan33~29\, LessThan33~29, VGA, 1
instance = comp, \LessThan33~31\, LessThan33~31, VGA, 1
instance = comp, \LessThan33~33\, LessThan33~33, VGA, 1
instance = comp, \LessThan33~35\, LessThan33~35, VGA, 1
instance = comp, \LessThan33~37\, LessThan33~37, VGA, 1
instance = comp, \LessThan33~39\, LessThan33~39, VGA, 1
instance = comp, \LessThan33~41\, LessThan33~41, VGA, 1
instance = comp, \LessThan33~43\, LessThan33~43, VGA, 1
instance = comp, \LessThan33~45\, LessThan33~45, VGA, 1
instance = comp, \LessThan33~47\, LessThan33~47, VGA, 1
instance = comp, \LessThan33~49\, LessThan33~49, VGA, 1
instance = comp, \LessThan33~51\, LessThan33~51, VGA, 1
instance = comp, \LessThan33~53\, LessThan33~53, VGA, 1
instance = comp, \LessThan33~55\, LessThan33~55, VGA, 1
instance = comp, \LessThan33~57\, LessThan33~57, VGA, 1
instance = comp, \LessThan33~59\, LessThan33~59, VGA, 1
instance = comp, \LessThan33~61\, LessThan33~61, VGA, 1
instance = comp, \LessThan33~62\, LessThan33~62, VGA, 1
instance = comp, \Add3~1\, Add3~1, VGA, 1
instance = comp, \Add3~2\, Add3~2, VGA, 1
instance = comp, \Add3~4\, Add3~4, VGA, 1
instance = comp, \Add3~6\, Add3~6, VGA, 1
instance = comp, \Add3~8\, Add3~8, VGA, 1
instance = comp, \Add3~10\, Add3~10, VGA, 1
instance = comp, \Add3~12\, Add3~12, VGA, 1
instance = comp, \Add3~14\, Add3~14, VGA, 1
instance = comp, \Add3~16\, Add3~16, VGA, 1
instance = comp, \Add3~18\, Add3~18, VGA, 1
instance = comp, \Add3~20\, Add3~20, VGA, 1
instance = comp, \Add3~22\, Add3~22, VGA, 1
instance = comp, \Add3~24\, Add3~24, VGA, 1
instance = comp, \Add3~26\, Add3~26, VGA, 1
instance = comp, \Add3~28\, Add3~28, VGA, 1
instance = comp, \Add3~30\, Add3~30, VGA, 1
instance = comp, \Add3~32\, Add3~32, VGA, 1
instance = comp, \Add3~34\, Add3~34, VGA, 1
instance = comp, \Add3~36\, Add3~36, VGA, 1
instance = comp, \Add3~38\, Add3~38, VGA, 1
instance = comp, \Add3~40\, Add3~40, VGA, 1
instance = comp, \Add3~42\, Add3~42, VGA, 1
instance = comp, \Add3~44\, Add3~44, VGA, 1
instance = comp, \Add3~46\, Add3~46, VGA, 1
instance = comp, \Add3~48\, Add3~48, VGA, 1
instance = comp, \Add3~50\, Add3~50, VGA, 1
instance = comp, \Add3~52\, Add3~52, VGA, 1
instance = comp, \Add3~54\, Add3~54, VGA, 1
instance = comp, \Add3~56\, Add3~56, VGA, 1
instance = comp, \Add3~58\, Add3~58, VGA, 1
instance = comp, \LessThan32~1\, LessThan32~1, VGA, 1
instance = comp, \LessThan32~3\, LessThan32~3, VGA, 1
instance = comp, \LessThan32~5\, LessThan32~5, VGA, 1
instance = comp, \LessThan32~7\, LessThan32~7, VGA, 1
instance = comp, \LessThan32~9\, LessThan32~9, VGA, 1
instance = comp, \LessThan32~11\, LessThan32~11, VGA, 1
instance = comp, \LessThan32~13\, LessThan32~13, VGA, 1
instance = comp, \LessThan32~15\, LessThan32~15, VGA, 1
instance = comp, \LessThan32~17\, LessThan32~17, VGA, 1
instance = comp, \LessThan32~19\, LessThan32~19, VGA, 1
instance = comp, \LessThan32~21\, LessThan32~21, VGA, 1
instance = comp, \LessThan32~23\, LessThan32~23, VGA, 1
instance = comp, \LessThan32~25\, LessThan32~25, VGA, 1
instance = comp, \LessThan32~27\, LessThan32~27, VGA, 1
instance = comp, \LessThan32~29\, LessThan32~29, VGA, 1
instance = comp, \LessThan32~31\, LessThan32~31, VGA, 1
instance = comp, \LessThan32~33\, LessThan32~33, VGA, 1
instance = comp, \LessThan32~35\, LessThan32~35, VGA, 1
instance = comp, \LessThan32~37\, LessThan32~37, VGA, 1
instance = comp, \LessThan32~39\, LessThan32~39, VGA, 1
instance = comp, \LessThan32~41\, LessThan32~41, VGA, 1
instance = comp, \LessThan32~43\, LessThan32~43, VGA, 1
instance = comp, \LessThan32~45\, LessThan32~45, VGA, 1
instance = comp, \LessThan32~47\, LessThan32~47, VGA, 1
instance = comp, \LessThan32~49\, LessThan32~49, VGA, 1
instance = comp, \LessThan32~51\, LessThan32~51, VGA, 1
instance = comp, \LessThan32~53\, LessThan32~53, VGA, 1
instance = comp, \LessThan32~55\, LessThan32~55, VGA, 1
instance = comp, \LessThan32~57\, LessThan32~57, VGA, 1
instance = comp, \LessThan32~59\, LessThan32~59, VGA, 1
instance = comp, \LessThan32~60\, LessThan32~60, VGA, 1
instance = comp, \G~12\, G~12, VGA, 1
instance = comp, \Equal29~12\, Equal29~12, VGA, 1
instance = comp, \G~10\, G~10, VGA, 1
instance = comp, \G~11\, G~11, VGA, 1
instance = comp, \G~13\, G~13, VGA, 1
instance = comp, \process_0~28\, process_0~28, VGA, 1
instance = comp, \process_0~29\, process_0~29, VGA, 1
instance = comp, \G~14\, G~14, VGA, 1
instance = comp, \R~33\, R~33, VGA, 1
instance = comp, \R~32\, R~32, VGA, 1
instance = comp, \R~34\, R~34, VGA, 1
instance = comp, \R~35\, R~35, VGA, 1
instance = comp, \R~36\, R~36, VGA, 1
instance = comp, \process_0~14\, process_0~14, VGA, 1
instance = comp, \R~14\, R~14, VGA, 1
instance = comp, \R~15\, R~15, VGA, 1
instance = comp, \LessThan23~2\, LessThan23~2, VGA, 1
instance = comp, \LessThan23~3\, LessThan23~3, VGA, 1
instance = comp, \R~9\, R~9, VGA, 1
instance = comp, \process_0~19\, process_0~19, VGA, 1
instance = comp, \process_0~39\, process_0~39, VGA, 1
instance = comp, \R~25\, R~25, VGA, 1
instance = comp, \R~26\, R~26, VGA, 1
instance = comp, \R~29\, R~29, VGA, 1
instance = comp, \R~30\, R~30, VGA, 1
instance = comp, \R~28\, R~28, VGA, 1
instance = comp, \R~31\, R~31, VGA, 1
instance = comp, \G~7\, G~7, VGA, 1
instance = comp, \G~8\, G~8, VGA, 1
instance = comp, \R~84\, R~84, VGA, 1
instance = comp, \R~22\, R~22, VGA, 1
instance = comp, \R~19\, R~19, VGA, 1
instance = comp, \R~23\, R~23, VGA, 1
instance = comp, \G~5\, G~5, VGA, 1
instance = comp, \R~11\, R~11, VGA, 1
instance = comp, \R~12\, R~12, VGA, 1
instance = comp, \R~13\, R~13, VGA, 1
instance = comp, \G~6\, G~6, VGA, 1
instance = comp, \R~8\, R~8, VGA, 1
instance = comp, \G~2\, G~2, VGA, 1
instance = comp, \G~3\, G~3, VGA, 1
instance = comp, \G~4\, G~4, VGA, 1
instance = comp, \G~9\, G~9, VGA, 1
instance = comp, \R~37\, R~37, VGA, 1
instance = comp, \LessThan43~0\, LessThan43~0, VGA, 1
instance = comp, \LessThan43~1\, LessThan43~1, VGA, 1
instance = comp, \process_0~33\, process_0~33, VGA, 1
instance = comp, \process_0~34\, process_0~34, VGA, 1
instance = comp, \process_0~35\, process_0~35, VGA, 1
instance = comp, \process_0~36\, process_0~36, VGA, 1
instance = comp, \LessThan15~2\, LessThan15~2, VGA, 1
instance = comp, \LessThan8~0\, LessThan8~0, VGA, 1
instance = comp, \LessThan8~1\, LessThan8~1, VGA, 1
instance = comp, \R~51\, R~51, VGA, 1
instance = comp, \LessThan9~0\, LessThan9~0, VGA, 1
instance = comp, \LessThan9~1\, LessThan9~1, VGA, 1
instance = comp, \process_0~30\, process_0~30, VGA, 1
instance = comp, \R~50\, R~50, VGA, 1
instance = comp, \R~48\, R~48, VGA, 1
instance = comp, \R~47\, R~47, VGA, 1
instance = comp, \R~49\, R~49, VGA, 1
instance = comp, \G~18\, G~18, VGA, 1
instance = comp, \G~19\, G~19, VGA, 1
instance = comp, \R~46\, R~46, VGA, 1
instance = comp, \R~52\, R~52, VGA, 1
instance = comp, \R~43\, R~43, VGA, 1
instance = comp, \LessThan2~0\, LessThan2~0, VGA, 1
instance = comp, \contadormem~2\, contadormem~2, VGA, 1
instance = comp, \LessThan3~1\, LessThan3~1, VGA, 1
instance = comp, \Add7~0\, Add7~0, VGA, 1
instance = comp, \Add7~22\, Add7~22, VGA, 1
instance = comp, \contadormem[0]\, contadormem[0], VGA, 1
instance = comp, \Add7~2\, Add7~2, VGA, 1
instance = comp, \Add7~21\, Add7~21, VGA, 1
instance = comp, \contadormem[1]\, contadormem[1], VGA, 1
instance = comp, \Add7~4\, Add7~4, VGA, 1
instance = comp, \Add7~19\, Add7~19, VGA, 1
instance = comp, \contadormem[2]\, contadormem[2], VGA, 1
instance = comp, \Add7~6\, Add7~6, VGA, 1
instance = comp, \Add7~20\, Add7~20, VGA, 1
instance = comp, \contadormem[3]\, contadormem[3], VGA, 1
instance = comp, \Add7~8\, Add7~8, VGA, 1
instance = comp, \Add7~24\, Add7~24, VGA, 1
instance = comp, \contadormem[4]\, contadormem[4], VGA, 1
instance = comp, \Add7~10\, Add7~10, VGA, 1
instance = comp, \Add7~23\, Add7~23, VGA, 1
instance = comp, \contadormem[5]\, contadormem[5], VGA, 1
instance = comp, \Add7~12\, Add7~12, VGA, 1
instance = comp, \Add7~25\, Add7~25, VGA, 1
instance = comp, \contadormem[6]\, contadormem[6], VGA, 1
instance = comp, \Add7~14\, Add7~14, VGA, 1
instance = comp, \Add7~26\, Add7~26, VGA, 1
instance = comp, \contadormem[7]\, contadormem[7], VGA, 1
instance = comp, \Add7~16\, Add7~16, VGA, 1
instance = comp, \Add7~18\, Add7~18, VGA, 1
instance = comp, \contadormem[8]\, contadormem[8], VGA, 1
instance = comp, \clk~inputclkctrl\, clk~inputclkctrl, VGA, 1
instance = comp, \timerRY2|Add1~0\, timerRY2|Add1~0, VGA, 1
instance = comp, \timerRY2|count_next[0]~15\, timerRY2|count_next[0]~15, VGA, 1
instance = comp, \timerRY2|temp[0]\, timerRY2|temp[0], VGA, 1
instance = comp, \timerRY2|Add1~2\, timerRY2|Add1~2, VGA, 1
instance = comp, \timerRY2|temp[1]\, timerRY2|temp[1], VGA, 1
instance = comp, \timerRY2|Add1~4\, timerRY2|Add1~4, VGA, 1
instance = comp, \timerRY2|temp[2]\, timerRY2|temp[2], VGA, 1
instance = comp, \timerRY2|Add1~6\, timerRY2|Add1~6, VGA, 1
instance = comp, \timerRY2|temp[3]\, timerRY2|temp[3], VGA, 1
instance = comp, \timerRY2|Equal1~6\, timerRY2|Equal1~6, VGA, 1
instance = comp, \timerRY2|Add1~8\, timerRY2|Add1~8, VGA, 1
instance = comp, \timerRY2|temp[4]\, timerRY2|temp[4], VGA, 1
instance = comp, \timerRY2|Add1~10\, timerRY2|Add1~10, VGA, 1
instance = comp, \timerRY2|Add1~12\, timerRY2|Add1~12, VGA, 1
instance = comp, \timerRY2|temp[6]\, timerRY2|temp[6], VGA, 1
instance = comp, \timerRY2|Add1~14\, timerRY2|Add1~14, VGA, 1
instance = comp, \timerRY2|temp[7]\, timerRY2|temp[7], VGA, 1
instance = comp, \timerRY2|Add1~16\, timerRY2|Add1~16, VGA, 1
instance = comp, \timerRY2|temp[8]\, timerRY2|temp[8], VGA, 1
instance = comp, \timerRY2|Add1~18\, timerRY2|Add1~18, VGA, 1
instance = comp, \timerRY2|temp[9]\, timerRY2|temp[9], VGA, 1
instance = comp, \timerRY2|Add1~20\, timerRY2|Add1~20, VGA, 1
instance = comp, \timerRY2|count_next[10]~13\, timerRY2|count_next[10]~13, VGA, 1
instance = comp, \timerRY2|temp[10]\, timerRY2|temp[10], VGA, 1
instance = comp, \timerRY2|Add1~22\, timerRY2|Add1~22, VGA, 1
instance = comp, \timerRY2|count_next[11]~12\, timerRY2|count_next[11]~12, VGA, 1
instance = comp, \timerRY2|temp[11]\, timerRY2|temp[11], VGA, 1
instance = comp, \timerRY2|Equal1~3\, timerRY2|Equal1~3, VGA, 1
instance = comp, \timerRY2|Add1~24\, timerRY2|Add1~24, VGA, 1
instance = comp, \timerRY2|count_next[12]~11\, timerRY2|count_next[12]~11, VGA, 1
instance = comp, \timerRY2|temp[12]\, timerRY2|temp[12], VGA, 1
instance = comp, \timerRY2|Add1~26\, timerRY2|Add1~26, VGA, 1
instance = comp, \timerRY2|count_next[13]~10\, timerRY2|count_next[13]~10, VGA, 1
instance = comp, \timerRY2|temp[13]\, timerRY2|temp[13], VGA, 1
instance = comp, \timerRY2|Add1~28\, timerRY2|Add1~28, VGA, 1
instance = comp, \timerRY2|temp[14]\, timerRY2|temp[14], VGA, 1
instance = comp, \timerRY2|Add1~30\, timerRY2|Add1~30, VGA, 1
instance = comp, \timerRY2|count_next[15]~9\, timerRY2|count_next[15]~9, VGA, 1
instance = comp, \timerRY2|temp[15]\, timerRY2|temp[15], VGA, 1
instance = comp, \timerRY2|Equal1~2\, timerRY2|Equal1~2, VGA, 1
instance = comp, \timerRY2|Add1~32\, timerRY2|Add1~32, VGA, 1
instance = comp, \timerRY2|temp[16]\, timerRY2|temp[16], VGA, 1
instance = comp, \timerRY2|Add1~34\, timerRY2|Add1~34, VGA, 1
instance = comp, \timerRY2|count_next[17]~8\, timerRY2|count_next[17]~8, VGA, 1
instance = comp, \timerRY2|temp[17]\, timerRY2|temp[17], VGA, 1
instance = comp, \timerRY2|Add1~36\, timerRY2|Add1~36, VGA, 1
instance = comp, \timerRY2|count_next[18]~7\, timerRY2|count_next[18]~7, VGA, 1
instance = comp, \timerRY2|temp[18]\, timerRY2|temp[18], VGA, 1
instance = comp, \timerRY2|Add1~38\, timerRY2|Add1~38, VGA, 1
instance = comp, \timerRY2|count_next[19]~6\, timerRY2|count_next[19]~6, VGA, 1
instance = comp, \timerRY2|temp[19]\, timerRY2|temp[19], VGA, 1
instance = comp, \timerRY2|Equal1~1\, timerRY2|Equal1~1, VGA, 1
instance = comp, \timerRY2|Add1~40\, timerRY2|Add1~40, VGA, 1
instance = comp, \timerRY2|count_next[20]~18\, timerRY2|count_next[20]~18, VGA, 1
instance = comp, \timerRY2|temp[20]\, timerRY2|temp[20], VGA, 1
instance = comp, \timerRY2|Add1~42\, timerRY2|Add1~42, VGA, 1
instance = comp, \timerRY2|count_next[21]~17\, timerRY2|count_next[21]~17, VGA, 1
instance = comp, \timerRY2|temp[21]\, timerRY2|temp[21], VGA, 1
instance = comp, \timerRY2|Add1~44\, timerRY2|Add1~44, VGA, 1
instance = comp, \timerRY2|temp[22]\, timerRY2|temp[22], VGA, 1
instance = comp, \timerRY2|Add1~46\, timerRY2|Add1~46, VGA, 1
instance = comp, \timerRY2|count_next[23]~16\, timerRY2|count_next[23]~16, VGA, 1
instance = comp, \timerRY2|temp[23]\, timerRY2|temp[23], VGA, 1
instance = comp, \timerRY2|Equal1~0\, timerRY2|Equal1~0, VGA, 1
instance = comp, \timerRY2|Equal1~4\, timerRY2|Equal1~4, VGA, 1
instance = comp, \timerRY2|count_next[5]~14\, timerRY2|count_next[5]~14, VGA, 1
instance = comp, \timerRY2|temp[5]\, timerRY2|temp[5], VGA, 1
instance = comp, \timerRY2|Equal1~5\, timerRY2|Equal1~5, VGA, 1
instance = comp, \conta[0]~0\, conta[0]~0, VGA, 1
instance = comp, \conta[0]\, conta[0], VGA, 1
instance = comp, \LessThan1~6\, LessThan1~6, VGA, 1
instance = comp, \LessThan1~7\, LessThan1~7, VGA, 1
instance = comp, \LessThan0~0\, LessThan0~0, VGA, 1
instance = comp, \LessThan0~1\, LessThan0~1, VGA, 1
instance = comp, \adr[0]~1\, adr[0]~1, VGA, 1
instance = comp, \adr[0]~2\, adr[0]~2, VGA, 1
instance = comp, \Add6~0\, Add6~0, VGA, 1
instance = comp, \Add6~2\, Add6~2, VGA, 1
instance = comp, \adr[0]~4\, adr[0]~4, VGA, 1
instance = comp, \adr[1]\, adr[1], VGA, 1
instance = comp, \Add6~4\, Add6~4, VGA, 1
instance = comp, \adr[2]\, adr[2], VGA, 1
instance = comp, \Add6~6\, Add6~6, VGA, 1
instance = comp, \adr[3]\, adr[3], VGA, 1
instance = comp, \Add6~8\, Add6~8, VGA, 1
instance = comp, \adr[4]~6\, adr[4]~6, VGA, 1
instance = comp, \adr[4]\, adr[4], VGA, 1
instance = comp, \Add6~10\, Add6~10, VGA, 1
instance = comp, \adr[5]~7\, adr[5]~7, VGA, 1
instance = comp, \adr[5]\, adr[5], VGA, 1
instance = comp, \Add6~12\, Add6~12, VGA, 1
instance = comp, \adr[6]~8\, adr[6]~8, VGA, 1
instance = comp, \adr[6]\, adr[6], VGA, 1
instance = comp, \Add6~14\, Add6~14, VGA, 1
instance = comp, \adr[7]~9\, adr[7]~9, VGA, 1
instance = comp, \adr[7]\, adr[7], VGA, 1
instance = comp, \Add6~16\, Add6~16, VGA, 1
instance = comp, \adr[8]\, adr[8], VGA, 1
instance = comp, \Add6~18\, Add6~18, VGA, 1
instance = comp, \adr[9]\, adr[9], VGA, 1
instance = comp, \Add6~20\, Add6~20, VGA, 1
instance = comp, \adr[10]\, adr[10], VGA, 1
instance = comp, \Add6~22\, Add6~22, VGA, 1
instance = comp, \adr[11]\, adr[11], VGA, 1
instance = comp, \Add6~24\, Add6~24, VGA, 1
instance = comp, \adr[12]\, adr[12], VGA, 1
instance = comp, \Add6~26\, Add6~26, VGA, 1
instance = comp, \adr[13]\, adr[13], VGA, 1
instance = comp, \Add6~28\, Add6~28, VGA, 1
instance = comp, \adr[14]\, adr[14], VGA, 1
instance = comp, \Add6~30\, Add6~30, VGA, 1
instance = comp, \adr[15]\, adr[15], VGA, 1
instance = comp, \Add6~32\, Add6~32, VGA, 1
instance = comp, \adr[16]\, adr[16], VGA, 1
instance = comp, \Add6~34\, Add6~34, VGA, 1
instance = comp, \adr[17]\, adr[17], VGA, 1
instance = comp, \Equal30~3\, Equal30~3, VGA, 1
instance = comp, \Add6~36\, Add6~36, VGA, 1
instance = comp, \adr[18]\, adr[18], VGA, 1
instance = comp, \Add6~38\, Add6~38, VGA, 1
instance = comp, \adr[19]\, adr[19], VGA, 1
instance = comp, \Add6~40\, Add6~40, VGA, 1
instance = comp, \adr[20]\, adr[20], VGA, 1
instance = comp, \Add6~42\, Add6~42, VGA, 1
instance = comp, \adr[21]\, adr[21], VGA, 1
instance = comp, \Add6~44\, Add6~44, VGA, 1
instance = comp, \adr[22]\, adr[22], VGA, 1
instance = comp, \Add6~46\, Add6~46, VGA, 1
instance = comp, \adr[23]\, adr[23], VGA, 1
instance = comp, \Add6~48\, Add6~48, VGA, 1
instance = comp, \adr[24]\, adr[24], VGA, 1
instance = comp, \Add6~50\, Add6~50, VGA, 1
instance = comp, \adr[25]\, adr[25], VGA, 1
instance = comp, \Add6~52\, Add6~52, VGA, 1
instance = comp, \adr[26]\, adr[26], VGA, 1
instance = comp, \Add6~54\, Add6~54, VGA, 1
instance = comp, \adr[27]\, adr[27], VGA, 1
instance = comp, \Equal30~7\, Equal30~7, VGA, 1
instance = comp, \Equal30~6\, Equal30~6, VGA, 1
instance = comp, \Equal30~5\, Equal30~5, VGA, 1
instance = comp, \Add6~56\, Add6~56, VGA, 1
instance = comp, \adr[28]\, adr[28], VGA, 1
instance = comp, \Add6~58\, Add6~58, VGA, 1
instance = comp, \adr[29]\, adr[29], VGA, 1
instance = comp, \Add6~60\, Add6~60, VGA, 1
instance = comp, \adr[30]\, adr[30], VGA, 1
instance = comp, \Add6~62\, Add6~62, VGA, 1
instance = comp, \adr[31]\, adr[31], VGA, 1
instance = comp, \Equal30~8\, Equal30~8, VGA, 1
instance = comp, \Equal30~9\, Equal30~9, VGA, 1
instance = comp, \Equal30~0\, Equal30~0, VGA, 1
instance = comp, \Equal30~1\, Equal30~1, VGA, 1
instance = comp, \Equal30~2\, Equal30~2, VGA, 1
instance = comp, \Equal30~4\, Equal30~4, VGA, 1
instance = comp, \Equal30~10\, Equal30~10, VGA, 1
instance = comp, \adr[7]~3\, adr[7]~3, VGA, 1
instance = comp, \adr[0]~5\, adr[0]~5, VGA, 1
instance = comp, \adr[0]\, adr[0], VGA, 1
instance = comp, \ramcho|Mux238_rtl_0|auto_generated|ram_block1a52\, ramcho|Mux238_rtl_0|auto_generated|ram_block1a52, VGA, 1
instance = comp, \Mux0~122\, Mux0~122, VGA, 1
instance = comp, \Mux0~123\, Mux0~123, VGA, 1
instance = comp, \Mux0~117\, Mux0~117, VGA, 1
instance = comp, \Mux0~118\, Mux0~118, VGA, 1
instance = comp, \Mux0~119\, Mux0~119, VGA, 1
instance = comp, \Mux0~120\, Mux0~120, VGA, 1
instance = comp, \Mux0~121\, Mux0~121, VGA, 1
instance = comp, \ramcho|Mux238_rtl_0|auto_generated|ram_block1a47\, ramcho|Mux238_rtl_0|auto_generated|ram_block1a47, VGA, 1
instance = comp, \Mux0~115\, Mux0~115, VGA, 1
instance = comp, \Mux0~116\, Mux0~116, VGA, 1
instance = comp, \Mux0~124\, Mux0~124, VGA, 1
instance = comp, \ramcho|Mux238_rtl_0|auto_generated|ram_block1a48\, ramcho|Mux238_rtl_0|auto_generated|ram_block1a48, VGA, 1
instance = comp, \Mux0~91\, Mux0~91, VGA, 1
instance = comp, \Mux0~92\, Mux0~92, VGA, 1
instance = comp, \Mux0~88\, Mux0~88, VGA, 1
instance = comp, \Mux0~89\, Mux0~89, VGA, 1
instance = comp, \Mux0~86\, Mux0~86, VGA, 1
instance = comp, \Mux0~87\, Mux0~87, VGA, 1
instance = comp, \Mux0~90\, Mux0~90, VGA, 1
instance = comp, \Mux0~84\, Mux0~84, VGA, 1
instance = comp, \Mux0~85\, Mux0~85, VGA, 1
instance = comp, \Mux0~93\, Mux0~93, VGA, 1
instance = comp, \Mux0~108\, Mux0~108, VGA, 1
instance = comp, \Mux0~109\, Mux0~109, VGA, 1
instance = comp, \Mux0~106\, Mux0~106, VGA, 1
instance = comp, \Mux0~107\, Mux0~107, VGA, 1
instance = comp, \Mux0~110\, Mux0~110, VGA, 1
instance = comp, \Mux0~111\, Mux0~111, VGA, 1
instance = comp, \Mux0~112\, Mux0~112, VGA, 1
instance = comp, \Mux0~104\, Mux0~104, VGA, 1
instance = comp, \Mux0~105\, Mux0~105, VGA, 1
instance = comp, \Mux0~113\, Mux0~113, VGA, 1
instance = comp, \Mux0~101\, Mux0~101, VGA, 1
instance = comp, \Mux0~102\, Mux0~102, VGA, 1
instance = comp, \Mux0~98\, Mux0~98, VGA, 1
instance = comp, \Mux0~99\, Mux0~99, VGA, 1
instance = comp, \Mux0~96\, Mux0~96, VGA, 1
instance = comp, \Mux0~97\, Mux0~97, VGA, 1
instance = comp, \Mux0~100\, Mux0~100, VGA, 1
instance = comp, \Mux0~94\, Mux0~94, VGA, 1
instance = comp, \Mux0~95\, Mux0~95, VGA, 1
instance = comp, \Mux0~103\, Mux0~103, VGA, 1
instance = comp, \Mux0~114\, Mux0~114, VGA, 1
instance = comp, \Mux1~0\, Mux1~0, VGA, 1
instance = comp, \Mux1~1\, Mux1~1, VGA, 1
instance = comp, \ramcho|Mux238_rtl_0|auto_generated|ram_block1a111\, ramcho|Mux238_rtl_0|auto_generated|ram_block1a111, VGA, 1
instance = comp, \Mux0~44\, Mux0~44, VGA, 1
instance = comp, \Mux0~45\, Mux0~45, VGA, 1
instance = comp, \ramcho|Mux238_rtl_0|auto_generated|ram_block1a625\, ramcho|Mux238_rtl_0|auto_generated|ram_block1a625, VGA, 1
instance = comp, \Mux0~46\, Mux0~46, VGA, 1
instance = comp, \Mux0~47\, Mux0~47, VGA, 1
instance = comp, \Mux0~48\, Mux0~48, VGA, 1
instance = comp, \Mux0~49\, Mux0~49, VGA, 1
instance = comp, \Mux0~50\, Mux0~50, VGA, 1
instance = comp, \Mux0~42\, Mux0~42, VGA, 1
instance = comp, \Mux0~43\, Mux0~43, VGA, 1
instance = comp, \Mux0~51\, Mux0~51, VGA, 1
instance = comp, \Mux0~75\, Mux0~75, VGA, 1
instance = comp, \Mux0~76\, Mux0~76, VGA, 1
instance = comp, \Mux0~77\, Mux0~77, VGA, 1
instance = comp, \Mux0~78\, Mux0~78, VGA, 1
instance = comp, \Mux0~79\, Mux0~79, VGA, 1
instance = comp, \Mux0~80\, Mux0~80, VGA, 1
instance = comp, \Mux0~81\, Mux0~81, VGA, 1
instance = comp, \Mux0~73\, Mux0~73, VGA, 1
instance = comp, \Mux0~74\, Mux0~74, VGA, 1
instance = comp, \Mux0~82\, Mux0~82, VGA, 1
instance = comp, \Mux0~62\, Mux0~62, VGA, 1
instance = comp, \Mux0~63\, Mux0~63, VGA, 1
instance = comp, \Mux0~69\, Mux0~69, VGA, 1
instance = comp, \Mux0~70\, Mux0~70, VGA, 1
instance = comp, \Mux0~66\, Mux0~66, VGA, 1
instance = comp, \Mux0~67\, Mux0~67, VGA, 1
instance = comp, \Mux0~64\, Mux0~64, VGA, 1
instance = comp, \Mux0~65\, Mux0~65, VGA, 1
instance = comp, \Mux0~68\, Mux0~68, VGA, 1
instance = comp, \Mux0~71\, Mux0~71, VGA, 1
instance = comp, \Mux0~54\, Mux0~54, VGA, 1
instance = comp, \Mux0~55\, Mux0~55, VGA, 1
instance = comp, \Mux0~56\, Mux0~56, VGA, 1
instance = comp, \Mux0~57\, Mux0~57, VGA, 1
instance = comp, \Mux0~58\, Mux0~58, VGA, 1
instance = comp, \Mux0~59\, Mux0~59, VGA, 1
instance = comp, \Mux0~60\, Mux0~60, VGA, 1
instance = comp, \Mux0~52\, Mux0~52, VGA, 1
instance = comp, \Mux0~53\, Mux0~53, VGA, 1
instance = comp, \Mux0~61\, Mux0~61, VGA, 1
instance = comp, \Mux0~72\, Mux0~72, VGA, 1
instance = comp, \Mux0~83\, Mux0~83, VGA, 1
instance = comp, \Mux1~2\, Mux1~2, VGA, 1
instance = comp, \Mux0~38\, Mux0~38, VGA, 1
instance = comp, \Mux0~39\, Mux0~39, VGA, 1
instance = comp, \Mux0~31\, Mux0~31, VGA, 1
instance = comp, \Mux0~32\, Mux0~32, VGA, 1
instance = comp, \Mux0~33\, Mux0~33, VGA, 1
instance = comp, \Mux0~34\, Mux0~34, VGA, 1
instance = comp, \Mux0~35\, Mux0~35, VGA, 1
instance = comp, \Mux0~36\, Mux0~36, VGA, 1
instance = comp, \Mux0~37\, Mux0~37, VGA, 1
instance = comp, \Mux0~40\, Mux0~40, VGA, 1
instance = comp, \ramcho|Mux238_rtl_0|auto_generated|ram_block1a112\, ramcho|Mux238_rtl_0|auto_generated|ram_block1a112, VGA, 1
instance = comp, \Mux0~7\, Mux0~7, VGA, 1
instance = comp, \Mux0~8\, Mux0~8, VGA, 1
instance = comp, \Mux0~0\, Mux0~0, VGA, 1
instance = comp, \Mux0~1\, Mux0~1, VGA, 1
instance = comp, \Mux0~4\, Mux0~4, VGA, 1
instance = comp, \Mux0~5\, Mux0~5, VGA, 1
instance = comp, \Mux0~2\, Mux0~2, VGA, 1
instance = comp, \Mux0~3\, Mux0~3, VGA, 1
instance = comp, \Mux0~6\, Mux0~6, VGA, 1
instance = comp, \Mux0~9\, Mux0~9, VGA, 1
instance = comp, \Mux0~10\, Mux0~10, VGA, 1
instance = comp, \Mux0~11\, Mux0~11, VGA, 1
instance = comp, \Mux0~17\, Mux0~17, VGA, 1
instance = comp, \Mux0~18\, Mux0~18, VGA, 1
instance = comp, \Mux0~14\, Mux0~14, VGA, 1
instance = comp, \Mux0~15\, Mux0~15, VGA, 1
instance = comp, \Mux0~12\, Mux0~12, VGA, 1
instance = comp, \Mux0~13\, Mux0~13, VGA, 1
instance = comp, \Mux0~16\, Mux0~16, VGA, 1
instance = comp, \Mux0~19\, Mux0~19, VGA, 1
instance = comp, \Mux0~20\, Mux0~20, VGA, 1
instance = comp, \Mux0~21\, Mux0~21, VGA, 1
instance = comp, \Mux0~27\, Mux0~27, VGA, 1
instance = comp, \Mux0~28\, Mux0~28, VGA, 1
instance = comp, \Mux0~22\, Mux0~22, VGA, 1
instance = comp, \Mux0~23\, Mux0~23, VGA, 1
instance = comp, \Mux0~24\, Mux0~24, VGA, 1
instance = comp, \Mux0~25\, Mux0~25, VGA, 1
instance = comp, \Mux0~26\, Mux0~26, VGA, 1
instance = comp, \Mux0~29\, Mux0~29, VGA, 1
instance = comp, \Mux0~30\, Mux0~30, VGA, 1
instance = comp, \Mux0~41\, Mux0~41, VGA, 1
instance = comp, \Mux0~129\, Mux0~129, VGA, 1
instance = comp, \Mux0~130\, Mux0~130, VGA, 1
instance = comp, \Mux0~127\, Mux0~127, VGA, 1
instance = comp, \Mux0~128\, Mux0~128, VGA, 1
instance = comp, \Mux0~131\, Mux0~131, VGA, 1
instance = comp, \Mux0~132\, Mux0~132, VGA, 1
instance = comp, \Mux0~133\, Mux0~133, VGA, 1
instance = comp, \Mux0~125\, Mux0~125, VGA, 1
instance = comp, \Mux0~126\, Mux0~126, VGA, 1
instance = comp, \Mux0~134\, Mux0~134, VGA, 1
instance = comp, \ramcho|Mux238_rtl_0|auto_generated|ram_block1a584\, ramcho|Mux238_rtl_0|auto_generated|ram_block1a584, VGA, 1
instance = comp, \Mux0~149\, Mux0~149, VGA, 1
instance = comp, \Mux0~150\, Mux0~150, VGA, 1
instance = comp, \Mux0~147\, Mux0~147, VGA, 1
instance = comp, \Mux0~148\, Mux0~148, VGA, 1
instance = comp, \Mux0~151\, Mux0~151, VGA, 1
instance = comp, \Mux0~145\, Mux0~145, VGA, 1
instance = comp, \Mux0~146\, Mux0~146, VGA, 1
instance = comp, \Mux0~152\, Mux0~152, VGA, 1
instance = comp, \Mux0~153\, Mux0~153, VGA, 1
instance = comp, \Mux0~154\, Mux0~154, VGA, 1
instance = comp, \Mux0~142\, Mux0~142, VGA, 1
instance = comp, \Mux0~143\, Mux0~143, VGA, 1
instance = comp, \Mux0~135\, Mux0~135, VGA, 1
instance = comp, \Mux0~136\, Mux0~136, VGA, 1
instance = comp, \Mux0~137\, Mux0~137, VGA, 1
instance = comp, \Mux0~138\, Mux0~138, VGA, 1
instance = comp, \Mux0~139\, Mux0~139, VGA, 1
instance = comp, \Mux0~140\, Mux0~140, VGA, 1
instance = comp, \Mux0~141\, Mux0~141, VGA, 1
instance = comp, \Mux0~144\, Mux0~144, VGA, 1
instance = comp, \Mux0~155\, Mux0~155, VGA, 1
instance = comp, \Mux0~156\, Mux0~156, VGA, 1
instance = comp, \Mux1~3\, Mux1~3, VGA, 1
instance = comp, \Mux1~4\, Mux1~4, VGA, 1
instance = comp, \R~38\, R~38, VGA, 1
instance = comp, \ramcho|Mux238_rtl_0|auto_generated|ram_block1a757\, ramcho|Mux238_rtl_0|auto_generated|ram_block1a757, VGA, 1
instance = comp, \Mux0~267\, Mux0~267, VGA, 1
instance = comp, \Mux0~268\, Mux0~268, VGA, 1
instance = comp, \ramcho|Mux238_rtl_0|auto_generated|ram_block1a751\, ramcho|Mux238_rtl_0|auto_generated|ram_block1a751, VGA, 1
instance = comp, \Mux0~264\, Mux0~264, VGA, 1
instance = comp, \Mux0~265\, Mux0~265, VGA, 1
instance = comp, \Mux0~262\, Mux0~262, VGA, 1
instance = comp, \Mux0~263\, Mux0~263, VGA, 1
instance = comp, \Mux0~266\, Mux0~266, VGA, 1
instance = comp, \Mux0~260\, Mux0~260, VGA, 1
instance = comp, \Mux0~261\, Mux0~261, VGA, 1
instance = comp, \Mux0~269\, Mux0~269, VGA, 1
instance = comp, \ramcho|Mux238_rtl_0|auto_generated|ram_block1a31\, ramcho|Mux238_rtl_0|auto_generated|ram_block1a31, VGA, 1
instance = comp, \Mux0~233\, Mux0~233, VGA, 1
instance = comp, \Mux0~234\, Mux0~234, VGA, 1
instance = comp, \Mux0~231\, Mux0~231, VGA, 1
instance = comp, \Mux0~232\, Mux0~232, VGA, 1
instance = comp, \Mux0~235\, Mux0~235, VGA, 1
instance = comp, \Mux0~236\, Mux0~236, VGA, 1
instance = comp, \Mux0~237\, Mux0~237, VGA, 1
instance = comp, \Mux0~229\, Mux0~229, VGA, 1
instance = comp, \Mux0~230\, Mux0~230, VGA, 1
instance = comp, \Mux0~238\, Mux0~238, VGA, 1
instance = comp, \Mux0~246\, Mux0~246, VGA, 1
instance = comp, \Mux0~247\, Mux0~247, VGA, 1
instance = comp, \Mux0~241\, Mux0~241, VGA, 1
instance = comp, \Mux0~242\, Mux0~242, VGA, 1
instance = comp, \Mux0~243\, Mux0~243, VGA, 1
instance = comp, \Mux0~244\, Mux0~244, VGA, 1
instance = comp, \Mux0~245\, Mux0~245, VGA, 1
instance = comp, \Mux0~239\, Mux0~239, VGA, 1
instance = comp, \Mux0~240\, Mux0~240, VGA, 1
instance = comp, \Mux0~248\, Mux0~248, VGA, 1
instance = comp, \Mux0~249\, Mux0~249, VGA, 1
instance = comp, \Mux0~250\, Mux0~250, VGA, 1
instance = comp, \Mux0~256\, Mux0~256, VGA, 1
instance = comp, \Mux0~257\, Mux0~257, VGA, 1
instance = comp, \Mux0~253\, Mux0~253, VGA, 1
instance = comp, \Mux0~254\, Mux0~254, VGA, 1
instance = comp, \Mux0~251\, Mux0~251, VGA, 1
instance = comp, \Mux0~252\, Mux0~252, VGA, 1
instance = comp, \Mux0~255\, Mux0~255, VGA, 1
instance = comp, \Mux0~258\, Mux0~258, VGA, 1
instance = comp, \Mux0~259\, Mux0~259, VGA, 1
instance = comp, \Mux0~270\, Mux0~270, VGA, 1
instance = comp, \ramcho|Mux238_rtl_0|auto_generated|ram_block1a0\, ramcho|Mux238_rtl_0|auto_generated|ram_block1a0, VGA, 1
instance = comp, \Mux0~204\, Mux0~204, VGA, 1
instance = comp, \Mux0~205\, Mux0~205, VGA, 1
instance = comp, \Mux0~201\, Mux0~201, VGA, 1
instance = comp, \Mux0~202\, Mux0~202, VGA, 1
instance = comp, \Mux0~199\, Mux0~199, VGA, 1
instance = comp, \Mux0~200\, Mux0~200, VGA, 1
instance = comp, \Mux0~203\, Mux0~203, VGA, 1
instance = comp, \Mux0~197\, Mux0~197, VGA, 1
instance = comp, \Mux0~198\, Mux0~198, VGA, 1
instance = comp, \Mux0~206\, Mux0~206, VGA, 1
instance = comp, \Mux0~225\, Mux0~225, VGA, 1
instance = comp, \Mux0~226\, Mux0~226, VGA, 1
instance = comp, \Mux0~222\, Mux0~222, VGA, 1
instance = comp, \Mux0~223\, Mux0~223, VGA, 1
instance = comp, \Mux0~220\, Mux0~220, VGA, 1
instance = comp, \Mux0~221\, Mux0~221, VGA, 1
instance = comp, \Mux0~224\, Mux0~224, VGA, 1
instance = comp, \Mux0~218\, Mux0~218, VGA, 1
instance = comp, \Mux0~219\, Mux0~219, VGA, 1
instance = comp, \Mux0~227\, Mux0~227, VGA, 1
instance = comp, \ramcho|Mux238_rtl_0|auto_generated|ram_block1a572\, ramcho|Mux238_rtl_0|auto_generated|ram_block1a572, VGA, 1
instance = comp, \ramcho3|Mux247~0\, ramcho3|Mux247~0, VGA, 1
instance = comp, \ramcho3|data_reg[71]\, ramcho3|data_reg[71], VGA, 1
instance = comp, \Mux0~182\, Mux0~182, VGA, 1
instance = comp, \Mux0~183\, Mux0~183, VGA, 1
instance = comp, \Mux0~179\, Mux0~179, VGA, 1
instance = comp, \Mux0~180\, Mux0~180, VGA, 1
instance = comp, \Mux0~177\, Mux0~177, VGA, 1
instance = comp, \Mux0~178\, Mux0~178, VGA, 1
instance = comp, \Mux0~181\, Mux0~181, VGA, 1
instance = comp, \Mux0~184\, Mux0~184, VGA, 1
instance = comp, \Mux0~211\, Mux0~211, VGA, 1
instance = comp, \Mux0~212\, Mux0~212, VGA, 1
instance = comp, \Mux0~209\, Mux0~209, VGA, 1
instance = comp, \Mux0~210\, Mux0~210, VGA, 1
instance = comp, \Mux0~213\, Mux0~213, VGA, 1
instance = comp, \Mux0~214\, Mux0~214, VGA, 1
instance = comp, \Mux0~215\, Mux0~215, VGA, 1
instance = comp, \Mux0~207\, Mux0~207, VGA, 1
instance = comp, \Mux0~208\, Mux0~208, VGA, 1
instance = comp, \Mux0~216\, Mux0~216, VGA, 1
instance = comp, \Mux0~217\, Mux0~217, VGA, 1
instance = comp, \Mux0~228\, Mux0~228, VGA, 1
instance = comp, \Mux0~193\, Mux0~193, VGA, 1
instance = comp, \Mux0~194\, Mux0~194, VGA, 1
instance = comp, \Mux0~186\, Mux0~186, VGA, 1
instance = comp, \Mux0~187\, Mux0~187, VGA, 1
instance = comp, \Mux0~190\, Mux0~190, VGA, 1
instance = comp, \Mux0~191\, Mux0~191, VGA, 1
instance = comp, \Mux0~188\, Mux0~188, VGA, 1
instance = comp, \Mux0~189\, Mux0~189, VGA, 1
instance = comp, \Mux0~192\, Mux0~192, VGA, 1
instance = comp, \Mux0~195\, Mux0~195, VGA, 1
instance = comp, \Mux0~174\, Mux0~174, VGA, 1
instance = comp, \Mux0~175\, Mux0~175, VGA, 1
instance = comp, \Mux0~171\, Mux0~171, VGA, 1
instance = comp, \Mux0~172\, Mux0~172, VGA, 1
instance = comp, \Mux0~169\, Mux0~169, VGA, 1
instance = comp, \Mux0~170\, Mux0~170, VGA, 1
instance = comp, \Mux0~173\, Mux0~173, VGA, 1
instance = comp, \Mux0~167\, Mux0~167, VGA, 1
instance = comp, \Mux0~168\, Mux0~168, VGA, 1
instance = comp, \Mux0~176\, Mux0~176, VGA, 1
instance = comp, \Mux0~185\, Mux0~185, VGA, 1
instance = comp, \Mux0~161\, Mux0~161, VGA, 1
instance = comp, \Mux0~162\, Mux0~162, VGA, 1
instance = comp, \Mux0~159\, Mux0~159, VGA, 1
instance = comp, \Mux0~160\, Mux0~160, VGA, 1
instance = comp, \Mux0~163\, Mux0~163, VGA, 1
instance = comp, \Mux0~157\, Mux0~157, VGA, 1
instance = comp, \Mux0~158\, Mux0~158, VGA, 1
instance = comp, \Mux0~164\, Mux0~164, VGA, 1
instance = comp, \Mux0~165\, Mux0~165, VGA, 1
instance = comp, \Mux0~166\, Mux0~166, VGA, 1
instance = comp, \Mux0~196\, Mux0~196, VGA, 1
instance = comp, \R~39\, R~39, VGA, 1
instance = comp, \R~40\, R~40, VGA, 1
instance = comp, \R~41\, R~41, VGA, 1
instance = comp, \R~86\, R~86, VGA, 1
instance = comp, \R~54\, R~54, VGA, 1
instance = comp, \R~55\, R~55, VGA, 1
instance = comp, \R~82\, R~82, VGA, 1
instance = comp, \R[0]~reg0feeder\, R[0]~reg0feeder, VGA, 1
instance = comp, \R[0]~reg0\, R[0]~reg0, VGA, 1
instance = comp, \R[1]~reg0feeder\, R[1]~reg0feeder, VGA, 1
instance = comp, \R[1]~reg0\, R[1]~reg0, VGA, 1
instance = comp, \R[2]~reg0feeder\, R[2]~reg0feeder, VGA, 1
instance = comp, \R[2]~reg0\, R[2]~reg0, VGA, 1
instance = comp, \R[3]~reg0\, R[3]~reg0, VGA, 1
instance = comp, \G~28\, G~28, VGA, 1
instance = comp, \G~30\, G~30, VGA, 1
instance = comp, \G~31\, G~31, VGA, 1
instance = comp, \G~40\, G~40, VGA, 1
instance = comp, \G~32\, G~32, VGA, 1
instance = comp, \G~33\, G~33, VGA, 1
instance = comp, \G~34\, G~34, VGA, 1
instance = comp, \G~36\, G~36, VGA, 1
instance = comp, \G~37\, G~37, VGA, 1
instance = comp, \fondo[11]~0\, fondo[11]~0, VGA, 1
instance = comp, \G~35\, G~35, VGA, 1
instance = comp, \G~38\, G~38, VGA, 1
instance = comp, \G~26\, G~26, VGA, 1
instance = comp, \G~21\, G~21, VGA, 1
instance = comp, \ramcho|Mux238_rtl_0|auto_generated|ram_block1a200\, ramcho|Mux238_rtl_0|auto_generated|ram_block1a200, VGA, 1
instance = comp, \Mux2~166\, Mux2~166, VGA, 1
instance = comp, \Mux2~167\, Mux2~167, VGA, 1
instance = comp, \ramcho|Mux238_rtl_0|auto_generated|ram_block1a877\, ramcho|Mux238_rtl_0|auto_generated|ram_block1a877, VGA, 1
instance = comp, \Mux2~173\, Mux2~173, VGA, 1
instance = comp, \Mux2~174\, Mux2~174, VGA, 1
instance = comp, \Mux2~168\, Mux2~168, VGA, 1
instance = comp, \Mux2~169\, Mux2~169, VGA, 1
instance = comp, \Mux2~170\, Mux2~170, VGA, 1
instance = comp, \Mux2~171\, Mux2~171, VGA, 1
instance = comp, \Mux2~172\, Mux2~172, VGA, 1
instance = comp, \Mux2~175\, Mux2~175, VGA, 1
instance = comp, \ramcho|Mux238_rtl_0|auto_generated|ram_block1a281\, ramcho|Mux238_rtl_0|auto_generated|ram_block1a281, VGA, 1
instance = comp, \Mux2~197\, Mux2~197, VGA, 1
instance = comp, \Mux2~198\, Mux2~198, VGA, 1
instance = comp, \Mux2~204\, Mux2~204, VGA, 1
instance = comp, \Mux2~205\, Mux2~205, VGA, 1
instance = comp, \Mux2~201\, Mux2~201, VGA, 1
instance = comp, \Mux2~202\, Mux2~202, VGA, 1
instance = comp, \Mux2~199\, Mux2~199, VGA, 1
instance = comp, \Mux2~200\, Mux2~200, VGA, 1
instance = comp, \Mux2~203\, Mux2~203, VGA, 1
instance = comp, \Mux2~206\, Mux2~206, VGA, 1
instance = comp, \Mux2~176\, Mux2~176, VGA, 1
instance = comp, \Mux2~177\, Mux2~177, VGA, 1
instance = comp, \Mux2~183\, Mux2~183, VGA, 1
instance = comp, \Mux2~184\, Mux2~184, VGA, 1
instance = comp, \Mux2~180\, Mux2~180, VGA, 1
instance = comp, \Mux2~181\, Mux2~181, VGA, 1
instance = comp, \Mux2~178\, Mux2~178, VGA, 1
instance = comp, \Mux2~179\, Mux2~179, VGA, 1
instance = comp, \Mux2~182\, Mux2~182, VGA, 1
instance = comp, \Mux2~185\, Mux2~185, VGA, 1
instance = comp, \Mux2~186\, Mux2~186, VGA, 1
instance = comp, \Mux2~187\, Mux2~187, VGA, 1
instance = comp, \Mux2~193\, Mux2~193, VGA, 1
instance = comp, \Mux2~194\, Mux2~194, VGA, 1
instance = comp, \Mux2~188\, Mux2~188, VGA, 1
instance = comp, \Mux2~189\, Mux2~189, VGA, 1
instance = comp, \Mux2~190\, Mux2~190, VGA, 1
instance = comp, \Mux2~191\, Mux2~191, VGA, 1
instance = comp, \Mux2~192\, Mux2~192, VGA, 1
instance = comp, \Mux2~195\, Mux2~195, VGA, 1
instance = comp, \Mux2~196\, Mux2~196, VGA, 1
instance = comp, \Mux3~0\, Mux3~0, VGA, 1
instance = comp, \Mux3~1\, Mux3~1, VGA, 1
instance = comp, \ramcho|Mux238_rtl_0|auto_generated|ram_block1a201\, ramcho|Mux238_rtl_0|auto_generated|ram_block1a201, VGA, 1
instance = comp, \Mux2~141\, Mux2~141, VGA, 1
instance = comp, \Mux2~142\, Mux2~142, VGA, 1
instance = comp, \Mux2~138\, Mux2~138, VGA, 1
instance = comp, \Mux2~139\, Mux2~139, VGA, 1
instance = comp, \Mux2~136\, Mux2~136, VGA, 1
instance = comp, \Mux2~137\, Mux2~137, VGA, 1
instance = comp, \Mux2~140\, Mux2~140, VGA, 1
instance = comp, \Mux2~134\, Mux2~134, VGA, 1
instance = comp, \Mux2~135\, Mux2~135, VGA, 1
instance = comp, \Mux2~143\, Mux2~143, VGA, 1
instance = comp, \Mux2~144\, Mux2~144, VGA, 1
instance = comp, \Mux2~145\, Mux2~145, VGA, 1
instance = comp, \Mux2~151\, Mux2~151, VGA, 1
instance = comp, \Mux2~152\, Mux2~152, VGA, 1
instance = comp, \Mux2~146\, Mux2~146, VGA, 1
instance = comp, \Mux2~147\, Mux2~147, VGA, 1
instance = comp, \Mux2~148\, Mux2~148, VGA, 1
instance = comp, \Mux2~149\, Mux2~149, VGA, 1
instance = comp, \Mux2~150\, Mux2~150, VGA, 1
instance = comp, \Mux2~153\, Mux2~153, VGA, 1
instance = comp, \Mux2~154\, Mux2~154, VGA, 1
instance = comp, \Mux2~126\, Mux2~126, VGA, 1
instance = comp, \Mux2~127\, Mux2~127, VGA, 1
instance = comp, \Mux2~128\, Mux2~128, VGA, 1
instance = comp, \Mux2~129\, Mux2~129, VGA, 1
instance = comp, \Mux2~130\, Mux2~130, VGA, 1
instance = comp, \Mux2~131\, Mux2~131, VGA, 1
instance = comp, \Mux2~132\, Mux2~132, VGA, 1
instance = comp, \ramcho|Mux238_rtl_0|auto_generated|ram_block1a153\, ramcho|Mux238_rtl_0|auto_generated|ram_block1a153, VGA, 1
instance = comp, \Mux2~124\, Mux2~124, VGA, 1
instance = comp, \Mux2~125\, Mux2~125, VGA, 1
instance = comp, \Mux2~133\, Mux2~133, VGA, 1
instance = comp, \Mux2~162\, Mux2~162, VGA, 1
instance = comp, \Mux2~163\, Mux2~163, VGA, 1
instance = comp, \Mux2~155\, Mux2~155, VGA, 1
instance = comp, \Mux2~156\, Mux2~156, VGA, 1
instance = comp, \Mux2~157\, Mux2~157, VGA, 1
instance = comp, \Mux2~158\, Mux2~158, VGA, 1
instance = comp, \Mux2~159\, Mux2~159, VGA, 1
instance = comp, \Mux2~160\, Mux2~160, VGA, 1
instance = comp, \Mux2~161\, Mux2~161, VGA, 1
instance = comp, \Mux2~164\, Mux2~164, VGA, 1
instance = comp, \Mux2~165\, Mux2~165, VGA, 1
instance = comp, \Mux3~2\, Mux3~2, VGA, 1
instance = comp, \ramcho|Mux238_rtl_0|auto_generated|ram_block1a305\, ramcho|Mux238_rtl_0|auto_generated|ram_block1a305, VGA, 1
instance = comp, \Mux2~256\, Mux2~256, VGA, 1
instance = comp, \Mux2~257\, Mux2~257, VGA, 1
instance = comp, \Mux2~249\, Mux2~249, VGA, 1
instance = comp, \Mux2~250\, Mux2~250, VGA, 1
instance = comp, \Mux2~253\, Mux2~253, VGA, 1
instance = comp, \Mux2~254\, Mux2~254, VGA, 1
instance = comp, \Mux2~251\, Mux2~251, VGA, 1
instance = comp, \Mux2~252\, Mux2~252, VGA, 1
instance = comp, \Mux2~255\, Mux2~255, VGA, 1
instance = comp, \Mux2~258\, Mux2~258, VGA, 1
instance = comp, \ramcho|Mux238_rtl_0|auto_generated|ram_block1a264\, ramcho|Mux238_rtl_0|auto_generated|ram_block1a264, VGA, 1
instance = comp, \ramcho|Mux238_rtl_0|auto_generated|ram_block1a508\, ramcho|Mux238_rtl_0|auto_generated|ram_block1a508, VGA, 1
instance = comp, \Mux2~276\, Mux2~276, VGA, 1
instance = comp, \Mux2~277\, Mux2~277, VGA, 1
instance = comp, \Mux2~271\, Mux2~271, VGA, 1
instance = comp, \Mux2~272\, Mux2~272, VGA, 1
instance = comp, \Mux2~273\, Mux2~273, VGA, 1
instance = comp, \Mux2~274\, Mux2~274, VGA, 1
instance = comp, \Mux2~275\, Mux2~275, VGA, 1
instance = comp, \Mux2~269\, Mux2~269, VGA, 1
instance = comp, \Mux2~270\, Mux2~270, VGA, 1
instance = comp, \Mux2~278\, Mux2~278, VGA, 1
instance = comp, \Mux2~259\, Mux2~259, VGA, 1
instance = comp, \Mux2~260\, Mux2~260, VGA, 1
instance = comp, \Mux2~266\, Mux2~266, VGA, 1
instance = comp, \Mux2~267\, Mux2~267, VGA, 1
instance = comp, \Mux2~263\, Mux2~263, VGA, 1
instance = comp, \Mux2~264\, Mux2~264, VGA, 1
instance = comp, \Mux2~261\, Mux2~261, VGA, 1
instance = comp, \Mux2~262\, Mux2~262, VGA, 1
instance = comp, \Mux2~265\, Mux2~265, VGA, 1
instance = comp, \Mux2~268\, Mux2~268, VGA, 1
instance = comp, \Mux2~279\, Mux2~279, VGA, 1
instance = comp, \Mux2~245\, Mux2~245, VGA, 1
instance = comp, \Mux2~280\, Mux2~280, VGA, 1
instance = comp, \Mux2~243\, Mux2~243, VGA, 1
instance = comp, \Mux2~244\, Mux2~244, VGA, 1
instance = comp, \Mux2~281\, Mux2~281, VGA, 1
instance = comp, \Mux2~238\, Mux2~238, VGA, 1
instance = comp, \Mux2~239\, Mux2~239, VGA, 1
instance = comp, \Mux2~240\, Mux2~240, VGA, 1
instance = comp, \Mux2~241\, Mux2~241, VGA, 1
instance = comp, \Mux2~242\, Mux2~242, VGA, 1
instance = comp, \Mux2~282\, Mux2~282, VGA, 1
instance = comp, \Mux3~4\, Mux3~4, VGA, 1
instance = comp, \Mux2~246\, Mux2~246, VGA, 1
instance = comp, \Mux2~247\, Mux2~247, VGA, 1
instance = comp, \Mux2~248\, Mux2~248, VGA, 1
instance = comp, \Mux2~214\, Mux2~214, VGA, 1
instance = comp, \Mux2~215\, Mux2~215, VGA, 1
instance = comp, \Mux2~209\, Mux2~209, VGA, 1
instance = comp, \Mux2~210\, Mux2~210, VGA, 1
instance = comp, \Mux2~211\, Mux2~211, VGA, 1
instance = comp, \Mux2~212\, Mux2~212, VGA, 1
instance = comp, \Mux2~213\, Mux2~213, VGA, 1
instance = comp, \Mux2~207\, Mux2~207, VGA, 1
instance = comp, \Mux2~208\, Mux2~208, VGA, 1
instance = comp, \Mux2~216\, Mux2~216, VGA, 1
instance = comp, \Mux2~217\, Mux2~217, VGA, 1
instance = comp, \Mux2~218\, Mux2~218, VGA, 1
instance = comp, \Mux2~224\, Mux2~224, VGA, 1
instance = comp, \Mux2~225\, Mux2~225, VGA, 1
instance = comp, \Mux2~221\, Mux2~221, VGA, 1
instance = comp, \Mux2~222\, Mux2~222, VGA, 1
instance = comp, \Mux2~219\, Mux2~219, VGA, 1
instance = comp, \Mux2~220\, Mux2~220, VGA, 1
instance = comp, \Mux2~223\, Mux2~223, VGA, 1
instance = comp, \Mux2~226\, Mux2~226, VGA, 1
instance = comp, \Mux2~234\, Mux2~234, VGA, 1
instance = comp, \Mux2~235\, Mux2~235, VGA, 1
instance = comp, \Mux2~231\, Mux2~231, VGA, 1
instance = comp, \Mux2~232\, Mux2~232, VGA, 1
instance = comp, \Mux2~229\, Mux2~229, VGA, 1
instance = comp, \Mux2~230\, Mux2~230, VGA, 1
instance = comp, \Mux2~233\, Mux2~233, VGA, 1
instance = comp, \Mux2~227\, Mux2~227, VGA, 1
instance = comp, \Mux2~228\, Mux2~228, VGA, 1
instance = comp, \Mux2~236\, Mux2~236, VGA, 1
instance = comp, \Mux2~237\, Mux2~237, VGA, 1
instance = comp, \Mux3~3\, Mux3~3, VGA, 1
instance = comp, \Mux3~5\, Mux3~5, VGA, 1
instance = comp, \Mux3~6\, Mux3~6, VGA, 1
instance = comp, \Mux2~120\, Mux2~120, VGA, 1
instance = comp, \Mux2~121\, Mux2~121, VGA, 1
instance = comp, \Mux2~113\, Mux2~113, VGA, 1
instance = comp, \Mux2~114\, Mux2~114, VGA, 1
instance = comp, \Mux2~115\, Mux2~115, VGA, 1
instance = comp, \Mux2~116\, Mux2~116, VGA, 1
instance = comp, \Mux2~117\, Mux2~117, VGA, 1
instance = comp, \Mux2~118\, Mux2~118, VGA, 1
instance = comp, \Mux2~119\, Mux2~119, VGA, 1
instance = comp, \Mux2~122\, Mux2~122, VGA, 1
instance = comp, \Mux2~102\, Mux2~102, VGA, 1
instance = comp, \Mux2~103\, Mux2~103, VGA, 1
instance = comp, \Mux2~109\, Mux2~109, VGA, 1
instance = comp, \Mux2~110\, Mux2~110, VGA, 1
instance = comp, \Mux2~106\, Mux2~106, VGA, 1
instance = comp, \Mux2~107\, Mux2~107, VGA, 1
instance = comp, \Mux2~104\, Mux2~104, VGA, 1
instance = comp, \Mux2~105\, Mux2~105, VGA, 1
instance = comp, \Mux2~108\, Mux2~108, VGA, 1
instance = comp, \Mux2~111\, Mux2~111, VGA, 1
instance = comp, \ramcho|Mux238_rtl_0|auto_generated|ram_block1a169\, ramcho|Mux238_rtl_0|auto_generated|ram_block1a169, VGA, 1
instance = comp, \Mux2~77\, Mux2~77, VGA, 1
instance = comp, \Mux2~78\, Mux2~78, VGA, 1
instance = comp, \Mux2~74\, Mux2~74, VGA, 1
instance = comp, \Mux2~75\, Mux2~75, VGA, 1
instance = comp, \ramcho|Mux238_rtl_0|auto_generated|ram_block1a823\, ramcho|Mux238_rtl_0|auto_generated|ram_block1a823, VGA, 1
instance = comp, \Mux2~72\, Mux2~72, VGA, 1
instance = comp, \Mux2~73\, Mux2~73, VGA, 1
instance = comp, \Mux2~76\, Mux2~76, VGA, 1
instance = comp, \Mux2~79\, Mux2~79, VGA, 1
instance = comp, \Mux2~112\, Mux2~112, VGA, 1
instance = comp, \Mux2~96\, Mux2~96, VGA, 1
instance = comp, \Mux2~97\, Mux2~97, VGA, 1
instance = comp, \Mux2~94\, Mux2~94, VGA, 1
instance = comp, \Mux2~95\, Mux2~95, VGA, 1
instance = comp, \Mux2~98\, Mux2~98, VGA, 1
instance = comp, \Mux2~99\, Mux2~99, VGA, 1
instance = comp, \Mux2~100\, Mux2~100, VGA, 1
instance = comp, \Mux2~92\, Mux2~92, VGA, 1
instance = comp, \Mux2~93\, Mux2~93, VGA, 1
instance = comp, \Mux2~101\, Mux2~101, VGA, 1
instance = comp, \Mux2~123\, Mux2~123, VGA, 1
instance = comp, \Mux2~81\, Mux2~81, VGA, 1
instance = comp, \Mux2~82\, Mux2~82, VGA, 1
instance = comp, \Mux2~88\, Mux2~88, VGA, 1
instance = comp, \Mux2~89\, Mux2~89, VGA, 1
instance = comp, \Mux2~85\, Mux2~85, VGA, 1
instance = comp, \Mux2~86\, Mux2~86, VGA, 1
instance = comp, \Mux2~83\, Mux2~83, VGA, 1
instance = comp, \Mux2~84\, Mux2~84, VGA, 1
instance = comp, \Mux2~87\, Mux2~87, VGA, 1
instance = comp, \Mux2~90\, Mux2~90, VGA, 1
instance = comp, \Mux2~52\, Mux2~52, VGA, 1
instance = comp, \Mux2~53\, Mux2~53, VGA, 1
instance = comp, \Mux2~59\, Mux2~59, VGA, 1
instance = comp, \Mux2~60\, Mux2~60, VGA, 1
instance = comp, \Mux2~54\, Mux2~54, VGA, 1
instance = comp, \Mux2~55\, Mux2~55, VGA, 1
instance = comp, \Mux2~56\, Mux2~56, VGA, 1
instance = comp, \Mux2~57\, Mux2~57, VGA, 1
instance = comp, \Mux2~58\, Mux2~58, VGA, 1
instance = comp, \Mux2~61\, Mux2~61, VGA, 1
instance = comp, \Mux2~62\, Mux2~62, VGA, 1
instance = comp, \Mux2~63\, Mux2~63, VGA, 1
instance = comp, \Mux2~69\, Mux2~69, VGA, 1
instance = comp, \Mux2~70\, Mux2~70, VGA, 1
instance = comp, \Mux2~66\, Mux2~66, VGA, 1
instance = comp, \Mux2~67\, Mux2~67, VGA, 1
instance = comp, \Mux2~64\, Mux2~64, VGA, 1
instance = comp, \Mux2~65\, Mux2~65, VGA, 1
instance = comp, \Mux2~68\, Mux2~68, VGA, 1
instance = comp, \Mux2~71\, Mux2~71, VGA, 1
instance = comp, \Mux2~80\, Mux2~80, VGA, 1
instance = comp, \Mux2~91\, Mux2~91, VGA, 1
instance = comp, \G~23\, G~23, VGA, 1
instance = comp, \Mux2~4\, Mux2~4, VGA, 1
instance = comp, \Mux2~5\, Mux2~5, VGA, 1
instance = comp, \Mux2~6\, Mux2~6, VGA, 1
instance = comp, \Mux2~7\, Mux2~7, VGA, 1
instance = comp, \Mux2~8\, Mux2~8, VGA, 1
instance = comp, \Mux2~2\, Mux2~2, VGA, 1
instance = comp, \Mux2~3\, Mux2~3, VGA, 1
instance = comp, \Mux2~9\, Mux2~9, VGA, 1
instance = comp, \ramcho2|Mux17~0\, ramcho2|Mux17~0, VGA, 1
instance = comp, \ramcho4|Mux244~0\, ramcho4|Mux244~0, VGA, 1
instance = comp, \ramcho4|Mux244~1\, ramcho4|Mux244~1, VGA, 1
instance = comp, \ramcho4|data_reg[16]\, ramcho4|data_reg[16], VGA, 1
instance = comp, \Mux2~0\, Mux2~0, VGA, 1
instance = comp, \Mux2~1\, Mux2~1, VGA, 1
instance = comp, \Mux2~10\, Mux2~10, VGA, 1
instance = comp, \ramcho|Mux238_rtl_0|auto_generated|ram_block1a1003\, ramcho|Mux238_rtl_0|auto_generated|ram_block1a1003, VGA, 1
instance = comp, \Mux2~41\, Mux2~41, VGA, 1
instance = comp, \Mux2~42\, Mux2~42, VGA, 1
instance = comp, \Mux2~48\, Mux2~48, VGA, 1
instance = comp, \Mux2~49\, Mux2~49, VGA, 1
instance = comp, \Mux2~45\, Mux2~45, VGA, 1
instance = comp, \Mux2~46\, Mux2~46, VGA, 1
instance = comp, \Mux2~43\, Mux2~43, VGA, 1
instance = comp, \Mux2~44\, Mux2~44, VGA, 1
instance = comp, \Mux2~47\, Mux2~47, VGA, 1
instance = comp, \Mux2~50\, Mux2~50, VGA, 1
instance = comp, \Mux2~37\, Mux2~37, VGA, 1
instance = comp, \Mux2~38\, Mux2~38, VGA, 1
instance = comp, \Mux2~32\, Mux2~32, VGA, 1
instance = comp, \Mux2~33\, Mux2~33, VGA, 1
instance = comp, \Mux2~34\, Mux2~34, VGA, 1
instance = comp, \Mux2~35\, Mux2~35, VGA, 1
instance = comp, \Mux2~36\, Mux2~36, VGA, 1
instance = comp, \Mux2~30\, Mux2~30, VGA, 1
instance = comp, \Mux2~31\, Mux2~31, VGA, 1
instance = comp, \Mux2~39\, Mux2~39, VGA, 1
instance = comp, \Mux2~27\, Mux2~27, VGA, 1
instance = comp, \Mux2~28\, Mux2~28, VGA, 1
instance = comp, \Mux2~26\, Mux2~26, VGA, 1
instance = comp, \Mux2~23\, Mux2~23, VGA, 1
instance = comp, \Mux2~24\, Mux2~24, VGA, 1
instance = comp, \Mux2~21\, Mux2~21, VGA, 1
instance = comp, \Mux2~22\, Mux2~22, VGA, 1
instance = comp, \Mux2~25\, Mux2~25, VGA, 1
instance = comp, \Mux2~29\, Mux2~29, VGA, 1
instance = comp, \Mux2~40\, Mux2~40, VGA, 1
instance = comp, \Mux2~18\, Mux2~18, VGA, 1
instance = comp, \Mux2~19\, Mux2~19, VGA, 1
instance = comp, \Mux2~15\, Mux2~15, VGA, 1
instance = comp, \Mux2~16\, Mux2~16, VGA, 1
instance = comp, \Mux2~13\, Mux2~13, VGA, 1
instance = comp, \Mux2~14\, Mux2~14, VGA, 1
instance = comp, \Mux2~17\, Mux2~17, VGA, 1
instance = comp, \Mux2~11\, Mux2~11, VGA, 1
instance = comp, \Mux2~12\, Mux2~12, VGA, 1
instance = comp, \Mux2~20\, Mux2~20, VGA, 1
instance = comp, \Mux2~51\, Mux2~51, VGA, 1
instance = comp, \G~22\, G~22, VGA, 1
instance = comp, \G~24\, G~24, VGA, 1
instance = comp, \G~25\, G~25, VGA, 1
instance = comp, \G~27\, G~27, VGA, 1
instance = comp, \G~39\, G~39, VGA, 1
instance = comp, \G[0]~reg0feeder\, G[0]~reg0feeder, VGA, 1
instance = comp, \G[0]~reg0\, G[0]~reg0, VGA, 1
instance = comp, \G[1]~reg0feeder\, G[1]~reg0feeder, VGA, 1
instance = comp, \G[1]~reg0\, G[1]~reg0, VGA, 1
instance = comp, \G[2]~reg0feeder\, G[2]~reg0feeder, VGA, 1
instance = comp, \G[2]~reg0\, G[2]~reg0, VGA, 1
instance = comp, \G[3]~reg0\, G[3]~reg0, VGA, 1
instance = comp, \B~8\, B~8, VGA, 1
instance = comp, \B~9\, B~9, VGA, 1
instance = comp, \B~10\, B~10, VGA, 1
instance = comp, \R~83\, R~83, VGA, 1
instance = comp, \B~11\, B~11, VGA, 1
instance = comp, \B~12\, B~12, VGA, 1
instance = comp, \ramcho|Mux238_rtl_0|auto_generated|ram_block1a540\, ramcho|Mux238_rtl_0|auto_generated|ram_block1a540, VGA, 1
instance = comp, \Mux5~251\, Mux5~251, VGA, 1
instance = comp, \Mux5~252\, Mux5~252, VGA, 1
instance = comp, \Mux5~258\, Mux5~258, VGA, 1
instance = comp, \Mux5~259\, Mux5~259, VGA, 1
instance = comp, \ramcho2|Mux0~0\, ramcho2|Mux0~0, VGA, 1
instance = comp, \ramcho2|Mux29~0\, ramcho2|Mux29~0, VGA, 1
instance = comp, \ramcho2|data_reg[286]\, ramcho2|data_reg[286], VGA, 1
instance = comp, \Mux5~253\, Mux5~253, VGA, 1
instance = comp, \Mux5~254\, Mux5~254, VGA, 1
instance = comp, \Mux5~255\, Mux5~255, VGA, 1
instance = comp, \Mux5~256\, Mux5~256, VGA, 1
instance = comp, \Mux5~257\, Mux5~257, VGA, 1
instance = comp, \Mux5~260\, Mux5~260, VGA, 1
instance = comp, \ramcho|Mux238_rtl_0|auto_generated|ram_block1a399\, ramcho|Mux238_rtl_0|auto_generated|ram_block1a399, VGA, 1
instance = comp, \Mux4~106\, Mux4~106, VGA, 1
instance = comp, \Mux4~107\, Mux4~107, VGA, 1
instance = comp, \Mux4~104\, Mux4~104, VGA, 1
instance = comp, \Mux4~105\, Mux4~105, VGA, 1
instance = comp, \Mux4~102\, Mux4~102, VGA, 1
instance = comp, \Mux4~103\, Mux4~103, VGA, 1
instance = comp, \Mux5~246\, Mux5~246, VGA, 1
instance = comp, \Mux5~247\, Mux5~247, VGA, 1
instance = comp, \Mux4~114\, Mux4~114, VGA, 1
instance = comp, \Mux4~115\, Mux4~115, VGA, 1
instance = comp, \Mux4~112\, Mux4~112, VGA, 1
instance = comp, \Mux4~113\, Mux4~113, VGA, 1
instance = comp, \Mux4~110\, Mux4~110, VGA, 1
instance = comp, \Mux4~111\, Mux4~111, VGA, 1
instance = comp, \Mux5~248\, Mux5~248, VGA, 1
instance = comp, \Mux4~108\, Mux4~108, VGA, 1
instance = comp, \Mux4~109\, Mux4~109, VGA, 1
instance = comp, \Mux5~249\, Mux5~249, VGA, 1
instance = comp, \Mux5~250\, Mux5~250, VGA, 1
instance = comp, \Mux4~98\, Mux4~98, VGA, 1
instance = comp, \Mux4~99\, Mux4~99, VGA, 1
instance = comp, \Mux4~96\, Mux4~96, VGA, 1
instance = comp, \Mux4~97\, Mux4~97, VGA, 1
instance = comp, \Mux5~244\, Mux5~244, VGA, 1
instance = comp, \Mux4~100\, Mux4~100, VGA, 1
instance = comp, \Mux4~101\, Mux4~101, VGA, 1
instance = comp, \Mux4~94\, Mux4~94, VGA, 1
instance = comp, \Mux4~95\, Mux4~95, VGA, 1
instance = comp, \Mux5~245\, Mux5~245, VGA, 1
instance = comp, \Mux5~261\, Mux5~261, VGA, 1
instance = comp, \ramcho2|Mux0~1\, ramcho2|Mux0~1, VGA, 1
instance = comp, \ramcho2|data_reg[318]\, ramcho2|data_reg[318], VGA, 1
instance = comp, \ramcho2|Mux1~0\, ramcho2|Mux1~0, VGA, 1
instance = comp, \ramcho2|data_reg[317]\, ramcho2|data_reg[317], VGA, 1
instance = comp, \ramcho|Mux238_rtl_0|auto_generated|ram_block1a559\, ramcho|Mux238_rtl_0|auto_generated|ram_block1a559, VGA, 1
instance = comp, \Mux4~141\, Mux4~141, VGA, 1
instance = comp, \Mux4~142\, Mux4~142, VGA, 1
instance = comp, \ramcho2|Mux17~1\, ramcho2|Mux17~1, VGA, 1
instance = comp, \ramcho2|Mux17~2\, ramcho2|Mux17~2, VGA, 1
instance = comp, \ramcho2|data_reg[301]\, ramcho2|data_reg[301], VGA, 1
instance = comp, \ramcho2|Mux18~0\, ramcho2|Mux18~0, VGA, 1
instance = comp, \ramcho2|Mux18~2\, ramcho2|Mux18~2, VGA, 1
instance = comp, \ramcho2|data_reg[300]\, ramcho2|data_reg[300], VGA, 1
instance = comp, \Mux4~143\, Mux4~143, VGA, 1
instance = comp, \Mux4~144\, Mux4~144, VGA, 1
instance = comp, \Mux5~269\, Mux5~269, VGA, 1
instance = comp, \Mux4~139\, Mux4~139, VGA, 1
instance = comp, \Mux4~140\, Mux4~140, VGA, 1
instance = comp, \Mux4~145\, Mux4~145, VGA, 1
instance = comp, \Mux4~146\, Mux4~146, VGA, 1
instance = comp, \Mux5~270\, Mux5~270, VGA, 1
instance = comp, \ramcho5|Mux26~0\, ramcho5|Mux26~0, VGA, 1
instance = comp, \ramcho5|data_reg[288]\, ramcho5|data_reg[288], VGA, 1
instance = comp, \Mux4~116\, Mux4~116, VGA, 1
instance = comp, \Mux4~117\, Mux4~117, VGA, 1
instance = comp, \Mux4~122\, Mux4~122, VGA, 1
instance = comp, \Mux4~123\, Mux4~123, VGA, 1
instance = comp, \Mux4~118\, Mux4~118, VGA, 1
instance = comp, \Mux4~119\, Mux4~119, VGA, 1
instance = comp, \ramcho2|Mux25~0\, ramcho2|Mux25~0, VGA, 1
instance = comp, \ramcho2|data_reg[293]\, ramcho2|data_reg[293], VGA, 1
instance = comp, \ramcho2|Mux24~0\, ramcho2|Mux24~0, VGA, 1
instance = comp, \ramcho2|data_reg[294]\, ramcho2|data_reg[294], VGA, 1
instance = comp, \Mux4~120\, Mux4~120, VGA, 1
instance = comp, \Mux4~121\, Mux4~121, VGA, 1
instance = comp, \Mux5~262\, Mux5~262, VGA, 1
instance = comp, \Mux5~263\, Mux5~263, VGA, 1
instance = comp, \Mux4~130\, Mux4~130, VGA, 1
instance = comp, \Mux4~131\, Mux4~131, VGA, 1
instance = comp, \Mux4~124\, Mux4~124, VGA, 1
instance = comp, \Mux4~125\, Mux4~125, VGA, 1
instance = comp, \ramcho2|Mux4~0\, ramcho2|Mux4~0, VGA, 1
instance = comp, \ramcho2|data_reg[314]\, ramcho2|data_reg[314], VGA, 1
instance = comp, \Mux4~126\, Mux4~126, VGA, 1
instance = comp, \Mux4~127\, Mux4~127, VGA, 1
instance = comp, \ramcho2|Mux18~1\, ramcho2|Mux18~1, VGA, 1
instance = comp, \ramcho2|data_reg[299]\, ramcho2|data_reg[299], VGA, 1
instance = comp, \ramcho2|Mux22~0\, ramcho2|Mux22~0, VGA, 1
instance = comp, \ramcho2|data_reg[296]\, ramcho2|data_reg[296], VGA, 1
instance = comp, \ramcho2|Mux21~0\, ramcho2|Mux21~0, VGA, 1
instance = comp, \ramcho2|data_reg[297]~feeder\, ramcho2|data_reg[297]~feeder, VGA, 1
instance = comp, \ramcho2|data_reg[297]\, ramcho2|data_reg[297], VGA, 1
instance = comp, \Mux4~128\, Mux4~128, VGA, 1
instance = comp, \Mux4~129\, Mux4~129, VGA, 1
instance = comp, \Mux5~264\, Mux5~264, VGA, 1
instance = comp, \Mux5~265\, Mux5~265, VGA, 1
instance = comp, \Mux4~132\, Mux4~132, VGA, 1
instance = comp, \Mux4~133\, Mux4~133, VGA, 1
instance = comp, \Mux4~134\, Mux4~134, VGA, 1
instance = comp, \Mux4~135\, Mux4~135, VGA, 1
instance = comp, \ramcho2|Mux26~0\, ramcho2|Mux26~0, VGA, 1
instance = comp, \ramcho2|data_reg[290]\, ramcho2|data_reg[290], VGA, 1
instance = comp, \Mux4~136\, Mux4~136, VGA, 1
instance = comp, \Mux5~266\, Mux5~266, VGA, 1
instance = comp, \Mux4~137\, Mux4~137, VGA, 1
instance = comp, \Mux4~138\, Mux4~138, VGA, 1
instance = comp, \Mux5~267\, Mux5~267, VGA, 1
instance = comp, \Mux5~268\, Mux5~268, VGA, 1
instance = comp, \Mux5~271\, Mux5~271, VGA, 1
instance = comp, \B~1\, B~1, VGA, 1
instance = comp, \ramcho|Mux238_rtl_0|auto_generated|ram_block1a416\, ramcho|Mux238_rtl_0|auto_generated|ram_block1a416, VGA, 1
instance = comp, \Mux5~99\, Mux5~99, VGA, 1
instance = comp, \Mux5~100\, Mux5~100, VGA, 1
instance = comp, \Mux5~103\, Mux5~103, VGA, 1
instance = comp, \Mux5~104\, Mux5~104, VGA, 1
instance = comp, \Mux5~101\, Mux5~101, VGA, 1
instance = comp, \Mux5~102\, Mux5~102, VGA, 1
instance = comp, \Mux5~105\, Mux5~105, VGA, 1
instance = comp, \Mux5~106\, Mux5~106, VGA, 1
instance = comp, \ramcho|Mux238_rtl_0|auto_generated|ram_block1a417\, ramcho|Mux238_rtl_0|auto_generated|ram_block1a417, VGA, 1
instance = comp, \Mux5~107\, Mux5~107, VGA, 1
instance = comp, \Mux5~108\, Mux5~108, VGA, 1
instance = comp, \Mux5~78\, Mux5~78, VGA, 1
instance = comp, \Mux5~79\, Mux5~79, VGA, 1
instance = comp, \Mux5~82\, Mux5~82, VGA, 1
instance = comp, \Mux5~83\, Mux5~83, VGA, 1
instance = comp, \Mux5~80\, Mux5~80, VGA, 1
instance = comp, \Mux5~81\, Mux5~81, VGA, 1
instance = comp, \Mux5~84\, Mux5~84, VGA, 1
instance = comp, \Mux5~85\, Mux5~85, VGA, 1
instance = comp, \Mux5~86\, Mux5~86, VGA, 1
instance = comp, \Mux5~87\, Mux5~87, VGA, 1
instance = comp, \Mux5~95\, Mux5~95, VGA, 1
instance = comp, \Mux5~96\, Mux5~96, VGA, 1
instance = comp, \Mux5~88\, Mux5~88, VGA, 1
instance = comp, \Mux5~89\, Mux5~89, VGA, 1
instance = comp, \Mux5~92\, Mux5~92, VGA, 1
instance = comp, \Mux5~93\, Mux5~93, VGA, 1
instance = comp, \Mux5~90\, Mux5~90, VGA, 1
instance = comp, \Mux5~91\, Mux5~91, VGA, 1
instance = comp, \Mux5~94\, Mux5~94, VGA, 1
instance = comp, \Mux5~97\, Mux5~97, VGA, 1
instance = comp, \Mux5~98\, Mux5~98, VGA, 1
instance = comp, \Mux5~75\, Mux5~75, VGA, 1
instance = comp, \Mux5~76\, Mux5~76, VGA, 1
instance = comp, \Mux5~70\, Mux5~70, VGA, 1
instance = comp, \Mux5~71\, Mux5~71, VGA, 1
instance = comp, \Mux5~72\, Mux5~72, VGA, 1
instance = comp, \Mux5~73\, Mux5~73, VGA, 1
instance = comp, \Mux5~74\, Mux5~74, VGA, 1
instance = comp, \ramcho|Mux238_rtl_0|auto_generated|ram_block1a432\, ramcho|Mux238_rtl_0|auto_generated|ram_block1a432, VGA, 1
instance = comp, \Mux5~68\, Mux5~68, VGA, 1
instance = comp, \Mux5~69\, Mux5~69, VGA, 1
instance = comp, \Mux5~77\, Mux5~77, VGA, 1
instance = comp, \Mux5~109\, Mux5~109, VGA, 1
instance = comp, \ramcho|Mux238_rtl_0|auto_generated|ram_block1a495\, ramcho|Mux238_rtl_0|auto_generated|ram_block1a495, VGA, 1
instance = comp, \Mux4~6\, Mux4~6, VGA, 1
instance = comp, \Mux4~7\, Mux4~7, VGA, 1
instance = comp, \Mux4~0\, Mux4~0, VGA, 1
instance = comp, \Mux4~1\, Mux4~1, VGA, 1
instance = comp, \Mux4~4\, Mux4~4, VGA, 1
instance = comp, \Mux4~5\, Mux4~5, VGA, 1
instance = comp, \Mux4~2\, Mux4~2, VGA, 1
instance = comp, \Mux4~3\, Mux4~3, VGA, 1
instance = comp, \Mux5~42\, Mux5~42, VGA, 1
instance = comp, \Mux5~43\, Mux5~43, VGA, 1
instance = comp, \Mux4~8\, Mux4~8, VGA, 1
instance = comp, \Mux4~9\, Mux4~9, VGA, 1
instance = comp, \Mux4~10\, Mux4~10, VGA, 1
instance = comp, \Mux4~11\, Mux4~11, VGA, 1
instance = comp, \Mux4~12\, Mux4~12, VGA, 1
instance = comp, \Mux4~13\, Mux4~13, VGA, 1
instance = comp, \Mux5~65\, Mux5~65, VGA, 1
instance = comp, \Mux4~14\, Mux4~14, VGA, 1
instance = comp, \Mux4~15\, Mux4~15, VGA, 1
instance = comp, \Mux5~66\, Mux5~66, VGA, 1
instance = comp, \Mux5~44\, Mux5~44, VGA, 1
instance = comp, \Mux5~45\, Mux5~45, VGA, 1
instance = comp, \Mux5~51\, Mux5~51, VGA, 1
instance = comp, \Mux5~52\, Mux5~52, VGA, 1
instance = comp, \Mux5~46\, Mux5~46, VGA, 1
instance = comp, \Mux5~47\, Mux5~47, VGA, 1
instance = comp, \Mux5~48\, Mux5~48, VGA, 1
instance = comp, \Mux5~49\, Mux5~49, VGA, 1
instance = comp, \Mux5~50\, Mux5~50, VGA, 1
instance = comp, \Mux5~53\, Mux5~53, VGA, 1
instance = comp, \Mux5~61\, Mux5~61, VGA, 1
instance = comp, \Mux5~62\, Mux5~62, VGA, 1
instance = comp, \Mux5~58\, Mux5~58, VGA, 1
instance = comp, \Mux5~59\, Mux5~59, VGA, 1
instance = comp, \Mux5~56\, Mux5~56, VGA, 1
instance = comp, \Mux5~57\, Mux5~57, VGA, 1
instance = comp, \Mux5~60\, Mux5~60, VGA, 1
instance = comp, \Mux5~54\, Mux5~54, VGA, 1
instance = comp, \Mux5~55\, Mux5~55, VGA, 1
instance = comp, \Mux5~63\, Mux5~63, VGA, 1
instance = comp, \Mux5~64\, Mux5~64, VGA, 1
instance = comp, \Mux5~67\, Mux5~67, VGA, 1
instance = comp, \Mux5~110\, Mux5~110, VGA, 1
instance = comp, \ramcho|Mux238_rtl_0|auto_generated|ram_block1a448\, ramcho|Mux238_rtl_0|auto_generated|ram_block1a448, VGA, 1
instance = comp, \Mux5~20\, Mux5~20, VGA, 1
instance = comp, \Mux5~21\, Mux5~21, VGA, 1
instance = comp, \Mux5~22\, Mux5~22, VGA, 1
instance = comp, \Mux5~23\, Mux5~23, VGA, 1
instance = comp, \Mux5~24\, Mux5~24, VGA, 1
instance = comp, \Mux5~25\, Mux5~25, VGA, 1
instance = comp, \Mux5~26\, Mux5~26, VGA, 1
instance = comp, \Mux5~27\, Mux5~27, VGA, 1
instance = comp, \Mux5~28\, Mux5~28, VGA, 1
instance = comp, \Mux5~29\, Mux5~29, VGA, 1
instance = comp, \Mux5~10\, Mux5~10, VGA, 1
instance = comp, \Mux5~11\, Mux5~11, VGA, 1
instance = comp, \Mux5~17\, Mux5~17, VGA, 1
instance = comp, \Mux5~18\, Mux5~18, VGA, 1
instance = comp, \Mux5~14\, Mux5~14, VGA, 1
instance = comp, \Mux5~15\, Mux5~15, VGA, 1
instance = comp, \Mux5~12\, Mux5~12, VGA, 1
instance = comp, \Mux5~13\, Mux5~13, VGA, 1
instance = comp, \Mux5~16\, Mux5~16, VGA, 1
instance = comp, \Mux5~19\, Mux5~19, VGA, 1
instance = comp, \Mux5~30\, Mux5~30, VGA, 1
instance = comp, \Mux5~0\, Mux5~0, VGA, 1
instance = comp, \Mux5~1\, Mux5~1, VGA, 1
instance = comp, \Mux5~7\, Mux5~7, VGA, 1
instance = comp, \Mux5~8\, Mux5~8, VGA, 1
instance = comp, \Mux5~2\, Mux5~2, VGA, 1
instance = comp, \Mux5~3\, Mux5~3, VGA, 1
instance = comp, \Mux5~4\, Mux5~4, VGA, 1
instance = comp, \Mux5~5\, Mux5~5, VGA, 1
instance = comp, \Mux5~6\, Mux5~6, VGA, 1
instance = comp, \Mux5~9\, Mux5~9, VGA, 1
instance = comp, \Mux5~31\, Mux5~31, VGA, 1
instance = comp, \Mux5~32\, Mux5~32, VGA, 1
instance = comp, \Mux5~38\, Mux5~38, VGA, 1
instance = comp, \Mux5~39\, Mux5~39, VGA, 1
instance = comp, \Mux5~35\, Mux5~35, VGA, 1
instance = comp, \Mux5~36\, Mux5~36, VGA, 1
instance = comp, \Mux5~33\, Mux5~33, VGA, 1
instance = comp, \Mux5~34\, Mux5~34, VGA, 1
instance = comp, \Mux5~37\, Mux5~37, VGA, 1
instance = comp, \Mux5~40\, Mux5~40, VGA, 1
instance = comp, \Mux5~41\, Mux5~41, VGA, 1
instance = comp, \Mux5~111\, Mux5~111, VGA, 1
instance = comp, \Mux5~112\, Mux5~112, VGA, 1
instance = comp, \ramcho|Mux238_rtl_0|auto_generated|ram_block1a464\, ramcho|Mux238_rtl_0|auto_generated|ram_block1a464, VGA, 1
instance = comp, \Mux5~118\, Mux5~118, VGA, 1
instance = comp, \Mux5~119\, Mux5~119, VGA, 1
instance = comp, \Mux5~115\, Mux5~115, VGA, 1
instance = comp, \Mux5~116\, Mux5~116, VGA, 1
instance = comp, \Mux5~113\, Mux5~113, VGA, 1
instance = comp, \Mux5~114\, Mux5~114, VGA, 1
instance = comp, \Mux5~117\, Mux5~117, VGA, 1
instance = comp, \Mux5~120\, Mux5~120, VGA, 1
instance = comp, \ramcho|Mux238_rtl_0|auto_generated|ram_block1a366\, ramcho|Mux238_rtl_0|auto_generated|ram_block1a366, VGA, 1
instance = comp, \Mux5~142\, Mux5~142, VGA, 1
instance = comp, \Mux5~143\, Mux5~143, VGA, 1
instance = comp, \Mux5~149\, Mux5~149, VGA, 1
instance = comp, \Mux5~150\, Mux5~150, VGA, 1
instance = comp, \Mux5~146\, Mux5~146, VGA, 1
instance = comp, \Mux5~147\, Mux5~147, VGA, 1
instance = comp, \Mux5~144\, Mux5~144, VGA, 1
instance = comp, \Mux5~145\, Mux5~145, VGA, 1
instance = comp, \Mux5~148\, Mux5~148, VGA, 1
instance = comp, \Mux5~151\, Mux5~151, VGA, 1
instance = comp, \Mux5~131\, Mux5~131, VGA, 1
instance = comp, \Mux5~132\, Mux5~132, VGA, 1
instance = comp, \Mux5~138\, Mux5~138, VGA, 1
instance = comp, \Mux5~139\, Mux5~139, VGA, 1
instance = comp, \Mux5~135\, Mux5~135, VGA, 1
instance = comp, \Mux5~136\, Mux5~136, VGA, 1
instance = comp, \Mux5~133\, Mux5~133, VGA, 1
instance = comp, \Mux5~134\, Mux5~134, VGA, 1
instance = comp, \Mux5~137\, Mux5~137, VGA, 1
instance = comp, \Mux5~140\, Mux5~140, VGA, 1
instance = comp, \Mux5~121\, Mux5~121, VGA, 1
instance = comp, \Mux5~122\, Mux5~122, VGA, 1
instance = comp, \Mux5~128\, Mux5~128, VGA, 1
instance = comp, \Mux5~129\, Mux5~129, VGA, 1
instance = comp, \Mux5~123\, Mux5~123, VGA, 1
instance = comp, \Mux5~124\, Mux5~124, VGA, 1
instance = comp, \Mux5~125\, Mux5~125, VGA, 1
instance = comp, \Mux5~126\, Mux5~126, VGA, 1
instance = comp, \Mux5~127\, Mux5~127, VGA, 1
instance = comp, \Mux5~130\, Mux5~130, VGA, 1
instance = comp, \Mux5~141\, Mux5~141, VGA, 1
instance = comp, \Mux5~152\, Mux5~152, VGA, 1
instance = comp, \Mux5~153\, Mux5~153, VGA, 1
instance = comp, \ramcho|Mux238_rtl_0|auto_generated|ram_block1a328\, ramcho|Mux238_rtl_0|auto_generated|ram_block1a328, VGA, 1
instance = comp, \Mux5~201\, Mux5~201, VGA, 1
instance = comp, \Mux5~202\, Mux5~202, VGA, 1
instance = comp, \Mux5~208\, Mux5~208, VGA, 1
instance = comp, \Mux5~209\, Mux5~209, VGA, 1
instance = comp, \Mux5~203\, Mux5~203, VGA, 1
instance = comp, \Mux5~204\, Mux5~204, VGA, 1
instance = comp, \Mux5~205\, Mux5~205, VGA, 1
instance = comp, \Mux5~206\, Mux5~206, VGA, 1
instance = comp, \Mux5~207\, Mux5~207, VGA, 1
instance = comp, \Mux5~210\, Mux5~210, VGA, 1
instance = comp, \ramcho|Mux238_rtl_0|auto_generated|ram_block1a384\, ramcho|Mux238_rtl_0|auto_generated|ram_block1a384, VGA, 1
instance = comp, \Mux5~232\, Mux5~232, VGA, 1
instance = comp, \Mux5~233\, Mux5~233, VGA, 1
instance = comp, \Mux5~239\, Mux5~239, VGA, 1
instance = comp, \Mux5~240\, Mux5~240, VGA, 1
instance = comp, \Mux5~236\, Mux5~236, VGA, 1
instance = comp, \Mux5~237\, Mux5~237, VGA, 1
instance = comp, \Mux5~234\, Mux5~234, VGA, 1
instance = comp, \Mux5~235\, Mux5~235, VGA, 1
instance = comp, \Mux5~238\, Mux5~238, VGA, 1
instance = comp, \Mux5~241\, Mux5~241, VGA, 1
instance = comp, \Mux5~221\, Mux5~221, VGA, 1
instance = comp, \Mux5~222\, Mux5~222, VGA, 1
instance = comp, \Mux5~228\, Mux5~228, VGA, 1
instance = comp, \Mux5~229\, Mux5~229, VGA, 1
instance = comp, \Mux5~225\, Mux5~225, VGA, 1
instance = comp, \Mux5~226\, Mux5~226, VGA, 1
instance = comp, \Mux5~223\, Mux5~223, VGA, 1
instance = comp, \Mux5~224\, Mux5~224, VGA, 1
instance = comp, \Mux5~227\, Mux5~227, VGA, 1
instance = comp, \Mux5~230\, Mux5~230, VGA, 1
instance = comp, \Mux5~215\, Mux5~215, VGA, 1
instance = comp, \Mux5~216\, Mux5~216, VGA, 1
instance = comp, \Mux5~213\, Mux5~213, VGA, 1
instance = comp, \Mux5~214\, Mux5~214, VGA, 1
instance = comp, \Mux5~217\, Mux5~217, VGA, 1
instance = comp, \Mux5~218\, Mux5~218, VGA, 1
instance = comp, \Mux5~219\, Mux5~219, VGA, 1
instance = comp, \Mux5~211\, Mux5~211, VGA, 1
instance = comp, \Mux5~212\, Mux5~212, VGA, 1
instance = comp, \Mux5~220\, Mux5~220, VGA, 1
instance = comp, \Mux5~231\, Mux5~231, VGA, 1
instance = comp, \Mux5~242\, Mux5~242, VGA, 1
instance = comp, \Mux4~20\, Mux4~20, VGA, 1
instance = comp, \Mux4~21\, Mux4~21, VGA, 1
instance = comp, \Mux4~18\, Mux4~18, VGA, 1
instance = comp, \Mux4~19\, Mux4~19, VGA, 1
instance = comp, \Mux5~154\, Mux5~154, VGA, 1
instance = comp, \Mux4~22\, Mux4~22, VGA, 1
instance = comp, \Mux4~23\, Mux4~23, VGA, 1
instance = comp, \Mux4~16\, Mux4~16, VGA, 1
instance = comp, \Mux4~17\, Mux4~17, VGA, 1
instance = comp, \Mux5~155\, Mux5~155, VGA, 1
instance = comp, \ramcho|Mux238_rtl_0|auto_generated|ram_block1a361\, ramcho|Mux238_rtl_0|auto_generated|ram_block1a361, VGA, 1
instance = comp, \Mux4~40\, Mux4~40, VGA, 1
instance = comp, \Mux4~41\, Mux4~41, VGA, 1
instance = comp, \Mux4~46\, Mux4~46, VGA, 1
instance = comp, \Mux4~47\, Mux4~47, VGA, 1
instance = comp, \Mux4~42\, Mux4~42, VGA, 1
instance = comp, \Mux4~43\, Mux4~43, VGA, 1
instance = comp, \Mux4~44\, Mux4~44, VGA, 1
instance = comp, \Mux4~45\, Mux4~45, VGA, 1
instance = comp, \Mux5~161\, Mux5~161, VGA, 1
instance = comp, \Mux5~162\, Mux5~162, VGA, 1
instance = comp, \Mux4~30\, Mux4~30, VGA, 1
instance = comp, \Mux4~31\, Mux4~31, VGA, 1
instance = comp, \Mux4~24\, Mux4~24, VGA, 1
instance = comp, \Mux4~25\, Mux4~25, VGA, 1
instance = comp, \Mux4~28\, Mux4~28, VGA, 1
instance = comp, \Mux4~29\, Mux4~29, VGA, 1
instance = comp, \Mux4~26\, Mux4~26, VGA, 1
instance = comp, \Mux4~27\, Mux4~27, VGA, 1
instance = comp, \Mux5~156\, Mux5~156, VGA, 1
instance = comp, \Mux5~157\, Mux5~157, VGA, 1
instance = comp, \Mux4~32\, Mux4~32, VGA, 1
instance = comp, \Mux4~33\, Mux4~33, VGA, 1
instance = comp, \Mux4~38\, Mux4~38, VGA, 1
instance = comp, \Mux4~39\, Mux4~39, VGA, 1
instance = comp, \Mux4~34\, Mux4~34, VGA, 1
instance = comp, \Mux4~35\, Mux4~35, VGA, 1
instance = comp, \Mux4~36\, Mux4~36, VGA, 1
instance = comp, \Mux4~37\, Mux4~37, VGA, 1
instance = comp, \Mux5~158\, Mux5~158, VGA, 1
instance = comp, \Mux5~159\, Mux5~159, VGA, 1
instance = comp, \Mux5~160\, Mux5~160, VGA, 1
instance = comp, \Mux5~163\, Mux5~163, VGA, 1
instance = comp, \ramcho|Mux238_rtl_0|auto_generated|ram_block1a306\, ramcho|Mux238_rtl_0|auto_generated|ram_block1a306, VGA, 1
instance = comp, \Mux4~88\, Mux4~88, VGA, 1
instance = comp, \Mux4~89\, Mux4~89, VGA, 1
instance = comp, \Mux4~90\, Mux4~90, VGA, 1
instance = comp, \Mux4~91\, Mux4~91, VGA, 1
instance = comp, \Mux5~197\, Mux5~197, VGA, 1
instance = comp, \Mux4~92\, Mux4~92, VGA, 1
instance = comp, \Mux4~93\, Mux4~93, VGA, 1
instance = comp, \Mux5~198\, Mux5~198, VGA, 1
instance = comp, \ramcho|Mux238_rtl_0|auto_generated|ram_block1a322\, ramcho|Mux238_rtl_0|auto_generated|ram_block1a322, VGA, 1
instance = comp, \Mux4~84\, Mux4~84, VGA, 1
instance = comp, \Mux4~85\, Mux4~85, VGA, 1
instance = comp, \Mux4~82\, Mux4~82, VGA, 1
instance = comp, \Mux4~83\, Mux4~83, VGA, 1
instance = comp, \Mux5~174\, Mux5~174, VGA, 1
instance = comp, \Mux4~86\, Mux4~86, VGA, 1
instance = comp, \Mux4~87\, Mux4~87, VGA, 1
instance = comp, \Mux4~80\, Mux4~80, VGA, 1
instance = comp, \Mux4~81\, Mux4~81, VGA, 1
instance = comp, \Mux5~175\, Mux5~175, VGA, 1
instance = comp, \Mux5~183\, Mux5~183, VGA, 1
instance = comp, \Mux5~184\, Mux5~184, VGA, 1
instance = comp, \Mux5~176\, Mux5~176, VGA, 1
instance = comp, \Mux5~177\, Mux5~177, VGA, 1
instance = comp, \Mux5~178\, Mux5~178, VGA, 1
instance = comp, \Mux5~179\, Mux5~179, VGA, 1
instance = comp, \Mux5~180\, Mux5~180, VGA, 1
instance = comp, \Mux5~181\, Mux5~181, VGA, 1
instance = comp, \Mux5~182\, Mux5~182, VGA, 1
instance = comp, \Mux5~185\, Mux5~185, VGA, 1
instance = comp, \Mux5~186\, Mux5~186, VGA, 1
instance = comp, \Mux5~187\, Mux5~187, VGA, 1
instance = comp, \Mux5~193\, Mux5~193, VGA, 1
instance = comp, \Mux5~194\, Mux5~194, VGA, 1
instance = comp, \Mux5~188\, Mux5~188, VGA, 1
instance = comp, \Mux5~189\, Mux5~189, VGA, 1
instance = comp, \Mux5~190\, Mux5~190, VGA, 1
instance = comp, \Mux5~191\, Mux5~191, VGA, 1
instance = comp, \Mux5~192\, Mux5~192, VGA, 1
instance = comp, \Mux5~195\, Mux5~195, VGA, 1
instance = comp, \Mux5~196\, Mux5~196, VGA, 1
instance = comp, \Mux5~199\, Mux5~199, VGA, 1
instance = comp, \ramcho|Mux238_rtl_0|auto_generated|ram_block1a336\, ramcho|Mux238_rtl_0|auto_generated|ram_block1a336, VGA, 1
instance = comp, \Mux4~54\, Mux4~54, VGA, 1
instance = comp, \Mux4~55\, Mux4~55, VGA, 1
instance = comp, \Mux4~48\, Mux4~48, VGA, 1
instance = comp, \Mux4~49\, Mux4~49, VGA, 1
instance = comp, \Mux4~50\, Mux4~50, VGA, 1
instance = comp, \Mux4~51\, Mux4~51, VGA, 1
instance = comp, \Mux4~52\, Mux4~52, VGA, 1
instance = comp, \Mux4~53\, Mux4~53, VGA, 1
instance = comp, \Mux5~164\, Mux5~164, VGA, 1
instance = comp, \Mux5~165\, Mux5~165, VGA, 1
instance = comp, \Mux4~76\, Mux4~76, VGA, 1
instance = comp, \Mux4~77\, Mux4~77, VGA, 1
instance = comp, \Mux4~74\, Mux4~74, VGA, 1
instance = comp, \Mux4~75\, Mux4~75, VGA, 1
instance = comp, \Mux5~171\, Mux5~171, VGA, 1
instance = comp, \Mux4~72\, Mux4~72, VGA, 1
instance = comp, \Mux4~73\, Mux4~73, VGA, 1
instance = comp, \Mux4~78\, Mux4~78, VGA, 1
instance = comp, \Mux4~79\, Mux4~79, VGA, 1
instance = comp, \Mux5~172\, Mux5~172, VGA, 1
instance = comp, \Mux4~70\, Mux4~70, VGA, 1
instance = comp, \Mux4~71\, Mux4~71, VGA, 1
instance = comp, \Mux4~66\, Mux4~66, VGA, 1
instance = comp, \Mux4~67\, Mux4~67, VGA, 1
instance = comp, \Mux4~68\, Mux4~68, VGA, 1
instance = comp, \Mux4~69\, Mux4~69, VGA, 1
instance = comp, \Mux5~168\, Mux5~168, VGA, 1
instance = comp, \Mux4~64\, Mux4~64, VGA, 1
instance = comp, \Mux4~65\, Mux4~65, VGA, 1
instance = comp, \Mux5~169\, Mux5~169, VGA, 1
instance = comp, \Mux4~62\, Mux4~62, VGA, 1
instance = comp, \Mux4~63\, Mux4~63, VGA, 1
instance = comp, \Mux4~56\, Mux4~56, VGA, 1
instance = comp, \Mux4~57\, Mux4~57, VGA, 1
instance = comp, \Mux4~60\, Mux4~60, VGA, 1
instance = comp, \Mux4~61\, Mux4~61, VGA, 1
instance = comp, \Mux4~58\, Mux4~58, VGA, 1
instance = comp, \Mux4~59\, Mux4~59, VGA, 1
instance = comp, \Mux5~166\, Mux5~166, VGA, 1
instance = comp, \Mux5~167\, Mux5~167, VGA, 1
instance = comp, \Mux5~170\, Mux5~170, VGA, 1
instance = comp, \Mux5~173\, Mux5~173, VGA, 1
instance = comp, \Mux5~200\, Mux5~200, VGA, 1
instance = comp, \Mux5~243\, Mux5~243, VGA, 1
instance = comp, \B~0\, B~0, VGA, 1
instance = comp, \B~2\, B~2, VGA, 1
instance = comp, \B~3\, B~3, VGA, 1
instance = comp, \G~29\, G~29, VGA, 1
instance = comp, \B~4\, B~4, VGA, 1
instance = comp, \B~5\, B~5, VGA, 1
instance = comp, \B~6\, B~6, VGA, 1
instance = comp, \B~7\, B~7, VGA, 1
instance = comp, \B~13\, B~13, VGA, 1
instance = comp, \B[0]~reg0feeder\, B[0]~reg0feeder, VGA, 1
instance = comp, \B[0]~reg0\, B[0]~reg0, VGA, 1
instance = comp, \B[1]~reg0feeder\, B[1]~reg0feeder, VGA, 1
instance = comp, \B[1]~reg0\, B[1]~reg0, VGA, 1
instance = comp, \B[2]~reg0feeder\, B[2]~reg0feeder, VGA, 1
instance = comp, \B[2]~reg0\, B[2]~reg0, VGA, 1
instance = comp, \B[3]~reg0\, B[3]~reg0, VGA, 1
