# Reading C:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do dilation_filter_tb_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/morph_filter/dilation {C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/morph_filter/dilation/convolution3x3_dilation.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:19:37 on Jun 15,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/morph_filter/dilation" C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/morph_filter/dilation/convolution3x3_dilation.v 
# -- Compiling module convolution3x3_dilation
# 
# Top level modules:
# 	convolution3x3_dilation
# End time: 20:19:37 on Jun 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/morph_filter/dilation {C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/morph_filter/dilation/line_buffer3x3_1bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:19:37 on Jun 15,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/morph_filter/dilation" C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/morph_filter/dilation/line_buffer3x3_1bit.v 
# -- Compiling module line_buffer3x3_1bit
# 
# Top level modules:
# 	line_buffer3x3_1bit
# End time: 20:19:37 on Jun 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/morph_filter/dilation {C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/morph_filter/dilation/dilation_filter_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:19:38 on Jun 15,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/morph_filter/dilation" C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/morph_filter/dilation/dilation_filter_tb.v 
# -- Compiling module dilation_filter_tb
# 
# Top level modules:
# 	dilation_filter_tb
# End time: 20:19:38 on Jun 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  dilation_filter_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" dilation_filter_tb 
# Start time: 20:19:38 on Jun 15,2021
# Loading work.dilation_filter_tb
# Loading work.convolution3x3_dilation
# Loading work.line_buffer3x3_1bit
# Loading altera_mf_ver.altshift_taps
# ** Warning: (vsim-3017) C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/morph_filter/dilation/dilation_filter_tb.v(163): [TFMPC] - Too few port connections. Expected 20, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /dilation_filter_tb/filter File: C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/morph_filter/dilation/convolution3x3_dilation.v
# ** Warning: (vsim-3015) C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/morph_filter/dilation/dilation_filter_tb.v(163): [PCDPC] - Port size (19) does not match connection size (9) for port 'pixelCounter1'. The port definition is at: C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/morph_filter/dilation/convolution3x3_dilation.v(21).
#    Time: 0 ps  Iteration: 0  Instance: /dilation_filter_tb/filter File: C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/morph_filter/dilation/convolution3x3_dilation.v
# ** Warning: (vsim-3015) C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/morph_filter/dilation/dilation_filter_tb.v(163): [PCDPC] - Port size (10) does not match connection size (4) for port 'pixelRowCounter1'. The port definition is at: C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/morph_filter/dilation/convolution3x3_dilation.v(22).
#    Time: 0 ps  Iteration: 0  Instance: /dilation_filter_tb/filter File: C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/morph_filter/dilation/convolution3x3_dilation.v
# ** Warning: (vsim-3015) C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/morph_filter/dilation/dilation_filter_tb.v(163): [PCDPC] - Port size (11) does not match connection size (5) for port 'pixelStartUpCounter_check'. The port definition is at: C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/morph_filter/dilation/convolution3x3_dilation.v(23).
#    Time: 0 ps  Iteration: 0  Instance: /dilation_filter_tb/filter File: C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/morph_filter/dilation/convolution3x3_dilation.v
# ** Warning: (vsim-3722) C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/morph_filter/dilation/dilation_filter_tb.v(163): [TFMPC] - Missing connection for port 'pixel0_check'.
# ** Warning: (vsim-3722) C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/morph_filter/dilation/dilation_filter_tb.v(163): [TFMPC] - Missing connection for port 'pixel1_check'.
# ** Warning: (vsim-3722) C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/morph_filter/dilation/dilation_filter_tb.v(163): [TFMPC] - Missing connection for port 'pixel2_check'.
# ** Warning: (vsim-3722) C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/morph_filter/dilation/dilation_filter_tb.v(163): [TFMPC] - Missing connection for port 'pixel3_check'.
# ** Warning: (vsim-3722) C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/morph_filter/dilation/dilation_filter_tb.v(163): [TFMPC] - Missing connection for port 'pixel4_check'.
# ** Warning: (vsim-3722) C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/morph_filter/dilation/dilation_filter_tb.v(163): [TFMPC] - Missing connection for port 'pixel5_check'.
# ** Warning: (vsim-3722) C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/morph_filter/dilation/dilation_filter_tb.v(163): [TFMPC] - Missing connection for port 'pixel6_check'.
# ** Warning: (vsim-3722) C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/morph_filter/dilation/dilation_filter_tb.v(163): [TFMPC] - Missing connection for port 'pixel7_check'.
# ** Warning: (vsim-3722) C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/morph_filter/dilation/dilation_filter_tb.v(163): [TFMPC] - Missing connection for port 'pixel8_check'.
# ** Warning: (vsim-3017) C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/morph_filter/dilation/convolution3x3_dilation.v(120): [TFMPC] - Too few port connections. Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /dilation_filter_tb/filter/lbuff File: C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/morph_filter/dilation/line_buffer3x3_1bit.v
# ** Warning: (vsim-3722) C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/morph_filter/dilation/convolution3x3_dilation.v(120): [TFMPC] - Missing connection for port 'shiftout'.
# ** Warning: (vsim-3016) C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/morph_filter/dilation/line_buffer3x3_1bit.v(73): Port type is incompatible with connection (port 'aclr').
#    Time: 0 ps  Iteration: 0  Instance: /dilation_filter_tb/filter/lbuff/ALTSHIFT_TAPS_component File: /build/swbuild/SJ/nightly/16.1/196/l64/work/modelsim/eda/sim_lib/altera_mf.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Convolved Data Output=0
# Convolved Data Output=0
# Convolved Data Output=0
# Convolved Data Output=0
# Convolved Data Output=0
# Convolved Data Output=0
# Convolved Data Output=0
# Convolved Data Output=0
# Convolved Data Output=0
# Convolved Data Output=0
# Convolved Data Output=0
# Convolved Data Output=0
# Convolved Data Output=0
# Convolved Data Output=0
# Convolved Data Output=0
# Convolved Data Output=0
# Convolved Data Output=0
# Convolved Data Output=0
# Convolved Data Output=0
# Convolved Data Output=0
# Convolved Data Output=0
# Convolved Data Output=0
# Convolved Data Output=0
# Convolved Data Output=0
# Convolved Data Output=0
# Convolved Data Output=0
# Convolved Data Output=0
# Convolved Data Output=0
# Convolved Data Output=0
# Convolved Data Output=0
# Convolved Data Output=0
# Convolved Data Output=1
# Convolved Data Output=1
# Convolved Data Output=0
# Convolved Data Output=0
# Convolved Data Output=0
# Convolved Data Output=0
# Convolved Data Output=0
# Convolved Data Output=0
# Convolved Data Output=1
# Convolved Data Output=1
# Convolved Data Output=1
# Convolved Data Output=1
# Convolved Data Output=0
# Convolved Data Output=0
# Convolved Data Output=0
# Convolved Data Output=0
# Convolved Data Output=0
# Convolved Data Output=1
# Convolved Data Output=1
# Convolved Data Output=1
# Convolved Data Output=1
# Convolved Data Output=0
# Convolved Data Output=0
# Convolved Data Output=0
# Convolved Data Output=0
# Convolved Data Output=0
# Convolved Data Output=0
# Convolved Data Output=1
# Convolved Data Output=1
# Convolved Data Output=0
# Convolved Data Output=0
# Convolved Data Output=0
# Convolved Data Output=0
# Convolved Data Output=0
# Convolved Data Output=0
# Convolved Data Output=0
# Convolved Data Output=0
# Convolved Data Output=0
# Convolved Data Output=0
# Convolved Data Output=0
# Convolved Data Output=0
# ** Note: $finish    : C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/morph_filter/dilation/dilation_filter_tb.v(160)
#    Time: 2923 ns  Iteration: 0  Instance: /dilation_filter_tb
# 1
# Break in Module dilation_filter_tb at C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/morph_filter/dilation/dilation_filter_tb.v line 160
# End time: 20:22:05 on Jun 15,2021, Elapsed time: 0:02:27
# Errors: 0, Warnings: 16
