Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e8e1a6e10dae465ea7cc7b7331930449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cfg_tb_design_1_wrapper_behav xil_defaultlib.cfg_tb_design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-4940] 'design_1_util_vector_logic_0_0' remains a black box since it has no binding entity [C:/Programs/lab5_GuevaraNishioka/lab5_GuevaraNishioka.ip_user_files/bd/design_1/sim/design_1.vhd:388]
WARNING: [VRFC 10-4940] 'design_1_util_vector_logic_0_1' remains a black box since it has no binding entity [C:/Programs/lab5_GuevaraNishioka/lab5_GuevaraNishioka.ip_user_files/bd/design_1/sim/design_1.vhd:394]
WARNING: [VRFC 10-4940] 'design_1_util_vector_logic_1_0' remains a black box since it has no binding entity [C:/Programs/lab5_GuevaraNishioka/lab5_GuevaraNishioka.ip_user_files/bd/design_1/sim/design_1.vhd:399]
WARNING: [VRFC 10-4940] 'design_1_util_vector_logic_1_1' remains a black box since it has no binding entity [C:/Programs/lab5_GuevaraNishioka/lab5_GuevaraNishioka.ip_user_files/bd/design_1/sim/design_1.vhd:405]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture design_1_alu_0_0_arch of entity xil_defaultlib.design_1_ALU_0_0 [design_1_alu_0_0_default]
Compiling architecture behavior of entity xil_defaultlib.PC [pc_default]
Compiling architecture design_1_pc_0_0_arch of entity xil_defaultlib.design_1_PC_0_0 [design_1_pc_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_control [alu_control_default]
Compiling architecture design_1_alu_control_0_0_arch of entity xil_defaultlib.design_1_alu_control_0_0 [design_1_alu_control_0_0_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=32...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture design_1_c_addsub_0_2_arch of entity xil_defaultlib.design_1_c_addsub_0_2 [design_1_c_addsub_0_2_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture design_1_controlunit_0_0_arch of entity xil_defaultlib.design_1_controlUnit_0_0 [design_1_controlunit_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.datamem [datamem_default]
Compiling architecture design_1_datamem_0_0_arch of entity xil_defaultlib.design_1_datamem_0_0 [design_1_datamem_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.instmem [instmem_default]
Compiling architecture design_1_instmem_0_0_arch of entity xil_defaultlib.design_1_instmem_0_0 [design_1_instmem_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.mux2x1_32bit [mux2x1_32bit_default]
Compiling architecture design_1_mux2x1_32bit_0_0_arch of entity xil_defaultlib.design_1_mux2x1_32bit_0_0 [design_1_mux2x1_32bit_0_0_defaul...]
Compiling architecture design_1_mux2x1_32bit_0_1_arch of entity xil_defaultlib.design_1_mux2x1_32bit_0_1 [design_1_mux2x1_32bit_0_1_defaul...]
Compiling architecture design_1_mux2x1_32bit_1_0_arch of entity xil_defaultlib.design_1_mux2x1_32bit_1_0 [design_1_mux2x1_32bit_1_0_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.mux2x1_5bit [mux2x1_5bit_default]
Compiling architecture design_1_mux2x1_5bit_0_0_arch of entity xil_defaultlib.design_1_mux2x1_5bit_0_0 [design_1_mux2x1_5bit_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.programCounterADD [programcounteradd_default]
Compiling architecture design_1_programcounteradd_0_0_arch of entity xil_defaultlib.design_1_programCounterADD_0_0 [design_1_programcounteradd_0_0_d...]
Compiling architecture behavioral of entity xil_defaultlib.regfile [regfile_default]
Compiling architecture design_1_regfile_0_0_arch of entity xil_defaultlib.design_1_regfile_0_0 [design_1_regfile_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftleft2 [shiftleft2_default]
Compiling architecture design_1_shiftleft2_0_0_arch of entity xil_defaultlib.design_1_shiftleft2_0_0 [design_1_shiftleft2_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_extend [sign_extend_default]
Compiling architecture design_1_sign_extend_0_0_arch of entity xil_defaultlib.design_1_sign_extend_0_0 [design_1_sign_extend_0_0_default]
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.design_1_xlslice_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.design_1_xlslice_0_1
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.design_1_xlslice_1_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.design_1_xlslice_1_1
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.design_1_xlslice_1_2
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.design_1_xlslice_1_3
Compiling architecture structure of entity xil_defaultlib.design_1 [design_1_default]
Compiling architecture structure of entity xil_defaultlib.design_1_wrapper [design_1_wrapper_default]
Compiling architecture tb of entity xil_defaultlib.tb_design_1_wrapper [tb_design_1_wrapper]
Built simulation snapshot cfg_tb_design_1_wrapper_behav
