INFO: [VRFC 10-163] Analyzing VHDL file "D:/My Designs - Vivado/proiect github/ProjSSC with testbenches/WorkingSSCProj/finalProject.srcs/sources_1/new/UC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UC'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My Designs - Vivado/proiect github/ProjSSC with testbenches/WorkingSSCProj/finalProject.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Main'
