$date
	Fri Jul 11 17:39:02 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module alu_5bit_tb $end
$var wire 5 ! y [4:0] $end
$var reg 5 " a [4:0] $end
$var reg 5 # b [4:0] $end
$var reg 4 $ s [3:0] $end
$scope module uut $end
$var wire 5 % a [4:0] $end
$var wire 5 & b [4:0] $end
$var wire 4 ' s [3:0] $end
$var reg 5 ( y [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1010 (
b0 '
b11 &
b111 %
b0 $
b11 #
b111 "
b1010 !
$end
#10000
b111 !
b111 (
b1 $
b1 '
b1000 #
b1000 &
b11 "
b11 %
#20000
b10001 !
b10001 (
b10 $
b10 '
b10011 #
b10011 &
b10101 "
b10101 %
#30000
b10011 !
b10011 (
b11 $
b11 '
b1100 #
b1100 &
b1 "
b1 %
#40000
b10111 !
b10111 (
b100 $
b100 '
b101 #
b101 &
b10010 "
b10010 %
#50000
b1 !
b1 (
b101 $
b101 '
b1010 #
b1010 &
b1010 "
b1010 %
#60000
b10000 !
b10000 (
b110 $
b110 '
b0 #
b0 &
b1111 "
b1111 %
#70000
b1000 !
b1000 (
b111 $
b111 '
b100 #
b100 &
b0 "
b0 %
#80000
b1100 !
b1100 (
b1000 $
b1000 '
b10101 #
b10101 &
b11001 "
b11001 %
#90000
b111 !
b111 (
b1001 $
b1001 '
b1100 #
b1100 &
b101 "
b101 %
#100000
b11001 !
b11001 (
b1010 $
b1010 '
b0 #
b0 &
b110 "
b110 %
#110000
b1001 !
b1001 (
b1011 $
b1011 '
b1001 "
b1001 %
#120000
b0 !
b0 (
b1100 $
b1100 '
b1010 #
b1010 &
b11001 "
b11001 %
#130000
b10101 !
b10101 (
b1101 $
b1101 '
b10101 #
b10101 &
b0 "
b0 %
#140000
b1011 !
b1011 (
b1110 $
b1110 '
b0 #
b0 &
b10110 "
b10110 %
#150000
b1 !
b1 (
b1111 $
b1111 '
b1101 #
b1101 &
b10010 "
b10010 %
#160000
