
Robot-Chat.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cb18  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000904  0800cc58  0800cc58  0000dc58  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800d55c  0800d55c  0000e55c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800d564  0800d564  0000e564  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800d568  0800d568  0000e568  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001e4  20000008  0800d56c  0000f008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00001224  200001ec  0800d750  0000f1ec  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20001410  0800d750  0000f410  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0000f1ec  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002446a  00000000  00000000  0000f21c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000528a  00000000  00000000  00033686  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00002440  00000000  00000000  00038910  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00001be4  00000000  00000000  0003ad50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  000279be  00000000  00000000  0003c934  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00026d0e  00000000  00000000  000642f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    000f0a2b  00000000  00000000  0008b000  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  0017ba2b  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000aa10  00000000  00000000  0017ba70  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000008d  00000000  00000000  00186480  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200001ec 	.word	0x200001ec
 800015c:	00000000 	.word	0x00000000
 8000160:	0800cc40 	.word	0x0800cc40

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200001f0 	.word	0x200001f0
 800017c:	0800cc40 	.word	0x0800cc40

08000180 <memchr>:
 8000180:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000184:	2a10      	cmp	r2, #16
 8000186:	db2b      	blt.n	80001e0 <memchr+0x60>
 8000188:	f010 0f07 	tst.w	r0, #7
 800018c:	d008      	beq.n	80001a0 <memchr+0x20>
 800018e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000192:	3a01      	subs	r2, #1
 8000194:	428b      	cmp	r3, r1
 8000196:	d02d      	beq.n	80001f4 <memchr+0x74>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	b342      	cbz	r2, 80001f0 <memchr+0x70>
 800019e:	d1f6      	bne.n	800018e <memchr+0xe>
 80001a0:	b4f0      	push	{r4, r5, r6, r7}
 80001a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001aa:	f022 0407 	bic.w	r4, r2, #7
 80001ae:	f07f 0700 	mvns.w	r7, #0
 80001b2:	2300      	movs	r3, #0
 80001b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001b8:	3c08      	subs	r4, #8
 80001ba:	ea85 0501 	eor.w	r5, r5, r1
 80001be:	ea86 0601 	eor.w	r6, r6, r1
 80001c2:	fa85 f547 	uadd8	r5, r5, r7
 80001c6:	faa3 f587 	sel	r5, r3, r7
 80001ca:	fa86 f647 	uadd8	r6, r6, r7
 80001ce:	faa5 f687 	sel	r6, r5, r7
 80001d2:	b98e      	cbnz	r6, 80001f8 <memchr+0x78>
 80001d4:	d1ee      	bne.n	80001b4 <memchr+0x34>
 80001d6:	bcf0      	pop	{r4, r5, r6, r7}
 80001d8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001dc:	f002 0207 	and.w	r2, r2, #7
 80001e0:	b132      	cbz	r2, 80001f0 <memchr+0x70>
 80001e2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e6:	3a01      	subs	r2, #1
 80001e8:	ea83 0301 	eor.w	r3, r3, r1
 80001ec:	b113      	cbz	r3, 80001f4 <memchr+0x74>
 80001ee:	d1f8      	bne.n	80001e2 <memchr+0x62>
 80001f0:	2000      	movs	r0, #0
 80001f2:	4770      	bx	lr
 80001f4:	3801      	subs	r0, #1
 80001f6:	4770      	bx	lr
 80001f8:	2d00      	cmp	r5, #0
 80001fa:	bf06      	itte	eq
 80001fc:	4635      	moveq	r5, r6
 80001fe:	3803      	subeq	r0, #3
 8000200:	3807      	subne	r0, #7
 8000202:	f015 0f01 	tst.w	r5, #1
 8000206:	d107      	bne.n	8000218 <memchr+0x98>
 8000208:	3001      	adds	r0, #1
 800020a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800020e:	bf02      	ittt	eq
 8000210:	3001      	addeq	r0, #1
 8000212:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000216:	3001      	addeq	r0, #1
 8000218:	bcf0      	pop	{r4, r5, r6, r7}
 800021a:	3801      	subs	r0, #1
 800021c:	4770      	bx	lr
 800021e:	bf00      	nop

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	@ 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	3c01      	subs	r4, #1
 800036c:	bf28      	it	cs
 800036e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000372:	d2e9      	bcs.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmpun>:
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x10>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d10a      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x20>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d102      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	f04f 0001 	mov.w	r0, #1
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_d2iz>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b10:	d215      	bcs.n	8000b3e <__aeabi_d2iz+0x36>
 8000b12:	d511      	bpl.n	8000b38 <__aeabi_d2iz+0x30>
 8000b14:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b1c:	d912      	bls.n	8000b44 <__aeabi_d2iz+0x3c>
 8000b1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b22:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	bf18      	it	ne
 8000b34:	4240      	negne	r0, r0
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b42:	d105      	bne.n	8000b50 <__aeabi_d2iz+0x48>
 8000b44:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b48:	bf08      	it	eq
 8000b4a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <__aeabi_d2f>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b60:	bf24      	itt	cs
 8000b62:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b66:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b6a:	d90d      	bls.n	8000b88 <__aeabi_d2f+0x30>
 8000b6c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b70:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b74:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b78:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b7c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b80:	bf08      	it	eq
 8000b82:	f020 0001 	biceq.w	r0, r0, #1
 8000b86:	4770      	bx	lr
 8000b88:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b8c:	d121      	bne.n	8000bd2 <__aeabi_d2f+0x7a>
 8000b8e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b92:	bfbc      	itt	lt
 8000b94:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	4770      	bxlt	lr
 8000b9a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b9e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ba2:	f1c2 0218 	rsb	r2, r2, #24
 8000ba6:	f1c2 0c20 	rsb	ip, r2, #32
 8000baa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bae:	fa20 f002 	lsr.w	r0, r0, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	f040 0001 	orrne.w	r0, r0, #1
 8000bb8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bbc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bc0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bc4:	ea40 000c 	orr.w	r0, r0, ip
 8000bc8:	fa23 f302 	lsr.w	r3, r3, r2
 8000bcc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bd0:	e7cc      	b.n	8000b6c <__aeabi_d2f+0x14>
 8000bd2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bd6:	d107      	bne.n	8000be8 <__aeabi_d2f+0x90>
 8000bd8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bdc:	bf1e      	ittt	ne
 8000bde:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000be2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000be6:	4770      	bxne	lr
 8000be8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000bec:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000bf0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b988 	b.w	8000f20 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	468e      	mov	lr, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	4688      	mov	r8, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d962      	bls.n	8000d04 <__udivmoddi4+0xdc>
 8000c3e:	fab2 f682 	clz	r6, r2
 8000c42:	b14e      	cbz	r6, 8000c58 <__udivmoddi4+0x30>
 8000c44:	f1c6 0320 	rsb	r3, r6, #32
 8000c48:	fa01 f806 	lsl.w	r8, r1, r6
 8000c4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c50:	40b7      	lsls	r7, r6
 8000c52:	ea43 0808 	orr.w	r8, r3, r8
 8000c56:	40b4      	lsls	r4, r6
 8000c58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c5c:	fa1f fc87 	uxth.w	ip, r7
 8000c60:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c64:	0c23      	lsrs	r3, r4, #16
 8000c66:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c6a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c76:	18fb      	adds	r3, r7, r3
 8000c78:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c7c:	f080 80ea 	bcs.w	8000e54 <__udivmoddi4+0x22c>
 8000c80:	429a      	cmp	r2, r3
 8000c82:	f240 80e7 	bls.w	8000e54 <__udivmoddi4+0x22c>
 8000c86:	3902      	subs	r1, #2
 8000c88:	443b      	add	r3, r7
 8000c8a:	1a9a      	subs	r2, r3, r2
 8000c8c:	b2a3      	uxth	r3, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c9a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9e:	459c      	cmp	ip, r3
 8000ca0:	d909      	bls.n	8000cb6 <__udivmoddi4+0x8e>
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ca8:	f080 80d6 	bcs.w	8000e58 <__udivmoddi4+0x230>
 8000cac:	459c      	cmp	ip, r3
 8000cae:	f240 80d3 	bls.w	8000e58 <__udivmoddi4+0x230>
 8000cb2:	443b      	add	r3, r7
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cba:	eba3 030c 	sub.w	r3, r3, ip
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11d      	cbz	r5, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40f3      	lsrs	r3, r6
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d905      	bls.n	8000cde <__udivmoddi4+0xb6>
 8000cd2:	b10d      	cbz	r5, 8000cd8 <__udivmoddi4+0xb0>
 8000cd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4608      	mov	r0, r1
 8000cdc:	e7f5      	b.n	8000cca <__udivmoddi4+0xa2>
 8000cde:	fab3 f183 	clz	r1, r3
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	d146      	bne.n	8000d74 <__udivmoddi4+0x14c>
 8000ce6:	4573      	cmp	r3, lr
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xc8>
 8000cea:	4282      	cmp	r2, r0
 8000cec:	f200 8105 	bhi.w	8000efa <__udivmoddi4+0x2d2>
 8000cf0:	1a84      	subs	r4, r0, r2
 8000cf2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	4690      	mov	r8, r2
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d0e5      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000cfe:	e9c5 4800 	strd	r4, r8, [r5]
 8000d02:	e7e2      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	f000 8090 	beq.w	8000e2a <__udivmoddi4+0x202>
 8000d0a:	fab2 f682 	clz	r6, r2
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	f040 80a4 	bne.w	8000e5c <__udivmoddi4+0x234>
 8000d14:	1a8a      	subs	r2, r1, r2
 8000d16:	0c03      	lsrs	r3, r0, #16
 8000d18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1c:	b280      	uxth	r0, r0
 8000d1e:	b2bc      	uxth	r4, r7
 8000d20:	2101      	movs	r1, #1
 8000d22:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d26:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d907      	bls.n	8000d46 <__udivmoddi4+0x11e>
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x11c>
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	f200 80e0 	bhi.w	8000f04 <__udivmoddi4+0x2dc>
 8000d44:	46c4      	mov	ip, r8
 8000d46:	1a9b      	subs	r3, r3, r2
 8000d48:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d4c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d50:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d54:	fb02 f404 	mul.w	r4, r2, r4
 8000d58:	429c      	cmp	r4, r3
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x144>
 8000d5c:	18fb      	adds	r3, r7, r3
 8000d5e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x142>
 8000d64:	429c      	cmp	r4, r3
 8000d66:	f200 80ca 	bhi.w	8000efe <__udivmoddi4+0x2d6>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	1b1b      	subs	r3, r3, r4
 8000d6e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d72:	e7a5      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d74:	f1c1 0620 	rsb	r6, r1, #32
 8000d78:	408b      	lsls	r3, r1
 8000d7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	fa0e f401 	lsl.w	r4, lr, r1
 8000d84:	fa20 f306 	lsr.w	r3, r0, r6
 8000d88:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d8c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d90:	4323      	orrs	r3, r4
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	fa1f fc87 	uxth.w	ip, r7
 8000d9a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9e:	0c1c      	lsrs	r4, r3, #16
 8000da0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	fa02 f201 	lsl.w	r2, r2, r1
 8000db2:	d909      	bls.n	8000dc8 <__udivmoddi4+0x1a0>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dba:	f080 809c 	bcs.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f240 8099 	bls.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	443c      	add	r4, r7
 8000dc8:	eba4 040e 	sub.w	r4, r4, lr
 8000dcc:	fa1f fe83 	uxth.w	lr, r3
 8000dd0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ddc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de0:	45a4      	cmp	ip, r4
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x1ce>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dea:	f080 8082 	bcs.w	8000ef2 <__udivmoddi4+0x2ca>
 8000dee:	45a4      	cmp	ip, r4
 8000df0:	d97f      	bls.n	8000ef2 <__udivmoddi4+0x2ca>
 8000df2:	3b02      	subs	r3, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dfa:	eba4 040c 	sub.w	r4, r4, ip
 8000dfe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e02:	4564      	cmp	r4, ip
 8000e04:	4673      	mov	r3, lr
 8000e06:	46e1      	mov	r9, ip
 8000e08:	d362      	bcc.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e0a:	d05f      	beq.n	8000ecc <__udivmoddi4+0x2a4>
 8000e0c:	b15d      	cbz	r5, 8000e26 <__udivmoddi4+0x1fe>
 8000e0e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e12:	eb64 0409 	sbc.w	r4, r4, r9
 8000e16:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1e:	431e      	orrs	r6, r3
 8000e20:	40cc      	lsrs	r4, r1
 8000e22:	e9c5 6400 	strd	r6, r4, [r5]
 8000e26:	2100      	movs	r1, #0
 8000e28:	e74f      	b.n	8000cca <__udivmoddi4+0xa2>
 8000e2a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2e:	0c01      	lsrs	r1, r0, #16
 8000e30:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e34:	b280      	uxth	r0, r0
 8000e36:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	4638      	mov	r0, r7
 8000e3e:	463c      	mov	r4, r7
 8000e40:	46b8      	mov	r8, r7
 8000e42:	46be      	mov	lr, r7
 8000e44:	2620      	movs	r6, #32
 8000e46:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e4a:	eba2 0208 	sub.w	r2, r2, r8
 8000e4e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e52:	e766      	b.n	8000d22 <__udivmoddi4+0xfa>
 8000e54:	4601      	mov	r1, r0
 8000e56:	e718      	b.n	8000c8a <__udivmoddi4+0x62>
 8000e58:	4610      	mov	r0, r2
 8000e5a:	e72c      	b.n	8000cb6 <__udivmoddi4+0x8e>
 8000e5c:	f1c6 0220 	rsb	r2, r6, #32
 8000e60:	fa2e f302 	lsr.w	r3, lr, r2
 8000e64:	40b7      	lsls	r7, r6
 8000e66:	40b1      	lsls	r1, r6
 8000e68:	fa20 f202 	lsr.w	r2, r0, r2
 8000e6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e70:	430a      	orrs	r2, r1
 8000e72:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e76:	b2bc      	uxth	r4, r7
 8000e78:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e7c:	0c11      	lsrs	r1, r2, #16
 8000e7e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e82:	fb08 f904 	mul.w	r9, r8, r4
 8000e86:	40b0      	lsls	r0, r6
 8000e88:	4589      	cmp	r9, r1
 8000e8a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8e:	b280      	uxth	r0, r0
 8000e90:	d93e      	bls.n	8000f10 <__udivmoddi4+0x2e8>
 8000e92:	1879      	adds	r1, r7, r1
 8000e94:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e98:	d201      	bcs.n	8000e9e <__udivmoddi4+0x276>
 8000e9a:	4589      	cmp	r9, r1
 8000e9c:	d81f      	bhi.n	8000ede <__udivmoddi4+0x2b6>
 8000e9e:	eba1 0109 	sub.w	r1, r1, r9
 8000ea2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea6:	fb09 f804 	mul.w	r8, r9, r4
 8000eaa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eae:	b292      	uxth	r2, r2
 8000eb0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb4:	4542      	cmp	r2, r8
 8000eb6:	d229      	bcs.n	8000f0c <__udivmoddi4+0x2e4>
 8000eb8:	18ba      	adds	r2, r7, r2
 8000eba:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ebe:	d2c4      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec0:	4542      	cmp	r2, r8
 8000ec2:	d2c2      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec8:	443a      	add	r2, r7
 8000eca:	e7be      	b.n	8000e4a <__udivmoddi4+0x222>
 8000ecc:	45f0      	cmp	r8, lr
 8000ece:	d29d      	bcs.n	8000e0c <__udivmoddi4+0x1e4>
 8000ed0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed8:	3801      	subs	r0, #1
 8000eda:	46e1      	mov	r9, ip
 8000edc:	e796      	b.n	8000e0c <__udivmoddi4+0x1e4>
 8000ede:	eba7 0909 	sub.w	r9, r7, r9
 8000ee2:	4449      	add	r1, r9
 8000ee4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eec:	fb09 f804 	mul.w	r8, r9, r4
 8000ef0:	e7db      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ef2:	4673      	mov	r3, lr
 8000ef4:	e77f      	b.n	8000df6 <__udivmoddi4+0x1ce>
 8000ef6:	4650      	mov	r0, sl
 8000ef8:	e766      	b.n	8000dc8 <__udivmoddi4+0x1a0>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e6fd      	b.n	8000cfa <__udivmoddi4+0xd2>
 8000efe:	443b      	add	r3, r7
 8000f00:	3a02      	subs	r2, #2
 8000f02:	e733      	b.n	8000d6c <__udivmoddi4+0x144>
 8000f04:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f08:	443b      	add	r3, r7
 8000f0a:	e71c      	b.n	8000d46 <__udivmoddi4+0x11e>
 8000f0c:	4649      	mov	r1, r9
 8000f0e:	e79c      	b.n	8000e4a <__udivmoddi4+0x222>
 8000f10:	eba1 0109 	sub.w	r1, r1, r9
 8000f14:	46c4      	mov	ip, r8
 8000f16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1a:	fb09 f804 	mul.w	r8, r9, r4
 8000f1e:	e7c4      	b.n	8000eaa <__udivmoddi4+0x282>

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000f24:	b5b0      	push	{r4, r5, r7, lr}
 8000f26:	b086      	sub	sp, #24
 8000f28:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000f2a:	4b09      	ldr	r3, [pc, #36]	@ (8000f50 <MX_FREERTOS_Init+0x2c>)
 8000f2c:	1d3c      	adds	r4, r7, #4
 8000f2e:	461d      	mov	r5, r3
 8000f30:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f32:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f34:	682b      	ldr	r3, [r5, #0]
 8000f36:	6023      	str	r3, [r4, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000f38:	1d3b      	adds	r3, r7, #4
 8000f3a:	2100      	movs	r1, #0
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	f006 fb24 	bl	800758a <osThreadCreate>
 8000f42:	4603      	mov	r3, r0
 8000f44:	4a03      	ldr	r2, [pc, #12]	@ (8000f54 <MX_FREERTOS_Init+0x30>)
 8000f46:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000f48:	bf00      	nop
 8000f4a:	3718      	adds	r7, #24
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	bdb0      	pop	{r4, r5, r7, pc}
 8000f50:	0800cc64 	.word	0x0800cc64
 8000f54:	20000208 	.word	0x20000208

08000f58 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b082      	sub	sp, #8
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000f60:	2001      	movs	r0, #1
 8000f62:	f006 fb39 	bl	80075d8 <osDelay>
 8000f66:	e7fb      	b.n	8000f60 <StartDefaultTask+0x8>

08000f68 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	b085      	sub	sp, #20
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000f70:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f74:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000f76:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	4313      	orrs	r3, r2
 8000f7e:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000f80:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f84:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	4013      	ands	r3, r2
 8000f8a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000f8c:	68fb      	ldr	r3, [r7, #12]
}
 8000f8e:	bf00      	nop
 8000f90:	3714      	adds	r7, #20
 8000f92:	46bd      	mov	sp, r7
 8000f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f98:	4770      	bx	lr
	...

08000f9c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b086      	sub	sp, #24
 8000fa0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fa2:	1d3b      	adds	r3, r7, #4
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	601a      	str	r2, [r3, #0]
 8000fa8:	605a      	str	r2, [r3, #4]
 8000faa:	609a      	str	r2, [r3, #8]
 8000fac:	60da      	str	r2, [r3, #12]
 8000fae:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fb0:	2002      	movs	r0, #2
 8000fb2:	f7ff ffd9 	bl	8000f68 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fb6:	2001      	movs	r0, #1
 8000fb8:	f7ff ffd6 	bl	8000f68 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000fbc:	2301      	movs	r3, #1
 8000fbe:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000fc0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000fc4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fca:	1d3b      	adds	r3, r7, #4
 8000fcc:	4619      	mov	r1, r3
 8000fce:	4807      	ldr	r0, [pc, #28]	@ (8000fec <MX_GPIO_Init+0x50>)
 8000fd0:	f001 ff0a 	bl	8002de8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	2105      	movs	r1, #5
 8000fd8:	2006      	movs	r0, #6
 8000fda:	f001 fedd 	bl	8002d98 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000fde:	2006      	movs	r0, #6
 8000fe0:	f001 fef4 	bl	8002dcc <HAL_NVIC_EnableIRQ>

}
 8000fe4:	bf00      	nop
 8000fe6:	3718      	adds	r7, #24
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	bd80      	pop	{r7, pc}
 8000fec:	48000400 	.word	0x48000400

08000ff0 <LL_AHB2_GRP1_EnableClock>:
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	b085      	sub	sp, #20
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000ff8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000ffc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000ffe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	4313      	orrs	r3, r2
 8001006:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001008:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800100c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	4013      	ands	r3, r2
 8001012:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001014:	68fb      	ldr	r3, [r7, #12]
}
 8001016:	bf00      	nop
 8001018:	3714      	adds	r7, #20
 800101a:	46bd      	mov	sp, r7
 800101c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001020:	4770      	bx	lr

08001022 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001022:	b480      	push	{r7}
 8001024:	b085      	sub	sp, #20
 8001026:	af00      	add	r7, sp, #0
 8001028:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 800102a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800102e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001030:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	4313      	orrs	r3, r2
 8001038:	658b      	str	r3, [r1, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800103a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800103e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	4013      	ands	r3, r2
 8001044:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001046:	68fb      	ldr	r3, [r7, #12]
}
 8001048:	bf00      	nop
 800104a:	3714      	adds	r7, #20
 800104c:	46bd      	mov	sp, r7
 800104e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001052:	4770      	bx	lr

08001054 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001058:	4b1b      	ldr	r3, [pc, #108]	@ (80010c8 <MX_I2C1_Init+0x74>)
 800105a:	4a1c      	ldr	r2, [pc, #112]	@ (80010cc <MX_I2C1_Init+0x78>)
 800105c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10B17DB5;
 800105e:	4b1a      	ldr	r3, [pc, #104]	@ (80010c8 <MX_I2C1_Init+0x74>)
 8001060:	4a1b      	ldr	r2, [pc, #108]	@ (80010d0 <MX_I2C1_Init+0x7c>)
 8001062:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001064:	4b18      	ldr	r3, [pc, #96]	@ (80010c8 <MX_I2C1_Init+0x74>)
 8001066:	2200      	movs	r2, #0
 8001068:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800106a:	4b17      	ldr	r3, [pc, #92]	@ (80010c8 <MX_I2C1_Init+0x74>)
 800106c:	2201      	movs	r2, #1
 800106e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001070:	4b15      	ldr	r3, [pc, #84]	@ (80010c8 <MX_I2C1_Init+0x74>)
 8001072:	2200      	movs	r2, #0
 8001074:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001076:	4b14      	ldr	r3, [pc, #80]	@ (80010c8 <MX_I2C1_Init+0x74>)
 8001078:	2200      	movs	r2, #0
 800107a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800107c:	4b12      	ldr	r3, [pc, #72]	@ (80010c8 <MX_I2C1_Init+0x74>)
 800107e:	2200      	movs	r2, #0
 8001080:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001082:	4b11      	ldr	r3, [pc, #68]	@ (80010c8 <MX_I2C1_Init+0x74>)
 8001084:	2200      	movs	r2, #0
 8001086:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001088:	4b0f      	ldr	r3, [pc, #60]	@ (80010c8 <MX_I2C1_Init+0x74>)
 800108a:	2200      	movs	r2, #0
 800108c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800108e:	480e      	ldr	r0, [pc, #56]	@ (80010c8 <MX_I2C1_Init+0x74>)
 8001090:	f002 f83d 	bl	800310e <HAL_I2C_Init>
 8001094:	4603      	mov	r3, r0
 8001096:	2b00      	cmp	r3, #0
 8001098:	d001      	beq.n	800109e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800109a:	f000 fb43 	bl	8001724 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800109e:	2100      	movs	r1, #0
 80010a0:	4809      	ldr	r0, [pc, #36]	@ (80010c8 <MX_I2C1_Init+0x74>)
 80010a2:	f002 f8cf 	bl	8003244 <HAL_I2CEx_ConfigAnalogFilter>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d001      	beq.n	80010b0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80010ac:	f000 fb3a 	bl	8001724 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80010b0:	2100      	movs	r1, #0
 80010b2:	4805      	ldr	r0, [pc, #20]	@ (80010c8 <MX_I2C1_Init+0x74>)
 80010b4:	f002 f911 	bl	80032da <HAL_I2CEx_ConfigDigitalFilter>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d001      	beq.n	80010c2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80010be:	f000 fb31 	bl	8001724 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80010c2:	bf00      	nop
 80010c4:	bd80      	pop	{r7, pc}
 80010c6:	bf00      	nop
 80010c8:	2000020c 	.word	0x2000020c
 80010cc:	40005400 	.word	0x40005400
 80010d0:	10b17db5 	.word	0x10b17db5

080010d4 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80010d8:	4b1b      	ldr	r3, [pc, #108]	@ (8001148 <MX_I2C3_Init+0x74>)
 80010da:	4a1c      	ldr	r2, [pc, #112]	@ (800114c <MX_I2C3_Init+0x78>)
 80010dc:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x10B17DB5;
 80010de:	4b1a      	ldr	r3, [pc, #104]	@ (8001148 <MX_I2C3_Init+0x74>)
 80010e0:	4a1b      	ldr	r2, [pc, #108]	@ (8001150 <MX_I2C3_Init+0x7c>)
 80010e2:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 80010e4:	4b18      	ldr	r3, [pc, #96]	@ (8001148 <MX_I2C3_Init+0x74>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80010ea:	4b17      	ldr	r3, [pc, #92]	@ (8001148 <MX_I2C3_Init+0x74>)
 80010ec:	2201      	movs	r2, #1
 80010ee:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80010f0:	4b15      	ldr	r3, [pc, #84]	@ (8001148 <MX_I2C3_Init+0x74>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 80010f6:	4b14      	ldr	r3, [pc, #80]	@ (8001148 <MX_I2C3_Init+0x74>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80010fc:	4b12      	ldr	r3, [pc, #72]	@ (8001148 <MX_I2C3_Init+0x74>)
 80010fe:	2200      	movs	r2, #0
 8001100:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001102:	4b11      	ldr	r3, [pc, #68]	@ (8001148 <MX_I2C3_Init+0x74>)
 8001104:	2200      	movs	r2, #0
 8001106:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001108:	4b0f      	ldr	r3, [pc, #60]	@ (8001148 <MX_I2C3_Init+0x74>)
 800110a:	2200      	movs	r2, #0
 800110c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 800110e:	480e      	ldr	r0, [pc, #56]	@ (8001148 <MX_I2C3_Init+0x74>)
 8001110:	f001 fffd 	bl	800310e <HAL_I2C_Init>
 8001114:	4603      	mov	r3, r0
 8001116:	2b00      	cmp	r3, #0
 8001118:	d001      	beq.n	800111e <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 800111a:	f000 fb03 	bl	8001724 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800111e:	2100      	movs	r1, #0
 8001120:	4809      	ldr	r0, [pc, #36]	@ (8001148 <MX_I2C3_Init+0x74>)
 8001122:	f002 f88f 	bl	8003244 <HAL_I2CEx_ConfigAnalogFilter>
 8001126:	4603      	mov	r3, r0
 8001128:	2b00      	cmp	r3, #0
 800112a:	d001      	beq.n	8001130 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 800112c:	f000 fafa 	bl	8001724 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8001130:	2100      	movs	r1, #0
 8001132:	4805      	ldr	r0, [pc, #20]	@ (8001148 <MX_I2C3_Init+0x74>)
 8001134:	f002 f8d1 	bl	80032da <HAL_I2CEx_ConfigDigitalFilter>
 8001138:	4603      	mov	r3, r0
 800113a:	2b00      	cmp	r3, #0
 800113c:	d001      	beq.n	8001142 <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 800113e:	f000 faf1 	bl	8001724 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001142:	bf00      	nop
 8001144:	bd80      	pop	{r7, pc}
 8001146:	bf00      	nop
 8001148:	20000260 	.word	0x20000260
 800114c:	40005c00 	.word	0x40005c00
 8001150:	10b17db5 	.word	0x10b17db5

08001154 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b09c      	sub	sp, #112	@ 0x70
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800115c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001160:	2200      	movs	r2, #0
 8001162:	601a      	str	r2, [r3, #0]
 8001164:	605a      	str	r2, [r3, #4]
 8001166:	609a      	str	r2, [r3, #8]
 8001168:	60da      	str	r2, [r3, #12]
 800116a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800116c:	f107 030c 	add.w	r3, r7, #12
 8001170:	2250      	movs	r2, #80	@ 0x50
 8001172:	2100      	movs	r1, #0
 8001174:	4618      	mov	r0, r3
 8001176:	f009 f8fd 	bl	800a374 <memset>
  if(i2cHandle->Instance==I2C1)
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	4a37      	ldr	r2, [pc, #220]	@ (800125c <HAL_I2C_MspInit+0x108>)
 8001180:	4293      	cmp	r3, r2
 8001182:	d127      	bne.n	80011d4 <HAL_I2C_MspInit+0x80>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001184:	2304      	movs	r3, #4
 8001186:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001188:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 800118c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800118e:	f107 030c 	add.w	r3, r7, #12
 8001192:	4618      	mov	r0, r3
 8001194:	f003 fde1 	bl	8004d5a <HAL_RCCEx_PeriphCLKConfig>
 8001198:	4603      	mov	r3, r0
 800119a:	2b00      	cmp	r3, #0
 800119c:	d001      	beq.n	80011a2 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800119e:	f000 fac1 	bl	8001724 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011a2:	2002      	movs	r0, #2
 80011a4:	f7ff ff24 	bl	8000ff0 <LL_AHB2_GRP1_EnableClock>
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80011a8:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80011ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80011ae:	2312      	movs	r3, #18
 80011b0:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b2:	2300      	movs	r3, #0
 80011b4:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011b6:	2300      	movs	r3, #0
 80011b8:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80011ba:	2304      	movs	r3, #4
 80011bc:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011be:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80011c2:	4619      	mov	r1, r3
 80011c4:	4826      	ldr	r0, [pc, #152]	@ (8001260 <HAL_I2C_MspInit+0x10c>)
 80011c6:	f001 fe0f 	bl	8002de8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80011ca:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 80011ce:	f7ff ff28 	bl	8001022 <LL_APB1_GRP1_EnableClock>
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 80011d2:	e03e      	b.n	8001252 <HAL_I2C_MspInit+0xfe>
  else if(i2cHandle->Instance==I2C3)
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	4a22      	ldr	r2, [pc, #136]	@ (8001264 <HAL_I2C_MspInit+0x110>)
 80011da:	4293      	cmp	r3, r2
 80011dc:	d139      	bne.n	8001252 <HAL_I2C_MspInit+0xfe>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 80011de:	2308      	movs	r3, #8
 80011e0:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 80011e2:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 80011e6:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80011e8:	f107 030c 	add.w	r3, r7, #12
 80011ec:	4618      	mov	r0, r3
 80011ee:	f003 fdb4 	bl	8004d5a <HAL_RCCEx_PeriphCLKConfig>
 80011f2:	4603      	mov	r3, r0
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d001      	beq.n	80011fc <HAL_I2C_MspInit+0xa8>
      Error_Handler();
 80011f8:	f000 fa94 	bl	8001724 <Error_Handler>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011fc:	2001      	movs	r0, #1
 80011fe:	f7ff fef7 	bl	8000ff0 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001202:	2002      	movs	r0, #2
 8001204:	f7ff fef4 	bl	8000ff0 <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001208:	2380      	movs	r3, #128	@ 0x80
 800120a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800120c:	2312      	movs	r3, #18
 800120e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001210:	2300      	movs	r3, #0
 8001212:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001214:	2300      	movs	r3, #0
 8001216:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001218:	2304      	movs	r3, #4
 800121a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800121c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001220:	4619      	mov	r1, r3
 8001222:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001226:	f001 fddf 	bl	8002de8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800122a:	2310      	movs	r3, #16
 800122c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800122e:	2312      	movs	r3, #18
 8001230:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001232:	2300      	movs	r3, #0
 8001234:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001236:	2300      	movs	r3, #0
 8001238:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800123a:	2304      	movs	r3, #4
 800123c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800123e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001242:	4619      	mov	r1, r3
 8001244:	4806      	ldr	r0, [pc, #24]	@ (8001260 <HAL_I2C_MspInit+0x10c>)
 8001246:	f001 fdcf 	bl	8002de8 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 800124a:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 800124e:	f7ff fee8 	bl	8001022 <LL_APB1_GRP1_EnableClock>
}
 8001252:	bf00      	nop
 8001254:	3770      	adds	r7, #112	@ 0x70
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}
 800125a:	bf00      	nop
 800125c:	40005400 	.word	0x40005400
 8001260:	48000400 	.word	0x48000400
 8001264:	40005c00 	.word	0x40005c00

08001268 <LL_AHB2_GRP1_EnableClock>:
{
 8001268:	b480      	push	{r7}
 800126a:	b085      	sub	sp, #20
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001270:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001274:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001276:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	4313      	orrs	r3, r2
 800127e:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001280:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001284:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	4013      	ands	r3, r2
 800128a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800128c:	68fb      	ldr	r3, [r7, #12]
}
 800128e:	bf00      	nop
 8001290:	3714      	adds	r7, #20
 8001292:	46bd      	mov	sp, r7
 8001294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001298:	4770      	bx	lr

0800129a <LL_APB1_GRP1_EnableClock>:
{
 800129a:	b480      	push	{r7}
 800129c:	b085      	sub	sp, #20
 800129e:	af00      	add	r7, sp, #0
 80012a0:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 80012a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80012a6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80012a8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	4313      	orrs	r3, r2
 80012b0:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80012b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80012b6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	4013      	ands	r3, r2
 80012bc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80012be:	68fb      	ldr	r3, [r7, #12]
}
 80012c0:	bf00      	nop
 80012c2:	3714      	adds	r7, #20
 80012c4:	46bd      	mov	sp, r7
 80012c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ca:	4770      	bx	lr

080012cc <MX_LPTIM1_Init>:

LPTIM_HandleTypeDef hlptim1;

/* LPTIM1 init function */
void MX_LPTIM1_Init(void)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM1_Init 0 */

  /* USER CODE BEGIN LPTIM1_Init 1 */

  /* USER CODE END LPTIM1_Init 1 */
  hlptim1.Instance = LPTIM1;
 80012d0:	4b16      	ldr	r3, [pc, #88]	@ (800132c <MX_LPTIM1_Init+0x60>)
 80012d2:	4a17      	ldr	r2, [pc, #92]	@ (8001330 <MX_LPTIM1_Init+0x64>)
 80012d4:	601a      	str	r2, [r3, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 80012d6:	4b15      	ldr	r3, [pc, #84]	@ (800132c <MX_LPTIM1_Init+0x60>)
 80012d8:	2200      	movs	r2, #0
 80012da:	605a      	str	r2, [r3, #4]
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 80012dc:	4b13      	ldr	r3, [pc, #76]	@ (800132c <MX_LPTIM1_Init+0x60>)
 80012de:	2200      	movs	r2, #0
 80012e0:	609a      	str	r2, [r3, #8]
  hlptim1.Init.UltraLowPowerClock.Polarity = LPTIM_CLOCKPOLARITY_RISING;
 80012e2:	4b12      	ldr	r3, [pc, #72]	@ (800132c <MX_LPTIM1_Init+0x60>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	60da      	str	r2, [r3, #12]
  hlptim1.Init.UltraLowPowerClock.SampleTime = LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION;
 80012e8:	4b10      	ldr	r3, [pc, #64]	@ (800132c <MX_LPTIM1_Init+0x60>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	611a      	str	r2, [r3, #16]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 80012ee:	4b0f      	ldr	r3, [pc, #60]	@ (800132c <MX_LPTIM1_Init+0x60>)
 80012f0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80012f4:	615a      	str	r2, [r3, #20]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 80012f6:	4b0d      	ldr	r3, [pc, #52]	@ (800132c <MX_LPTIM1_Init+0x60>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	621a      	str	r2, [r3, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 80012fc:	4b0b      	ldr	r3, [pc, #44]	@ (800132c <MX_LPTIM1_Init+0x60>)
 80012fe:	2200      	movs	r2, #0
 8001300:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_EXTERNAL;
 8001302:	4b0a      	ldr	r3, [pc, #40]	@ (800132c <MX_LPTIM1_Init+0x60>)
 8001304:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001308:	629a      	str	r2, [r3, #40]	@ 0x28
  hlptim1.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 800130a:	4b08      	ldr	r3, [pc, #32]	@ (800132c <MX_LPTIM1_Init+0x60>)
 800130c:	2200      	movs	r2, #0
 800130e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hlptim1.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 8001310:	4b06      	ldr	r3, [pc, #24]	@ (800132c <MX_LPTIM1_Init+0x60>)
 8001312:	2200      	movs	r2, #0
 8001314:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 8001316:	4805      	ldr	r0, [pc, #20]	@ (800132c <MX_LPTIM1_Init+0x60>)
 8001318:	f002 f82c 	bl	8003374 <HAL_LPTIM_Init>
 800131c:	4603      	mov	r3, r0
 800131e:	2b00      	cmp	r3, #0
 8001320:	d001      	beq.n	8001326 <MX_LPTIM1_Init+0x5a>
  {
    Error_Handler();
 8001322:	f000 f9ff 	bl	8001724 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM1_Init 2 */

  /* USER CODE END LPTIM1_Init 2 */

}
 8001326:	bf00      	nop
 8001328:	bd80      	pop	{r7, pc}
 800132a:	bf00      	nop
 800132c:	200002b4 	.word	0x200002b4
 8001330:	40007c00 	.word	0x40007c00

08001334 <HAL_LPTIM_MspInit>:

void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* lptimHandle)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b09c      	sub	sp, #112	@ 0x70
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800133c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001340:	2200      	movs	r2, #0
 8001342:	601a      	str	r2, [r3, #0]
 8001344:	605a      	str	r2, [r3, #4]
 8001346:	609a      	str	r2, [r3, #8]
 8001348:	60da      	str	r2, [r3, #12]
 800134a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800134c:	f107 030c 	add.w	r3, r7, #12
 8001350:	2250      	movs	r2, #80	@ 0x50
 8001352:	2100      	movs	r1, #0
 8001354:	4618      	mov	r0, r3
 8001356:	f009 f80d 	bl	800a374 <memset>
  if(lptimHandle->Instance==LPTIM1)
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	4a16      	ldr	r2, [pc, #88]	@ (80013b8 <HAL_LPTIM_MspInit+0x84>)
 8001360:	4293      	cmp	r3, r2
 8001362:	d125      	bne.n	80013b0 <HAL_LPTIM_MspInit+0x7c>

  /* USER CODE END LPTIM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPTIM1;
 8001364:	2310      	movs	r3, #16
 8001366:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_PCLK1;
 8001368:	f44f 2340 	mov.w	r3, #786432	@ 0xc0000
 800136c:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800136e:	f107 030c 	add.w	r3, r7, #12
 8001372:	4618      	mov	r0, r3
 8001374:	f003 fcf1 	bl	8004d5a <HAL_RCCEx_PeriphCLKConfig>
 8001378:	4603      	mov	r3, r0
 800137a:	2b00      	cmp	r3, #0
 800137c:	d001      	beq.n	8001382 <HAL_LPTIM_MspInit+0x4e>
    {
      Error_Handler();
 800137e:	f000 f9d1 	bl	8001724 <Error_Handler>
    }

    /* LPTIM1 clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 8001382:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 8001386:	f7ff ff88 	bl	800129a <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800138a:	2002      	movs	r0, #2
 800138c:	f7ff ff6c 	bl	8001268 <LL_AHB2_GRP1_EnableClock>
    /**LPTIM1 GPIO Configuration
    PB5     ------> LPTIM1_IN1
    PB7     ------> LPTIM1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001390:	23a0      	movs	r3, #160	@ 0xa0
 8001392:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001394:	2302      	movs	r3, #2
 8001396:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001398:	2300      	movs	r3, #0
 800139a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800139c:	2300      	movs	r3, #0
 800139e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF1_LPTIM1;
 80013a0:	2301      	movs	r3, #1
 80013a2:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013a4:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80013a8:	4619      	mov	r1, r3
 80013aa:	4804      	ldr	r0, [pc, #16]	@ (80013bc <HAL_LPTIM_MspInit+0x88>)
 80013ac:	f001 fd1c 	bl	8002de8 <HAL_GPIO_Init>

  /* USER CODE BEGIN LPTIM1_MspInit 1 */

  /* USER CODE END LPTIM1_MspInit 1 */
  }
}
 80013b0:	bf00      	nop
 80013b2:	3770      	adds	r7, #112	@ 0x70
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bd80      	pop	{r7, pc}
 80013b8:	40007c00 	.word	0x40007c00
 80013bc:	48000400 	.word	0x48000400

080013c0 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b082      	sub	sp, #8
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&hlpuart1, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 80013c8:	1d39      	adds	r1, r7, #4
 80013ca:	f04f 33ff 	mov.w	r3, #4294967295
 80013ce:	2201      	movs	r2, #1
 80013d0:	4803      	ldr	r0, [pc, #12]	@ (80013e0 <__io_putchar+0x20>)
 80013d2:	f005 fae3 	bl	800699c <HAL_UART_Transmit>
	return ch;
 80013d6:	687b      	ldr	r3, [r7, #4]
}
 80013d8:	4618      	mov	r0, r3
 80013da:	3708      	adds	r7, #8
 80013dc:	46bd      	mov	sp, r7
 80013de:	bd80      	pop	{r7, pc}
 80013e0:	2000043c 	.word	0x2000043c
 80013e4:	00000000 	.word	0x00000000

080013e8 <Task_TestRotation>:
//
//    vTaskDelete(NULL);
//}
//TASK ROBOT TOURNE SUR LUI MM
void Task_TestRotation(void *unused)
{
 80013e8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80013ec:	b08e      	sub	sp, #56	@ 0x38
 80013ee:	af04      	add	r7, sp, #16
 80013f0:	6078      	str	r0, [r7, #4]
    printf("=== TEST ROTATION SUR PLACE START ===\r\n");
 80013f2:	484d      	ldr	r0, [pc, #308]	@ (8001528 <Task_TestRotation+0x140>)
 80013f4:	f008 fede 	bl	800a1b4 <puts>

    // ---------- RESET ODOM ----------
    memset(&hControl.odom, 0, sizeof(hControl.odom));
 80013f8:	220c      	movs	r2, #12
 80013fa:	2100      	movs	r1, #0
 80013fc:	484b      	ldr	r0, [pc, #300]	@ (800152c <Task_TestRotation+0x144>)
 80013fe:	f008 ffb9 	bl	800a374 <memset>

    // ---------- INITIALISATION MOTEURS ----------
    xSemaphoreTake(controlMutex, portMAX_DELAY);
 8001402:	4b4b      	ldr	r3, [pc, #300]	@ (8001530 <Task_TestRotation+0x148>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	f04f 31ff 	mov.w	r1, #4294967295
 800140a:	4618      	mov	r0, r3
 800140c:	f006 fba0 	bl	8007b50 <xQueueSemaphoreTake>

    // Roue gauche en avant
    hControl.hMotors.mode_mot1 = FORWARD_MODE;
 8001410:	4b48      	ldr	r3, [pc, #288]	@ (8001534 <Task_TestRotation+0x14c>)
 8001412:	2201      	movs	r2, #1
 8001414:	701a      	strb	r2, [r3, #0]
    // Roue droite en arrire
    hControl.hMotors.mode_mot2 = REVERSE_MODE;
 8001416:	4b47      	ldr	r3, [pc, #284]	@ (8001534 <Task_TestRotation+0x14c>)
 8001418:	2202      	movs	r2, #2
 800141a:	705a      	strb	r2, [r3, #1]

    Motor_SetMode(&hControl.hMotors);
 800141c:	4845      	ldr	r0, [pc, #276]	@ (8001534 <Task_TestRotation+0x14c>)
 800141e:	f000 ffa4 	bl	800236a <Motor_SetMode>

    // Mme vitesse absolue pour tourner sur place
    Motor_SetSpeed_percent(&hControl.hMotors, 40, 40);
 8001422:	eddf 0a45 	vldr	s1, [pc, #276]	@ 8001538 <Task_TestRotation+0x150>
 8001426:	ed9f 0a44 	vldr	s0, [pc, #272]	@ 8001538 <Task_TestRotation+0x150>
 800142a:	4842      	ldr	r0, [pc, #264]	@ (8001534 <Task_TestRotation+0x14c>)
 800142c:	f001 fa60 	bl	80028f0 <Motor_SetSpeed_percent>

    // Appliquer directement pour test
    hControl.hMotors.current_speed1 = hControl.hMotors.target_speed1;
 8001430:	4b40      	ldr	r3, [pc, #256]	@ (8001534 <Task_TestRotation+0x14c>)
 8001432:	685b      	ldr	r3, [r3, #4]
 8001434:	4a3f      	ldr	r2, [pc, #252]	@ (8001534 <Task_TestRotation+0x14c>)
 8001436:	60d3      	str	r3, [r2, #12]
    hControl.hMotors.current_speed2 = hControl.hMotors.target_speed2;
 8001438:	4b3e      	ldr	r3, [pc, #248]	@ (8001534 <Task_TestRotation+0x14c>)
 800143a:	689b      	ldr	r3, [r3, #8]
 800143c:	4a3d      	ldr	r2, [pc, #244]	@ (8001534 <Task_TestRotation+0x14c>)
 800143e:	6113      	str	r3, [r2, #16]

    xSemaphoreGive(controlMutex);
 8001440:	4b3b      	ldr	r3, [pc, #236]	@ (8001530 <Task_TestRotation+0x148>)
 8001442:	6818      	ldr	r0, [r3, #0]
 8001444:	2300      	movs	r3, #0
 8001446:	2200      	movs	r2, #0
 8001448:	2100      	movs	r1, #0
 800144a:	f006 fa7f 	bl	800794c <xQueueGenericSend>

    // ---------- PARAMTRES ----------
    const TickType_t updatePeriod = pdMS_TO_TICKS(100);  // 100 ms
 800144e:	2364      	movs	r3, #100	@ 0x64
 8001450:	61fb      	str	r3, [r7, #28]
    const TickType_t printPeriod  = pdMS_TO_TICKS(1000); // 1s
 8001452:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001456:	61bb      	str	r3, [r7, #24]
    const int totalDurationMs = 8000; // rotation pendant 8s
 8001458:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 800145c:	617b      	str	r3, [r7, #20]

    TickType_t lastPrintTick = xTaskGetTickCount();
 800145e:	f007 f809 	bl	8008474 <xTaskGetTickCount>
 8001462:	6278      	str	r0, [r7, #36]	@ 0x24
    int elapsedMs = 0;
 8001464:	2300      	movs	r3, #0
 8001466:	623b      	str	r3, [r7, #32]

    // ---------- BOUCLE ----------
   // while (elapsedMs < totalDurationMs)
    for(;;)
    {
        xSemaphoreTake(controlMutex, portMAX_DELAY);
 8001468:	4b31      	ldr	r3, [pc, #196]	@ (8001530 <Task_TestRotation+0x148>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	f04f 31ff 	mov.w	r1, #4294967295
 8001470:	4618      	mov	r0, r3
 8001472:	f006 fb6d 	bl	8007b50 <xQueueSemaphoreTake>

        // Mise  jour moteurs
        //Motor_UpdateSpeed(&hControl.hMotors);

        // Lecture encodeurs + odomtrie
        Encodeur_Read(&enc);
 8001476:	4831      	ldr	r0, [pc, #196]	@ (800153c <Task_TestRotation+0x154>)
 8001478:	f000 fef2 	bl	8002260 <Encodeur_Read>
        Odom_Update(&hControl.odom, &enc, &odom_params);
 800147c:	4a30      	ldr	r2, [pc, #192]	@ (8001540 <Task_TestRotation+0x158>)
 800147e:	492f      	ldr	r1, [pc, #188]	@ (800153c <Task_TestRotation+0x154>)
 8001480:	482a      	ldr	r0, [pc, #168]	@ (800152c <Task_TestRotation+0x144>)
 8001482:	f001 fa85 	bl	8002990 <Odom_Update>

        float x = hControl.odom.x;
 8001486:	4b2b      	ldr	r3, [pc, #172]	@ (8001534 <Task_TestRotation+0x14c>)
 8001488:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800148a:	613b      	str	r3, [r7, #16]
        float y = hControl.odom.y;
 800148c:	4b29      	ldr	r3, [pc, #164]	@ (8001534 <Task_TestRotation+0x14c>)
 800148e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001490:	60fb      	str	r3, [r7, #12]
        float th = hControl.odom.theta;
 8001492:	4b28      	ldr	r3, [pc, #160]	@ (8001534 <Task_TestRotation+0x14c>)
 8001494:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001496:	60bb      	str	r3, [r7, #8]

        xSemaphoreGive(controlMutex);
 8001498:	4b25      	ldr	r3, [pc, #148]	@ (8001530 <Task_TestRotation+0x148>)
 800149a:	6818      	ldr	r0, [r3, #0]
 800149c:	2300      	movs	r3, #0
 800149e:	2200      	movs	r2, #0
 80014a0:	2100      	movs	r1, #0
 80014a2:	f006 fa53 	bl	800794c <xQueueGenericSend>

        if ((xTaskGetTickCount() - lastPrintTick) >= printPeriod)
 80014a6:	f006 ffe5 	bl	8008474 <xTaskGetTickCount>
 80014aa:	4602      	mov	r2, r0
 80014ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014ae:	1ad3      	subs	r3, r2, r3
 80014b0:	69ba      	ldr	r2, [r7, #24]
 80014b2:	429a      	cmp	r2, r3
 80014b4:	d829      	bhi.n	800150a <Task_TestRotation+0x122>
        {
            printf("[ROT] L=+40%%  R=-40%%\r\n");
 80014b6:	4823      	ldr	r0, [pc, #140]	@ (8001544 <Task_TestRotation+0x15c>)
 80014b8:	f008 fe14 	bl	800a0e4 <iprintf>
            printf("Position x=%.3f m  y=%.3f m  =%.1f deg\r\n",
 80014bc:	6938      	ldr	r0, [r7, #16]
 80014be:	f7ff f81b 	bl	80004f8 <__aeabi_f2d>
 80014c2:	4680      	mov	r8, r0
 80014c4:	4689      	mov	r9, r1
 80014c6:	68f8      	ldr	r0, [r7, #12]
 80014c8:	f7ff f816 	bl	80004f8 <__aeabi_f2d>
 80014cc:	4604      	mov	r4, r0
 80014ce:	460d      	mov	r5, r1
                   x, y, th * 180.0f / M_PI);
 80014d0:	edd7 7a02 	vldr	s15, [r7, #8]
 80014d4:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 8001548 <Task_TestRotation+0x160>
 80014d8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014dc:	ee17 0a90 	vmov	r0, s15
 80014e0:	f7ff f80a 	bl	80004f8 <__aeabi_f2d>
            printf("Position x=%.3f m  y=%.3f m  =%.1f deg\r\n",
 80014e4:	a30e      	add	r3, pc, #56	@ (adr r3, 8001520 <Task_TestRotation+0x138>)
 80014e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014ea:	f7ff f987 	bl	80007fc <__aeabi_ddiv>
 80014ee:	4602      	mov	r2, r0
 80014f0:	460b      	mov	r3, r1
 80014f2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80014f6:	e9cd 4500 	strd	r4, r5, [sp]
 80014fa:	4642      	mov	r2, r8
 80014fc:	464b      	mov	r3, r9
 80014fe:	4813      	ldr	r0, [pc, #76]	@ (800154c <Task_TestRotation+0x164>)
 8001500:	f008 fdf0 	bl	800a0e4 <iprintf>
            //printf("dL=%d dR=%d\r\n", enc.delta_1, enc.delta_2);


            lastPrintTick = xTaskGetTickCount();
 8001504:	f006 ffb6 	bl	8008474 <xTaskGetTickCount>
 8001508:	6278      	str	r0, [r7, #36]	@ 0x24
        }

        vTaskDelay(updatePeriod);
 800150a:	69f8      	ldr	r0, [r7, #28]
 800150c:	f006 fe7e 	bl	800820c <vTaskDelay>
        elapsedMs += updatePeriod * portTICK_PERIOD_MS;
 8001510:	6a3a      	ldr	r2, [r7, #32]
 8001512:	69fb      	ldr	r3, [r7, #28]
 8001514:	4413      	add	r3, r2
 8001516:	623b      	str	r3, [r7, #32]
    {
 8001518:	e7a6      	b.n	8001468 <Task_TestRotation+0x80>
 800151a:	bf00      	nop
 800151c:	f3af 8000 	nop.w
 8001520:	54442d18 	.word	0x54442d18
 8001524:	400921fb 	.word	0x400921fb
 8001528:	0800cc78 	.word	0x0800cc78
 800152c:	2000033c 	.word	0x2000033c
 8001530:	20000350 	.word	0x20000350
 8001534:	200002f8 	.word	0x200002f8
 8001538:	42200000 	.word	0x42200000
 800153c:	200002ec 	.word	0x200002ec
 8001540:	20000008 	.word	0x20000008
 8001544:	0800cca0 	.word	0x0800cca0
 8001548:	43340000 	.word	0x43340000
 800154c:	0800ccbc 	.word	0x0800ccbc

08001550 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b082      	sub	sp, #8
 8001554:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001556:	f001 fb1b 	bl	8002b90 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800155a:	f000 f851 	bl	8001600 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 800155e:	f000 f8b1 	bl	80016c4 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001562:	f7ff fd1b 	bl	8000f9c <MX_GPIO_Init>
  MX_TIM1_Init();
 8001566:	f000 fb1f 	bl	8001ba8 <MX_TIM1_Init>
  MX_TIM2_Init();
 800156a:	f000 fbf5 	bl	8001d58 <MX_TIM2_Init>
  MX_I2C1_Init();
 800156e:	f7ff fd71 	bl	8001054 <MX_I2C1_Init>
  MX_I2C3_Init();
 8001572:	f7ff fdaf 	bl	80010d4 <MX_I2C3_Init>
  MX_LPTIM1_Init();
 8001576:	f7ff fea9 	bl	80012cc <MX_LPTIM1_Init>
  MX_LPUART1_UART_Init();
 800157a:	f000 fd09 	bl	8001f90 <MX_LPUART1_UART_Init>
  MX_USART1_UART_Init();
 800157e:	f000 fd53 	bl	8002028 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
	printf(" ------ FELIX READY ------\r\n ");
 8001582:	4818      	ldr	r0, [pc, #96]	@ (80015e4 <main+0x94>)
 8001584:	f008 fdae 	bl	800a0e4 <iprintf>
	/* ======================== INIT ========================= */
	controlMutex = xSemaphoreCreateMutex();
 8001588:	2001      	movs	r0, #1
 800158a:	f006 f9c7 	bl	800791c <xQueueCreateMutex>
 800158e:	4603      	mov	r3, r0
 8001590:	4a15      	ldr	r2, [pc, #84]	@ (80015e8 <main+0x98>)
 8001592:	6013      	str	r3, [r2, #0]
			//initialisation encodeurs
	Encodeur_Init();
 8001594:	f000 fe40 	bl	8002218 <Encodeur_Init>
	Odom_Init(&hControl.odom);
 8001598:	4814      	ldr	r0, [pc, #80]	@ (80015ec <main+0x9c>)
 800159a:	f001 f9e3 	bl	8002964 <Odom_Init>
			//Initialisation moteurs
	hControl.hMotors.m1_forward_channel = TIM_CHANNEL_1;
 800159e:	4b14      	ldr	r3, [pc, #80]	@ (80015f0 <main+0xa0>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	621a      	str	r2, [r3, #32]
	hControl.hMotors.m1_reverse_channel = TIM_CHANNEL_2;
 80015a4:	4b12      	ldr	r3, [pc, #72]	@ (80015f0 <main+0xa0>)
 80015a6:	2204      	movs	r2, #4
 80015a8:	625a      	str	r2, [r3, #36]	@ 0x24
	hControl.hMotors.m2_forward_channel = TIM_CHANNEL_4; //J'ai chang 3 et 4 pour que quand on veuille tre en mode fwd, on met les deux roues sont dans le mm sens
 80015aa:	4b11      	ldr	r3, [pc, #68]	@ (80015f0 <main+0xa0>)
 80015ac:	220c      	movs	r2, #12
 80015ae:	629a      	str	r2, [r3, #40]	@ 0x28
	hControl.hMotors.m2_reverse_channel = TIM_CHANNEL_3;
 80015b0:	4b0f      	ldr	r3, [pc, #60]	@ (80015f0 <main+0xa0>)
 80015b2:	2208      	movs	r2, #8
 80015b4:	62da      	str	r2, [r3, #44]	@ 0x2c
	Motor_Init(&hControl.hMotors, &htim1);
 80015b6:	490f      	ldr	r1, [pc, #60]	@ (80015f4 <main+0xa4>)
 80015b8:	480d      	ldr	r0, [pc, #52]	@ (80015f0 <main+0xa0>)
 80015ba:	f000 fe97 	bl	80022ec <Motor_Init>

	//tches tests
	//xTaskCreate(Task_TestMotors,  "Test moteurs",    STACK_SIZE_SMALL,  NULL, PRIO_ODOM_MOTOR, &xTaskTestHandle);
	//xTaskCreate(Task_TestOdomPolling,  "Test moteurs",    STACK_SIZE_SMALL,  NULL, PRIO_ODOM_MOTOR, &TaskTestOdomPollingHandle);
	//xTaskCreate(Task_MeasureTicks, "MeasureTicks", 512, NULL, 1, NULL);
	xTaskCreate(Task_TestRotation, "MeasureTicks", 512, NULL, 1, NULL);
 80015be:	2300      	movs	r3, #0
 80015c0:	9301      	str	r3, [sp, #4]
 80015c2:	2301      	movs	r3, #1
 80015c4:	9300      	str	r3, [sp, #0]
 80015c6:	2300      	movs	r3, #0
 80015c8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80015cc:	490a      	ldr	r1, [pc, #40]	@ (80015f8 <main+0xa8>)
 80015ce:	480b      	ldr	r0, [pc, #44]	@ (80015fc <main+0xac>)
 80015d0:	f006 fcd0 	bl	8007f74 <xTaskCreate>


	vTaskStartScheduler();
 80015d4:	f006 fe50 	bl	8008278 <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 80015d8:	f7ff fca4 	bl	8000f24 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80015dc:	f005 ffce 	bl	800757c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 80015e0:	bf00      	nop
 80015e2:	e7fd      	b.n	80015e0 <main+0x90>
 80015e4:	0800cce8 	.word	0x0800cce8
 80015e8:	20000350 	.word	0x20000350
 80015ec:	2000033c 	.word	0x2000033c
 80015f0:	200002f8 	.word	0x200002f8
 80015f4:	200003a4 	.word	0x200003a4
 80015f8:	0800cd08 	.word	0x0800cd08
 80015fc:	080013e9 	.word	0x080013e9

08001600 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b09a      	sub	sp, #104	@ 0x68
 8001604:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001606:	f107 0320 	add.w	r3, r7, #32
 800160a:	2248      	movs	r2, #72	@ 0x48
 800160c:	2100      	movs	r1, #0
 800160e:	4618      	mov	r0, r3
 8001610:	f008 feb0 	bl	800a374 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001614:	1d3b      	adds	r3, r7, #4
 8001616:	2200      	movs	r2, #0
 8001618:	601a      	str	r2, [r3, #0]
 800161a:	605a      	str	r2, [r3, #4]
 800161c:	609a      	str	r2, [r3, #8]
 800161e:	60da      	str	r2, [r3, #12]
 8001620:	611a      	str	r2, [r3, #16]
 8001622:	615a      	str	r2, [r3, #20]
 8001624:	619a      	str	r2, [r3, #24]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001626:	4b26      	ldr	r3, [pc, #152]	@ (80016c0 <SystemClock_Config+0xc0>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800162e:	4a24      	ldr	r2, [pc, #144]	@ (80016c0 <SystemClock_Config+0xc0>)
 8001630:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001634:	6013      	str	r3, [r2, #0]
 8001636:	4b22      	ldr	r3, [pc, #136]	@ (80016c0 <SystemClock_Config+0xc0>)
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800163e:	603b      	str	r3, [r7, #0]
 8001640:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001642:	2302      	movs	r3, #2
 8001644:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001646:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800164a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800164c:	2340      	movs	r3, #64	@ 0x40
 800164e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001650:	2302      	movs	r3, #2
 8001652:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001654:	2302      	movs	r3, #2
 8001656:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8001658:	2310      	movs	r3, #16
 800165a:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLN = 16;
 800165c:	2310      	movs	r3, #16
 800165e:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001660:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001664:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001666:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800166a:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800166c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001670:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001672:	f107 0320 	add.w	r3, r7, #32
 8001676:	4618      	mov	r0, r3
 8001678:	f002 fb8c 	bl	8003d94 <HAL_RCC_OscConfig>
 800167c:	4603      	mov	r3, r0
 800167e:	2b00      	cmp	r3, #0
 8001680:	d001      	beq.n	8001686 <SystemClock_Config+0x86>
  {
    Error_Handler();
 8001682:	f000 f84f 	bl	8001724 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 8001686:	236f      	movs	r3, #111	@ 0x6f
 8001688:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800168a:	2303      	movs	r3, #3
 800168c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800168e:	2300      	movs	r3, #0
 8001690:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001692:	2300      	movs	r3, #0
 8001694:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001696:	2300      	movs	r3, #0
 8001698:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV2;
 800169a:	2380      	movs	r3, #128	@ 0x80
 800169c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 800169e:	2300      	movs	r3, #0
 80016a0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80016a2:	1d3b      	adds	r3, r7, #4
 80016a4:	2103      	movs	r1, #3
 80016a6:	4618      	mov	r0, r3
 80016a8:	f002 fee8 	bl	800447c <HAL_RCC_ClockConfig>
 80016ac:	4603      	mov	r3, r0
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d001      	beq.n	80016b6 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 80016b2:	f000 f837 	bl	8001724 <Error_Handler>
  }
}
 80016b6:	bf00      	nop
 80016b8:	3768      	adds	r7, #104	@ 0x68
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	bf00      	nop
 80016c0:	58000400 	.word	0x58000400

080016c4 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b094      	sub	sp, #80	@ 0x50
 80016c8:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80016ca:	463b      	mov	r3, r7
 80016cc:	2250      	movs	r2, #80	@ 0x50
 80016ce:	2100      	movs	r1, #0
 80016d0:	4618      	mov	r0, r3
 80016d2:	f008 fe4f 	bl	800a374 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS;
 80016d6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80016da:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 80016dc:	2300      	movs	r3, #0
 80016de:	64bb      	str	r3, [r7, #72]	@ 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE1;
 80016e0:	2310      	movs	r3, #16
 80016e2:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80016e4:	463b      	mov	r3, r7
 80016e6:	4618      	mov	r0, r3
 80016e8:	f003 fb37 	bl	8004d5a <HAL_RCCEx_PeriphCLKConfig>
 80016ec:	4603      	mov	r3, r0
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d001      	beq.n	80016f6 <PeriphCommonClock_Config+0x32>
  {
    Error_Handler();
 80016f2:	f000 f817 	bl	8001724 <Error_Handler>
  }
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
}
 80016f6:	bf00      	nop
 80016f8:	3750      	adds	r7, #80	@ 0x50
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}
	...

08001700 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b082      	sub	sp, #8
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM16)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	4a04      	ldr	r2, [pc, #16]	@ (8001720 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800170e:	4293      	cmp	r3, r2
 8001710:	d101      	bne.n	8001716 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001712:	f001 fa5d 	bl	8002bd0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001716:	bf00      	nop
 8001718:	3708      	adds	r7, #8
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	40014400 	.word	0x40014400

08001724 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001724:	b480      	push	{r7}
 8001726:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001728:	b672      	cpsid	i
}
 800172a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 800172c:	bf00      	nop
 800172e:	e7fd      	b.n	800172c <Error_Handler+0x8>

08001730 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	af00      	add	r7, sp, #0

  /* USER CODE END MspInit 0 */

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001734:	2200      	movs	r2, #0
 8001736:	210f      	movs	r1, #15
 8001738:	f06f 0001 	mvn.w	r0, #1
 800173c:	f001 fb2c 	bl	8002d98 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001740:	bf00      	nop
 8001742:	bd80      	pop	{r7, pc}

08001744 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001744:	b480      	push	{r7}
 8001746:	b085      	sub	sp, #20
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 800174c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001750:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001752:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	4313      	orrs	r3, r2
 800175a:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800175c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001760:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	4013      	ands	r3, r2
 8001766:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001768:	68fb      	ldr	r3, [r7, #12]
}
 800176a:	bf00      	nop
 800176c:	3714      	adds	r7, #20
 800176e:	46bd      	mov	sp, r7
 8001770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001774:	4770      	bx	lr
	...

08001778 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b08e      	sub	sp, #56	@ 0x38
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001780:	2300      	movs	r3, #0
 8001782:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t              uwPrescalerValue = 0;
 8001784:	2300      	movs	r3, #0
 8001786:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8001788:	2300      	movs	r3, #0
 800178a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

  /*Configure the TIM16 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0);
 800178e:	2200      	movs	r2, #0
 8001790:	6879      	ldr	r1, [r7, #4]
 8001792:	2019      	movs	r0, #25
 8001794:	f001 fb00 	bl	8002d98 <HAL_NVIC_SetPriority>
  /* Enable the TIM16 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001798:	2019      	movs	r0, #25
 800179a:	f001 fb17 	bl	8002dcc <HAL_NVIC_EnableIRQ>

  /* Enable TIM16 clock */
  __HAL_RCC_TIM16_CLK_ENABLE();
 800179e:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 80017a2:	f7ff ffcf 	bl	8001744 <LL_APB2_GRP1_EnableClock>

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80017a6:	f107 020c 	add.w	r2, r7, #12
 80017aa:	f107 0310 	add.w	r3, r7, #16
 80017ae:	4611      	mov	r1, r2
 80017b0:	4618      	mov	r0, r3
 80017b2:	f003 f84f 	bl	8004854 <HAL_RCC_GetClockConfig>

  /* Compute TIM16 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 80017b6:	f003 f837 	bl	8004828 <HAL_RCC_GetPCLK2Freq>
 80017ba:	6338      	str	r0, [r7, #48]	@ 0x30

  /* Compute the prescaler value to have TIM16 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80017bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80017be:	4a21      	ldr	r2, [pc, #132]	@ (8001844 <HAL_InitTick+0xcc>)
 80017c0:	fba2 2303 	umull	r2, r3, r2, r3
 80017c4:	0c9b      	lsrs	r3, r3, #18
 80017c6:	3b01      	subs	r3, #1
 80017c8:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Initialize TIM16 */
  htim16.Instance = TIM16;
 80017ca:	4b1f      	ldr	r3, [pc, #124]	@ (8001848 <HAL_InitTick+0xd0>)
 80017cc:	4a1f      	ldr	r2, [pc, #124]	@ (800184c <HAL_InitTick+0xd4>)
 80017ce:	601a      	str	r2, [r3, #0]
   * Period = [(TIM16CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim16.Init.Period = (1000000U / 1000U) - 1U;
 80017d0:	4b1d      	ldr	r3, [pc, #116]	@ (8001848 <HAL_InitTick+0xd0>)
 80017d2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80017d6:	60da      	str	r2, [r3, #12]
  htim16.Init.Prescaler = uwPrescalerValue;
 80017d8:	4a1b      	ldr	r2, [pc, #108]	@ (8001848 <HAL_InitTick+0xd0>)
 80017da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80017dc:	6053      	str	r3, [r2, #4]
  htim16.Init.ClockDivision = 0;
 80017de:	4b1a      	ldr	r3, [pc, #104]	@ (8001848 <HAL_InitTick+0xd0>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	611a      	str	r2, [r3, #16]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017e4:	4b18      	ldr	r3, [pc, #96]	@ (8001848 <HAL_InitTick+0xd0>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim16);
 80017ea:	4817      	ldr	r0, [pc, #92]	@ (8001848 <HAL_InitTick+0xd0>)
 80017ec:	f003 fd3c 	bl	8005268 <HAL_TIM_Base_Init>
 80017f0:	4603      	mov	r3, r0
 80017f2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  if (status == HAL_OK)
 80017f6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d11b      	bne.n	8001836 <HAL_InitTick+0xbe>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim16);
 80017fe:	4812      	ldr	r0, [pc, #72]	@ (8001848 <HAL_InitTick+0xd0>)
 8001800:	f003 fd8a 	bl	8005318 <HAL_TIM_Base_Start_IT>
 8001804:	4603      	mov	r3, r0
 8001806:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if (status == HAL_OK)
 800180a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800180e:	2b00      	cmp	r3, #0
 8001810:	d111      	bne.n	8001836 <HAL_InitTick+0xbe>
    {
    /* Enable the TIM16 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001812:	2019      	movs	r0, #25
 8001814:	f001 fada 	bl	8002dcc <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	2b0f      	cmp	r3, #15
 800181c:	d808      	bhi.n	8001830 <HAL_InitTick+0xb8>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 800181e:	2200      	movs	r2, #0
 8001820:	6879      	ldr	r1, [r7, #4]
 8001822:	2019      	movs	r0, #25
 8001824:	f001 fab8 	bl	8002d98 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001828:	4a09      	ldr	r2, [pc, #36]	@ (8001850 <HAL_InitTick+0xd8>)
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	6013      	str	r3, [r2, #0]
 800182e:	e002      	b.n	8001836 <HAL_InitTick+0xbe>
      }
      else
      {
        status = HAL_ERROR;
 8001830:	2301      	movs	r3, #1
 8001832:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
      }
    }
  }

 /* Return function status */
  return status;
 8001836:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 800183a:	4618      	mov	r0, r3
 800183c:	3738      	adds	r7, #56	@ 0x38
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}
 8001842:	bf00      	nop
 8001844:	431bde83 	.word	0x431bde83
 8001848:	20000354 	.word	0x20000354
 800184c:	40014400 	.word	0x40014400
 8001850:	20000018 	.word	0x20000018

08001854 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001854:	b480      	push	{r7}
 8001856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001858:	bf00      	nop
 800185a:	e7fd      	b.n	8001858 <NMI_Handler+0x4>

0800185c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800185c:	b480      	push	{r7}
 800185e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001860:	bf00      	nop
 8001862:	e7fd      	b.n	8001860 <HardFault_Handler+0x4>

08001864 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001864:	b480      	push	{r7}
 8001866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001868:	bf00      	nop
 800186a:	e7fd      	b.n	8001868 <MemManage_Handler+0x4>

0800186c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800186c:	b480      	push	{r7}
 800186e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001870:	bf00      	nop
 8001872:	e7fd      	b.n	8001870 <BusFault_Handler+0x4>

08001874 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001874:	b480      	push	{r7}
 8001876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001878:	bf00      	nop
 800187a:	e7fd      	b.n	8001878 <UsageFault_Handler+0x4>

0800187c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800187c:	b480      	push	{r7}
 800187e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001880:	bf00      	nop
 8001882:	46bd      	mov	sp, r7
 8001884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001888:	4770      	bx	lr

0800188a <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800188a:	b580      	push	{r7, lr}
 800188c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 800188e:	2001      	movs	r0, #1
 8001890:	f001 fc1a 	bl	80030c8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001894:	bf00      	nop
 8001896:	bd80      	pop	{r7, pc}

08001898 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  if (htim1.Instance != NULL)
 800189c:	4b07      	ldr	r3, [pc, #28]	@ (80018bc <TIM1_UP_TIM16_IRQHandler+0x24>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d002      	beq.n	80018aa <TIM1_UP_TIM16_IRQHandler+0x12>
  {
    HAL_TIM_IRQHandler(&htim1);
 80018a4:	4805      	ldr	r0, [pc, #20]	@ (80018bc <TIM1_UP_TIM16_IRQHandler+0x24>)
 80018a6:	f003 fff5 	bl	8005894 <HAL_TIM_IRQHandler>
  }
  if (htim16.Instance != NULL)
 80018aa:	4b05      	ldr	r3, [pc, #20]	@ (80018c0 <TIM1_UP_TIM16_IRQHandler+0x28>)
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d002      	beq.n	80018b8 <TIM1_UP_TIM16_IRQHandler+0x20>
  {
    HAL_TIM_IRQHandler(&htim16);
 80018b2:	4803      	ldr	r0, [pc, #12]	@ (80018c0 <TIM1_UP_TIM16_IRQHandler+0x28>)
 80018b4:	f003 ffee 	bl	8005894 <HAL_TIM_IRQHandler>
  }
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80018b8:	bf00      	nop
 80018ba:	bd80      	pop	{r7, pc}
 80018bc:	200003a4 	.word	0x200003a4
 80018c0:	20000354 	.word	0x20000354

080018c4 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  if (htim1.Instance != NULL)
 80018c8:	4b04      	ldr	r3, [pc, #16]	@ (80018dc <TIM1_TRG_COM_TIM17_IRQHandler+0x18>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d002      	beq.n	80018d6 <TIM1_TRG_COM_TIM17_IRQHandler+0x12>
  {
    HAL_TIM_IRQHandler(&htim1);
 80018d0:	4802      	ldr	r0, [pc, #8]	@ (80018dc <TIM1_TRG_COM_TIM17_IRQHandler+0x18>)
 80018d2:	f003 ffdf 	bl	8005894 <HAL_TIM_IRQHandler>
  }
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 80018d6:	bf00      	nop
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop
 80018dc:	200003a4 	.word	0x200003a4

080018e0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80018e0:	b480      	push	{r7}
 80018e2:	af00      	add	r7, sp, #0
  return 1;
 80018e4:	2301      	movs	r3, #1
}
 80018e6:	4618      	mov	r0, r3
 80018e8:	46bd      	mov	sp, r7
 80018ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ee:	4770      	bx	lr

080018f0 <_kill>:

int _kill(int pid, int sig)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b082      	sub	sp, #8
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
 80018f8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80018fa:	f008 fdeb 	bl	800a4d4 <__errno>
 80018fe:	4603      	mov	r3, r0
 8001900:	2216      	movs	r2, #22
 8001902:	601a      	str	r2, [r3, #0]
  return -1;
 8001904:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001908:	4618      	mov	r0, r3
 800190a:	3708      	adds	r7, #8
 800190c:	46bd      	mov	sp, r7
 800190e:	bd80      	pop	{r7, pc}

08001910 <_exit>:

void _exit (int status)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b082      	sub	sp, #8
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001918:	f04f 31ff 	mov.w	r1, #4294967295
 800191c:	6878      	ldr	r0, [r7, #4]
 800191e:	f7ff ffe7 	bl	80018f0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001922:	bf00      	nop
 8001924:	e7fd      	b.n	8001922 <_exit+0x12>

08001926 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001926:	b580      	push	{r7, lr}
 8001928:	b086      	sub	sp, #24
 800192a:	af00      	add	r7, sp, #0
 800192c:	60f8      	str	r0, [r7, #12]
 800192e:	60b9      	str	r1, [r7, #8]
 8001930:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001932:	2300      	movs	r3, #0
 8001934:	617b      	str	r3, [r7, #20]
 8001936:	e00a      	b.n	800194e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001938:	f3af 8000 	nop.w
 800193c:	4601      	mov	r1, r0
 800193e:	68bb      	ldr	r3, [r7, #8]
 8001940:	1c5a      	adds	r2, r3, #1
 8001942:	60ba      	str	r2, [r7, #8]
 8001944:	b2ca      	uxtb	r2, r1
 8001946:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001948:	697b      	ldr	r3, [r7, #20]
 800194a:	3301      	adds	r3, #1
 800194c:	617b      	str	r3, [r7, #20]
 800194e:	697a      	ldr	r2, [r7, #20]
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	429a      	cmp	r2, r3
 8001954:	dbf0      	blt.n	8001938 <_read+0x12>
  }

  return len;
 8001956:	687b      	ldr	r3, [r7, #4]
}
 8001958:	4618      	mov	r0, r3
 800195a:	3718      	adds	r7, #24
 800195c:	46bd      	mov	sp, r7
 800195e:	bd80      	pop	{r7, pc}

08001960 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b086      	sub	sp, #24
 8001964:	af00      	add	r7, sp, #0
 8001966:	60f8      	str	r0, [r7, #12]
 8001968:	60b9      	str	r1, [r7, #8]
 800196a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800196c:	2300      	movs	r3, #0
 800196e:	617b      	str	r3, [r7, #20]
 8001970:	e009      	b.n	8001986 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001972:	68bb      	ldr	r3, [r7, #8]
 8001974:	1c5a      	adds	r2, r3, #1
 8001976:	60ba      	str	r2, [r7, #8]
 8001978:	781b      	ldrb	r3, [r3, #0]
 800197a:	4618      	mov	r0, r3
 800197c:	f7ff fd20 	bl	80013c0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001980:	697b      	ldr	r3, [r7, #20]
 8001982:	3301      	adds	r3, #1
 8001984:	617b      	str	r3, [r7, #20]
 8001986:	697a      	ldr	r2, [r7, #20]
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	429a      	cmp	r2, r3
 800198c:	dbf1      	blt.n	8001972 <_write+0x12>
  }
  return len;
 800198e:	687b      	ldr	r3, [r7, #4]
}
 8001990:	4618      	mov	r0, r3
 8001992:	3718      	adds	r7, #24
 8001994:	46bd      	mov	sp, r7
 8001996:	bd80      	pop	{r7, pc}

08001998 <_close>:

int _close(int file)
{
 8001998:	b480      	push	{r7}
 800199a:	b083      	sub	sp, #12
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80019a0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019a4:	4618      	mov	r0, r3
 80019a6:	370c      	adds	r7, #12
 80019a8:	46bd      	mov	sp, r7
 80019aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ae:	4770      	bx	lr

080019b0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80019b0:	b480      	push	{r7}
 80019b2:	b083      	sub	sp, #12
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
 80019b8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80019c0:	605a      	str	r2, [r3, #4]
  return 0;
 80019c2:	2300      	movs	r3, #0
}
 80019c4:	4618      	mov	r0, r3
 80019c6:	370c      	adds	r7, #12
 80019c8:	46bd      	mov	sp, r7
 80019ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ce:	4770      	bx	lr

080019d0 <_isatty>:

int _isatty(int file)
{
 80019d0:	b480      	push	{r7}
 80019d2:	b083      	sub	sp, #12
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80019d8:	2301      	movs	r3, #1
}
 80019da:	4618      	mov	r0, r3
 80019dc:	370c      	adds	r7, #12
 80019de:	46bd      	mov	sp, r7
 80019e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e4:	4770      	bx	lr

080019e6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80019e6:	b480      	push	{r7}
 80019e8:	b085      	sub	sp, #20
 80019ea:	af00      	add	r7, sp, #0
 80019ec:	60f8      	str	r0, [r7, #12]
 80019ee:	60b9      	str	r1, [r7, #8]
 80019f0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80019f2:	2300      	movs	r3, #0
}
 80019f4:	4618      	mov	r0, r3
 80019f6:	3714      	adds	r7, #20
 80019f8:	46bd      	mov	sp, r7
 80019fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fe:	4770      	bx	lr

08001a00 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b086      	sub	sp, #24
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a08:	4a14      	ldr	r2, [pc, #80]	@ (8001a5c <_sbrk+0x5c>)
 8001a0a:	4b15      	ldr	r3, [pc, #84]	@ (8001a60 <_sbrk+0x60>)
 8001a0c:	1ad3      	subs	r3, r2, r3
 8001a0e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a10:	697b      	ldr	r3, [r7, #20]
 8001a12:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a14:	4b13      	ldr	r3, [pc, #76]	@ (8001a64 <_sbrk+0x64>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d102      	bne.n	8001a22 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a1c:	4b11      	ldr	r3, [pc, #68]	@ (8001a64 <_sbrk+0x64>)
 8001a1e:	4a12      	ldr	r2, [pc, #72]	@ (8001a68 <_sbrk+0x68>)
 8001a20:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a22:	4b10      	ldr	r3, [pc, #64]	@ (8001a64 <_sbrk+0x64>)
 8001a24:	681a      	ldr	r2, [r3, #0]
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	4413      	add	r3, r2
 8001a2a:	693a      	ldr	r2, [r7, #16]
 8001a2c:	429a      	cmp	r2, r3
 8001a2e:	d207      	bcs.n	8001a40 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a30:	f008 fd50 	bl	800a4d4 <__errno>
 8001a34:	4603      	mov	r3, r0
 8001a36:	220c      	movs	r2, #12
 8001a38:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a3a:	f04f 33ff 	mov.w	r3, #4294967295
 8001a3e:	e009      	b.n	8001a54 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a40:	4b08      	ldr	r3, [pc, #32]	@ (8001a64 <_sbrk+0x64>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a46:	4b07      	ldr	r3, [pc, #28]	@ (8001a64 <_sbrk+0x64>)
 8001a48:	681a      	ldr	r2, [r3, #0]
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	4413      	add	r3, r2
 8001a4e:	4a05      	ldr	r2, [pc, #20]	@ (8001a64 <_sbrk+0x64>)
 8001a50:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a52:	68fb      	ldr	r3, [r7, #12]
}
 8001a54:	4618      	mov	r0, r3
 8001a56:	3718      	adds	r7, #24
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	bd80      	pop	{r7, pc}
 8001a5c:	20030000 	.word	0x20030000
 8001a60:	00000400 	.word	0x00000400
 8001a64:	200003a0 	.word	0x200003a0
 8001a68:	20001410 	.word	0x20001410

08001a6c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 8001a70:	4b24      	ldr	r3, [pc, #144]	@ (8001b04 <SystemInit+0x98>)
 8001a72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001a76:	4a23      	ldr	r2, [pc, #140]	@ (8001b04 <SystemInit+0x98>)
 8001a78:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001a7c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001a80:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001a8a:	f043 0301 	orr.w	r3, r3, #1
 8001a8e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8001a90:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001a94:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 8001a98:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8001a9a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001a9e:	681a      	ldr	r2, [r3, #0]
 8001aa0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001aa4:	4b18      	ldr	r3, [pc, #96]	@ (8001b08 <SystemInit+0x9c>)
 8001aa6:	4013      	ands	r3, r2
 8001aa8:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8001aaa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001aae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001ab2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001ab6:	f023 0305 	bic.w	r3, r3, #5
 8001aba:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8001abe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ac2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001ac6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001aca:	f023 0301 	bic.w	r3, r3, #1
 8001ace:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 8001ad2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ad6:	4a0d      	ldr	r2, [pc, #52]	@ (8001b0c <SystemInit+0xa0>)
 8001ad8:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 8001ada:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ade:	4a0b      	ldr	r2, [pc, #44]	@ (8001b0c <SystemInit+0xa0>)
 8001ae0:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001ae2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001aec:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001af0:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001af2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001af6:	2200      	movs	r2, #0
 8001af8:	619a      	str	r2, [r3, #24]
}
 8001afa:	bf00      	nop
 8001afc:	46bd      	mov	sp, r7
 8001afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b02:	4770      	bx	lr
 8001b04:	e000ed00 	.word	0xe000ed00
 8001b08:	faf6fefb 	.word	0xfaf6fefb
 8001b0c:	22041000 	.word	0x22041000

08001b10 <LL_AHB2_GRP1_EnableClock>:
{
 8001b10:	b480      	push	{r7}
 8001b12:	b085      	sub	sp, #20
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001b18:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b1c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001b1e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	4313      	orrs	r3, r2
 8001b26:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001b28:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b2c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	4013      	ands	r3, r2
 8001b32:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001b34:	68fb      	ldr	r3, [r7, #12]
}
 8001b36:	bf00      	nop
 8001b38:	3714      	adds	r7, #20
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b40:	4770      	bx	lr

08001b42 <LL_APB1_GRP1_EnableClock>:
{
 8001b42:	b480      	push	{r7}
 8001b44:	b085      	sub	sp, #20
 8001b46:	af00      	add	r7, sp, #0
 8001b48:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001b4a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b4e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001b50:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	4313      	orrs	r3, r2
 8001b58:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001b5a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b5e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	4013      	ands	r3, r2
 8001b64:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001b66:	68fb      	ldr	r3, [r7, #12]
}
 8001b68:	bf00      	nop
 8001b6a:	3714      	adds	r7, #20
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b72:	4770      	bx	lr

08001b74 <LL_APB2_GRP1_EnableClock>:
{
 8001b74:	b480      	push	{r7}
 8001b76:	b085      	sub	sp, #20
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8001b7c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b80:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001b82:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	4313      	orrs	r3, r2
 8001b8a:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001b8c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b90:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	4013      	ands	r3, r2
 8001b96:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001b98:	68fb      	ldr	r3, [r7, #12]
}
 8001b9a:	bf00      	nop
 8001b9c:	3714      	adds	r7, #20
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba4:	4770      	bx	lr
	...

08001ba8 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b09c      	sub	sp, #112	@ 0x70
 8001bac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001bae:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	601a      	str	r2, [r3, #0]
 8001bb6:	605a      	str	r2, [r3, #4]
 8001bb8:	609a      	str	r2, [r3, #8]
 8001bba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bbc:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	601a      	str	r2, [r3, #0]
 8001bc4:	605a      	str	r2, [r3, #4]
 8001bc6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001bc8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001bcc:	2200      	movs	r2, #0
 8001bce:	601a      	str	r2, [r3, #0]
 8001bd0:	605a      	str	r2, [r3, #4]
 8001bd2:	609a      	str	r2, [r3, #8]
 8001bd4:	60da      	str	r2, [r3, #12]
 8001bd6:	611a      	str	r2, [r3, #16]
 8001bd8:	615a      	str	r2, [r3, #20]
 8001bda:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001bdc:	1d3b      	adds	r3, r7, #4
 8001bde:	2234      	movs	r2, #52	@ 0x34
 8001be0:	2100      	movs	r1, #0
 8001be2:	4618      	mov	r0, r3
 8001be4:	f008 fbc6 	bl	800a374 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001be8:	4b59      	ldr	r3, [pc, #356]	@ (8001d50 <MX_TIM1_Init+0x1a8>)
 8001bea:	4a5a      	ldr	r2, [pc, #360]	@ (8001d54 <MX_TIM1_Init+0x1ac>)
 8001bec:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001bee:	4b58      	ldr	r3, [pc, #352]	@ (8001d50 <MX_TIM1_Init+0x1a8>)
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bf4:	4b56      	ldr	r3, [pc, #344]	@ (8001d50 <MX_TIM1_Init+0x1a8>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 3200-1;
 8001bfa:	4b55      	ldr	r3, [pc, #340]	@ (8001d50 <MX_TIM1_Init+0x1a8>)
 8001bfc:	f640 427f 	movw	r2, #3199	@ 0xc7f
 8001c00:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c02:	4b53      	ldr	r3, [pc, #332]	@ (8001d50 <MX_TIM1_Init+0x1a8>)
 8001c04:	2200      	movs	r2, #0
 8001c06:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001c08:	4b51      	ldr	r3, [pc, #324]	@ (8001d50 <MX_TIM1_Init+0x1a8>)
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c0e:	4b50      	ldr	r3, [pc, #320]	@ (8001d50 <MX_TIM1_Init+0x1a8>)
 8001c10:	2200      	movs	r2, #0
 8001c12:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001c14:	484e      	ldr	r0, [pc, #312]	@ (8001d50 <MX_TIM1_Init+0x1a8>)
 8001c16:	f003 fb27 	bl	8005268 <HAL_TIM_Base_Init>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d001      	beq.n	8001c24 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001c20:	f7ff fd80 	bl	8001724 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c24:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c28:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001c2a:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001c2e:	4619      	mov	r1, r3
 8001c30:	4847      	ldr	r0, [pc, #284]	@ (8001d50 <MX_TIM1_Init+0x1a8>)
 8001c32:	f004 f84b 	bl	8005ccc <HAL_TIM_ConfigClockSource>
 8001c36:	4603      	mov	r3, r0
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d001      	beq.n	8001c40 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001c3c:	f7ff fd72 	bl	8001724 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001c40:	4843      	ldr	r0, [pc, #268]	@ (8001d50 <MX_TIM1_Init+0x1a8>)
 8001c42:	f003 fbb7 	bl	80053b4 <HAL_TIM_PWM_Init>
 8001c46:	4603      	mov	r3, r0
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d001      	beq.n	8001c50 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001c4c:	f7ff fd6a 	bl	8001724 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c50:	2300      	movs	r3, #0
 8001c52:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001c54:	2300      	movs	r3, #0
 8001c56:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001c5c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001c60:	4619      	mov	r1, r3
 8001c62:	483b      	ldr	r0, [pc, #236]	@ (8001d50 <MX_TIM1_Init+0x1a8>)
 8001c64:	f004 fcce 	bl	8006604 <HAL_TIMEx_MasterConfigSynchronization>
 8001c68:	4603      	mov	r3, r0
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d001      	beq.n	8001c72 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8001c6e:	f7ff fd59 	bl	8001724 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c72:	2360      	movs	r3, #96	@ 0x60
 8001c74:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 1600;
 8001c76:	f44f 63c8 	mov.w	r3, #1600	@ 0x640
 8001c7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001c80:	2300      	movs	r3, #0
 8001c82:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c84:	2300      	movs	r3, #0
 8001c86:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c90:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001c94:	2200      	movs	r2, #0
 8001c96:	4619      	mov	r1, r3
 8001c98:	482d      	ldr	r0, [pc, #180]	@ (8001d50 <MX_TIM1_Init+0x1a8>)
 8001c9a:	f003 ff03 	bl	8005aa4 <HAL_TIM_PWM_ConfigChannel>
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d001      	beq.n	8001ca8 <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 8001ca4:	f7ff fd3e 	bl	8001724 <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001cac:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001cb0:	2204      	movs	r2, #4
 8001cb2:	4619      	mov	r1, r3
 8001cb4:	4826      	ldr	r0, [pc, #152]	@ (8001d50 <MX_TIM1_Init+0x1a8>)
 8001cb6:	f003 fef5 	bl	8005aa4 <HAL_TIM_PWM_ConfigChannel>
 8001cba:	4603      	mov	r3, r0
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d001      	beq.n	8001cc4 <MX_TIM1_Init+0x11c>
  {
    Error_Handler();
 8001cc0:	f7ff fd30 	bl	8001724 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001cc4:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001cc8:	2208      	movs	r2, #8
 8001cca:	4619      	mov	r1, r3
 8001ccc:	4820      	ldr	r0, [pc, #128]	@ (8001d50 <MX_TIM1_Init+0x1a8>)
 8001cce:	f003 fee9 	bl	8005aa4 <HAL_TIM_PWM_ConfigChannel>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d001      	beq.n	8001cdc <MX_TIM1_Init+0x134>
  {
    Error_Handler();
 8001cd8:	f7ff fd24 	bl	8001724 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001cdc:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001ce0:	220c      	movs	r2, #12
 8001ce2:	4619      	mov	r1, r3
 8001ce4:	481a      	ldr	r0, [pc, #104]	@ (8001d50 <MX_TIM1_Init+0x1a8>)
 8001ce6:	f003 fedd 	bl	8005aa4 <HAL_TIM_PWM_ConfigChannel>
 8001cea:	4603      	mov	r3, r0
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d001      	beq.n	8001cf4 <MX_TIM1_Init+0x14c>
  {
    Error_Handler();
 8001cf0:	f7ff fd18 	bl	8001724 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001d00:	2300      	movs	r3, #0
 8001d02:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001d04:	2300      	movs	r3, #0
 8001d06:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001d08:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001d0c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001d12:	2300      	movs	r3, #0
 8001d14:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001d16:	2300      	movs	r3, #0
 8001d18:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001d1a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001d1e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001d20:	2300      	movs	r3, #0
 8001d22:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001d24:	2300      	movs	r3, #0
 8001d26:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001d2c:	1d3b      	adds	r3, r7, #4
 8001d2e:	4619      	mov	r1, r3
 8001d30:	4807      	ldr	r0, [pc, #28]	@ (8001d50 <MX_TIM1_Init+0x1a8>)
 8001d32:	f004 fcc7 	bl	80066c4 <HAL_TIMEx_ConfigBreakDeadTime>
 8001d36:	4603      	mov	r3, r0
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d001      	beq.n	8001d40 <MX_TIM1_Init+0x198>
  {
    Error_Handler();
 8001d3c:	f7ff fcf2 	bl	8001724 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001d40:	4803      	ldr	r0, [pc, #12]	@ (8001d50 <MX_TIM1_Init+0x1a8>)
 8001d42:	f000 f8ad 	bl	8001ea0 <HAL_TIM_MspPostInit>

}
 8001d46:	bf00      	nop
 8001d48:	3770      	adds	r7, #112	@ 0x70
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bd80      	pop	{r7, pc}
 8001d4e:	bf00      	nop
 8001d50:	200003a4 	.word	0x200003a4
 8001d54:	40012c00 	.word	0x40012c00

08001d58 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b08c      	sub	sp, #48	@ 0x30
 8001d5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001d5e:	f107 030c 	add.w	r3, r7, #12
 8001d62:	2224      	movs	r2, #36	@ 0x24
 8001d64:	2100      	movs	r1, #0
 8001d66:	4618      	mov	r0, r3
 8001d68:	f008 fb04 	bl	800a374 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d6c:	463b      	mov	r3, r7
 8001d6e:	2200      	movs	r2, #0
 8001d70:	601a      	str	r2, [r3, #0]
 8001d72:	605a      	str	r2, [r3, #4]
 8001d74:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001d76:	4b21      	ldr	r3, [pc, #132]	@ (8001dfc <MX_TIM2_Init+0xa4>)
 8001d78:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001d7c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001d7e:	4b1f      	ldr	r3, [pc, #124]	@ (8001dfc <MX_TIM2_Init+0xa4>)
 8001d80:	2200      	movs	r2, #0
 8001d82:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d84:	4b1d      	ldr	r3, [pc, #116]	@ (8001dfc <MX_TIM2_Init+0xa4>)
 8001d86:	2200      	movs	r2, #0
 8001d88:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001d8a:	4b1c      	ldr	r3, [pc, #112]	@ (8001dfc <MX_TIM2_Init+0xa4>)
 8001d8c:	f04f 32ff 	mov.w	r2, #4294967295
 8001d90:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d92:	4b1a      	ldr	r3, [pc, #104]	@ (8001dfc <MX_TIM2_Init+0xa4>)
 8001d94:	2200      	movs	r2, #0
 8001d96:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d98:	4b18      	ldr	r3, [pc, #96]	@ (8001dfc <MX_TIM2_Init+0xa4>)
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001d9e:	2301      	movs	r3, #1
 8001da0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001da2:	2300      	movs	r3, #0
 8001da4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001da6:	2301      	movs	r3, #1
 8001da8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001daa:	2300      	movs	r3, #0
 8001dac:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001dae:	2300      	movs	r3, #0
 8001db0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001db2:	2300      	movs	r3, #0
 8001db4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001db6:	2301      	movs	r3, #1
 8001db8:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001dc2:	f107 030c 	add.w	r3, r7, #12
 8001dc6:	4619      	mov	r1, r3
 8001dc8:	480c      	ldr	r0, [pc, #48]	@ (8001dfc <MX_TIM2_Init+0xa4>)
 8001dca:	f003 fc2f 	bl	800562c <HAL_TIM_Encoder_Init>
 8001dce:	4603      	mov	r3, r0
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d001      	beq.n	8001dd8 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 8001dd4:	f7ff fca6 	bl	8001724 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001dd8:	2300      	movs	r3, #0
 8001dda:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001de0:	463b      	mov	r3, r7
 8001de2:	4619      	mov	r1, r3
 8001de4:	4805      	ldr	r0, [pc, #20]	@ (8001dfc <MX_TIM2_Init+0xa4>)
 8001de6:	f004 fc0d 	bl	8006604 <HAL_TIMEx_MasterConfigSynchronization>
 8001dea:	4603      	mov	r3, r0
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d001      	beq.n	8001df4 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8001df0:	f7ff fc98 	bl	8001724 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001df4:	bf00      	nop
 8001df6:	3730      	adds	r7, #48	@ 0x30
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bd80      	pop	{r7, pc}
 8001dfc:	200003f0 	.word	0x200003f0

08001e00 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b082      	sub	sp, #8
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4a0d      	ldr	r2, [pc, #52]	@ (8001e44 <HAL_TIM_Base_MspInit+0x44>)
 8001e0e:	4293      	cmp	r3, r2
 8001e10:	d113      	bne.n	8001e3a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001e12:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8001e16:	f7ff fead 	bl	8001b74 <LL_APB2_GRP1_EnableClock>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 15, 0);
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	210f      	movs	r1, #15
 8001e1e:	2019      	movs	r0, #25
 8001e20:	f000 ffba 	bl	8002d98 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001e24:	2019      	movs	r0, #25
 8001e26:	f000 ffd1 	bl	8002dcc <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 5, 0);
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	2105      	movs	r1, #5
 8001e2e:	201a      	movs	r0, #26
 8001e30:	f000 ffb2 	bl	8002d98 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8001e34:	201a      	movs	r0, #26
 8001e36:	f000 ffc9 	bl	8002dcc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001e3a:	bf00      	nop
 8001e3c:	3708      	adds	r7, #8
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd80      	pop	{r7, pc}
 8001e42:	bf00      	nop
 8001e44:	40012c00 	.word	0x40012c00

08001e48 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b088      	sub	sp, #32
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e50:	f107 030c 	add.w	r3, r7, #12
 8001e54:	2200      	movs	r2, #0
 8001e56:	601a      	str	r2, [r3, #0]
 8001e58:	605a      	str	r2, [r3, #4]
 8001e5a:	609a      	str	r2, [r3, #8]
 8001e5c:	60da      	str	r2, [r3, #12]
 8001e5e:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001e68:	d116      	bne.n	8001e98 <HAL_TIM_Encoder_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001e6a:	2001      	movs	r0, #1
 8001e6c:	f7ff fe69 	bl	8001b42 <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e70:	2001      	movs	r0, #1
 8001e72:	f7ff fe4d 	bl	8001b10 <LL_AHB2_GRP1_EnableClock>
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001e76:	2303      	movs	r3, #3
 8001e78:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e7a:	2302      	movs	r3, #2
 8001e7c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e82:	2300      	movs	r3, #0
 8001e84:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001e86:	2301      	movs	r3, #1
 8001e88:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e8a:	f107 030c 	add.w	r3, r7, #12
 8001e8e:	4619      	mov	r1, r3
 8001e90:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e94:	f000 ffa8 	bl	8002de8 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001e98:	bf00      	nop
 8001e9a:	3720      	adds	r7, #32
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bd80      	pop	{r7, pc}

08001ea0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b088      	sub	sp, #32
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ea8:	f107 030c 	add.w	r3, r7, #12
 8001eac:	2200      	movs	r2, #0
 8001eae:	601a      	str	r2, [r3, #0]
 8001eb0:	605a      	str	r2, [r3, #4]
 8001eb2:	609a      	str	r2, [r3, #8]
 8001eb4:	60da      	str	r2, [r3, #12]
 8001eb6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	4a0d      	ldr	r2, [pc, #52]	@ (8001ef4 <HAL_TIM_MspPostInit+0x54>)
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	d114      	bne.n	8001eec <HAL_TIM_MspPostInit+0x4c>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ec2:	2001      	movs	r0, #1
 8001ec4:	f7ff fe24 	bl	8001b10 <LL_AHB2_GRP1_EnableClock>
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8001ec8:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8001ecc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ece:	2302      	movs	r3, #2
 8001ed0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001eda:	2301      	movs	r3, #1
 8001edc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ede:	f107 030c 	add.w	r3, r7, #12
 8001ee2:	4619      	mov	r1, r3
 8001ee4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ee8:	f000 ff7e 	bl	8002de8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001eec:	bf00      	nop
 8001eee:	3720      	adds	r7, #32
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	bd80      	pop	{r7, pc}
 8001ef4:	40012c00 	.word	0x40012c00

08001ef8 <LL_AHB2_GRP1_EnableClock>:
{
 8001ef8:	b480      	push	{r7}
 8001efa:	b085      	sub	sp, #20
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001f00:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f04:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001f06:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	4313      	orrs	r3, r2
 8001f0e:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001f10:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f14:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	4013      	ands	r3, r2
 8001f1a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001f1c:	68fb      	ldr	r3, [r7, #12]
}
 8001f1e:	bf00      	nop
 8001f20:	3714      	adds	r7, #20
 8001f22:	46bd      	mov	sp, r7
 8001f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f28:	4770      	bx	lr

08001f2a <LL_APB1_GRP2_EnableClock>:
{
 8001f2a:	b480      	push	{r7}
 8001f2c:	b085      	sub	sp, #20
 8001f2e:	af00      	add	r7, sp, #0
 8001f30:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR2, Periphs);
 8001f32:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f36:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001f38:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	4313      	orrs	r3, r2
 8001f40:	65cb      	str	r3, [r1, #92]	@ 0x5c
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 8001f42:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f46:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	4013      	ands	r3, r2
 8001f4c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001f4e:	68fb      	ldr	r3, [r7, #12]
}
 8001f50:	bf00      	nop
 8001f52:	3714      	adds	r7, #20
 8001f54:	46bd      	mov	sp, r7
 8001f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5a:	4770      	bx	lr

08001f5c <LL_APB2_GRP1_EnableClock>:
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	b085      	sub	sp, #20
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8001f64:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f68:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001f6a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	4313      	orrs	r3, r2
 8001f72:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001f74:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f78:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	4013      	ands	r3, r2
 8001f7e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001f80:	68fb      	ldr	r3, [r7, #12]
}
 8001f82:	bf00      	nop
 8001f84:	3714      	adds	r7, #20
 8001f86:	46bd      	mov	sp, r7
 8001f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8c:	4770      	bx	lr
	...

08001f90 <MX_LPUART1_UART_Init>:
UART_HandleTypeDef huart1;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001f94:	4b22      	ldr	r3, [pc, #136]	@ (8002020 <MX_LPUART1_UART_Init+0x90>)
 8001f96:	4a23      	ldr	r2, [pc, #140]	@ (8002024 <MX_LPUART1_UART_Init+0x94>)
 8001f98:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8001f9a:	4b21      	ldr	r3, [pc, #132]	@ (8002020 <MX_LPUART1_UART_Init+0x90>)
 8001f9c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001fa0:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001fa2:	4b1f      	ldr	r3, [pc, #124]	@ (8002020 <MX_LPUART1_UART_Init+0x90>)
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001fa8:	4b1d      	ldr	r3, [pc, #116]	@ (8002020 <MX_LPUART1_UART_Init+0x90>)
 8001faa:	2200      	movs	r2, #0
 8001fac:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001fae:	4b1c      	ldr	r3, [pc, #112]	@ (8002020 <MX_LPUART1_UART_Init+0x90>)
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001fb4:	4b1a      	ldr	r3, [pc, #104]	@ (8002020 <MX_LPUART1_UART_Init+0x90>)
 8001fb6:	220c      	movs	r2, #12
 8001fb8:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001fba:	4b19      	ldr	r3, [pc, #100]	@ (8002020 <MX_LPUART1_UART_Init+0x90>)
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001fc0:	4b17      	ldr	r3, [pc, #92]	@ (8002020 <MX_LPUART1_UART_Init+0x90>)
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001fc6:	4b16      	ldr	r3, [pc, #88]	@ (8002020 <MX_LPUART1_UART_Init+0x90>)
 8001fc8:	2200      	movs	r2, #0
 8001fca:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001fcc:	4b14      	ldr	r3, [pc, #80]	@ (8002020 <MX_LPUART1_UART_Init+0x90>)
 8001fce:	2200      	movs	r2, #0
 8001fd0:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8001fd2:	4b13      	ldr	r3, [pc, #76]	@ (8002020 <MX_LPUART1_UART_Init+0x90>)
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001fd8:	4811      	ldr	r0, [pc, #68]	@ (8002020 <MX_LPUART1_UART_Init+0x90>)
 8001fda:	f004 fc37 	bl	800684c <HAL_UART_Init>
 8001fde:	4603      	mov	r3, r0
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d001      	beq.n	8001fe8 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8001fe4:	f7ff fb9e 	bl	8001724 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001fe8:	2100      	movs	r1, #0
 8001fea:	480d      	ldr	r0, [pc, #52]	@ (8002020 <MX_LPUART1_UART_Init+0x90>)
 8001fec:	f005 f9e4 	bl	80073b8 <HAL_UARTEx_SetTxFifoThreshold>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d001      	beq.n	8001ffa <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001ff6:	f7ff fb95 	bl	8001724 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001ffa:	2100      	movs	r1, #0
 8001ffc:	4808      	ldr	r0, [pc, #32]	@ (8002020 <MX_LPUART1_UART_Init+0x90>)
 8001ffe:	f005 fa19 	bl	8007434 <HAL_UARTEx_SetRxFifoThreshold>
 8002002:	4603      	mov	r3, r0
 8002004:	2b00      	cmp	r3, #0
 8002006:	d001      	beq.n	800200c <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002008:	f7ff fb8c 	bl	8001724 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 800200c:	4804      	ldr	r0, [pc, #16]	@ (8002020 <MX_LPUART1_UART_Init+0x90>)
 800200e:	f005 f99a 	bl	8007346 <HAL_UARTEx_DisableFifoMode>
 8002012:	4603      	mov	r3, r0
 8002014:	2b00      	cmp	r3, #0
 8002016:	d001      	beq.n	800201c <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002018:	f7ff fb84 	bl	8001724 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 800201c:	bf00      	nop
 800201e:	bd80      	pop	{r7, pc}
 8002020:	2000043c 	.word	0x2000043c
 8002024:	40008000 	.word	0x40008000

08002028 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800202c:	4b22      	ldr	r3, [pc, #136]	@ (80020b8 <MX_USART1_UART_Init+0x90>)
 800202e:	4a23      	ldr	r2, [pc, #140]	@ (80020bc <MX_USART1_UART_Init+0x94>)
 8002030:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002032:	4b21      	ldr	r3, [pc, #132]	@ (80020b8 <MX_USART1_UART_Init+0x90>)
 8002034:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002038:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800203a:	4b1f      	ldr	r3, [pc, #124]	@ (80020b8 <MX_USART1_UART_Init+0x90>)
 800203c:	2200      	movs	r2, #0
 800203e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002040:	4b1d      	ldr	r3, [pc, #116]	@ (80020b8 <MX_USART1_UART_Init+0x90>)
 8002042:	2200      	movs	r2, #0
 8002044:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002046:	4b1c      	ldr	r3, [pc, #112]	@ (80020b8 <MX_USART1_UART_Init+0x90>)
 8002048:	2200      	movs	r2, #0
 800204a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800204c:	4b1a      	ldr	r3, [pc, #104]	@ (80020b8 <MX_USART1_UART_Init+0x90>)
 800204e:	220c      	movs	r2, #12
 8002050:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002052:	4b19      	ldr	r3, [pc, #100]	@ (80020b8 <MX_USART1_UART_Init+0x90>)
 8002054:	2200      	movs	r2, #0
 8002056:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002058:	4b17      	ldr	r3, [pc, #92]	@ (80020b8 <MX_USART1_UART_Init+0x90>)
 800205a:	2200      	movs	r2, #0
 800205c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800205e:	4b16      	ldr	r3, [pc, #88]	@ (80020b8 <MX_USART1_UART_Init+0x90>)
 8002060:	2200      	movs	r2, #0
 8002062:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002064:	4b14      	ldr	r3, [pc, #80]	@ (80020b8 <MX_USART1_UART_Init+0x90>)
 8002066:	2200      	movs	r2, #0
 8002068:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800206a:	4b13      	ldr	r3, [pc, #76]	@ (80020b8 <MX_USART1_UART_Init+0x90>)
 800206c:	2200      	movs	r2, #0
 800206e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_HalfDuplex_Init(&huart1) != HAL_OK)
 8002070:	4811      	ldr	r0, [pc, #68]	@ (80020b8 <MX_USART1_UART_Init+0x90>)
 8002072:	f004 fc3b 	bl	80068ec <HAL_HalfDuplex_Init>
 8002076:	4603      	mov	r3, r0
 8002078:	2b00      	cmp	r3, #0
 800207a:	d001      	beq.n	8002080 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 800207c:	f7ff fb52 	bl	8001724 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002080:	2100      	movs	r1, #0
 8002082:	480d      	ldr	r0, [pc, #52]	@ (80020b8 <MX_USART1_UART_Init+0x90>)
 8002084:	f005 f998 	bl	80073b8 <HAL_UARTEx_SetTxFifoThreshold>
 8002088:	4603      	mov	r3, r0
 800208a:	2b00      	cmp	r3, #0
 800208c:	d001      	beq.n	8002092 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800208e:	f7ff fb49 	bl	8001724 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002092:	2100      	movs	r1, #0
 8002094:	4808      	ldr	r0, [pc, #32]	@ (80020b8 <MX_USART1_UART_Init+0x90>)
 8002096:	f005 f9cd 	bl	8007434 <HAL_UARTEx_SetRxFifoThreshold>
 800209a:	4603      	mov	r3, r0
 800209c:	2b00      	cmp	r3, #0
 800209e:	d001      	beq.n	80020a4 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80020a0:	f7ff fb40 	bl	8001724 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80020a4:	4804      	ldr	r0, [pc, #16]	@ (80020b8 <MX_USART1_UART_Init+0x90>)
 80020a6:	f005 f94e 	bl	8007346 <HAL_UARTEx_DisableFifoMode>
 80020aa:	4603      	mov	r3, r0
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d001      	beq.n	80020b4 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80020b0:	f7ff fb38 	bl	8001724 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80020b4:	bf00      	nop
 80020b6:	bd80      	pop	{r7, pc}
 80020b8:	200004d0 	.word	0x200004d0
 80020bc:	40013800 	.word	0x40013800

080020c0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b09c      	sub	sp, #112	@ 0x70
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020c8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80020cc:	2200      	movs	r2, #0
 80020ce:	601a      	str	r2, [r3, #0]
 80020d0:	605a      	str	r2, [r3, #4]
 80020d2:	609a      	str	r2, [r3, #8]
 80020d4:	60da      	str	r2, [r3, #12]
 80020d6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80020d8:	f107 030c 	add.w	r3, r7, #12
 80020dc:	2250      	movs	r2, #80	@ 0x50
 80020de:	2100      	movs	r1, #0
 80020e0:	4618      	mov	r0, r3
 80020e2:	f008 f947 	bl	800a374 <memset>
  if(uartHandle->Instance==LPUART1)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	4a2b      	ldr	r2, [pc, #172]	@ (8002198 <HAL_UART_MspInit+0xd8>)
 80020ec:	4293      	cmp	r3, r2
 80020ee:	d125      	bne.n	800213c <HAL_UART_MspInit+0x7c>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80020f0:	2302      	movs	r3, #2
 80020f2:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80020f4:	2300      	movs	r3, #0
 80020f6:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80020f8:	f107 030c 	add.w	r3, r7, #12
 80020fc:	4618      	mov	r0, r3
 80020fe:	f002 fe2c 	bl	8004d5a <HAL_RCCEx_PeriphCLKConfig>
 8002102:	4603      	mov	r3, r0
 8002104:	2b00      	cmp	r3, #0
 8002106:	d001      	beq.n	800210c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002108:	f7ff fb0c 	bl	8001724 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 800210c:	2001      	movs	r0, #1
 800210e:	f7ff ff0c 	bl	8001f2a <LL_APB1_GRP2_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002112:	2001      	movs	r0, #1
 8002114:	f7ff fef0 	bl	8001ef8 <LL_AHB2_GRP1_EnableClock>
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002118:	230c      	movs	r3, #12
 800211a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800211c:	2302      	movs	r3, #2
 800211e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002120:	2300      	movs	r3, #0
 8002122:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002124:	2300      	movs	r3, #0
 8002126:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8002128:	2308      	movs	r3, #8
 800212a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800212c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002130:	4619      	mov	r1, r3
 8002132:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002136:	f000 fe57 	bl	8002de8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800213a:	e029      	b.n	8002190 <HAL_UART_MspInit+0xd0>
  else if(uartHandle->Instance==USART1)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	4a16      	ldr	r2, [pc, #88]	@ (800219c <HAL_UART_MspInit+0xdc>)
 8002142:	4293      	cmp	r3, r2
 8002144:	d124      	bne.n	8002190 <HAL_UART_MspInit+0xd0>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002146:	2301      	movs	r3, #1
 8002148:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800214a:	2300      	movs	r3, #0
 800214c:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800214e:	f107 030c 	add.w	r3, r7, #12
 8002152:	4618      	mov	r0, r3
 8002154:	f002 fe01 	bl	8004d5a <HAL_RCCEx_PeriphCLKConfig>
 8002158:	4603      	mov	r3, r0
 800215a:	2b00      	cmp	r3, #0
 800215c:	d001      	beq.n	8002162 <HAL_UART_MspInit+0xa2>
      Error_Handler();
 800215e:	f7ff fae1 	bl	8001724 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8002162:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8002166:	f7ff fef9 	bl	8001f5c <LL_APB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800216a:	2002      	movs	r0, #2
 800216c:	f7ff fec4 	bl	8001ef8 <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002170:	2340      	movs	r3, #64	@ 0x40
 8002172:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002174:	2312      	movs	r3, #18
 8002176:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002178:	2301      	movs	r3, #1
 800217a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800217c:	2300      	movs	r3, #0
 800217e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002180:	2307      	movs	r3, #7
 8002182:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002184:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002188:	4619      	mov	r1, r3
 800218a:	4805      	ldr	r0, [pc, #20]	@ (80021a0 <HAL_UART_MspInit+0xe0>)
 800218c:	f000 fe2c 	bl	8002de8 <HAL_GPIO_Init>
}
 8002190:	bf00      	nop
 8002192:	3770      	adds	r7, #112	@ 0x70
 8002194:	46bd      	mov	sp, r7
 8002196:	bd80      	pop	{r7, pc}
 8002198:	40008000 	.word	0x40008000
 800219c:	40013800 	.word	0x40013800
 80021a0:	48000400 	.word	0x48000400

080021a4 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 80021a4:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80021a6:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80021a8:	3304      	adds	r3, #4

080021aa <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80021aa:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80021ac:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 80021ae:	d3f9      	bcc.n	80021a4 <CopyDataInit>
  bx lr
 80021b0:	4770      	bx	lr

080021b2 <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 80021b2:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 80021b4:	3004      	adds	r0, #4

080021b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 80021b6:	4288      	cmp	r0, r1
  bcc FillZerobss
 80021b8:	d3fb      	bcc.n	80021b2 <FillZerobss>
  bx lr
 80021ba:	4770      	bx	lr

080021bc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80021bc:	480c      	ldr	r0, [pc, #48]	@ (80021f0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80021be:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80021c0:	f7ff fc54 	bl	8001a6c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 80021c4:	480b      	ldr	r0, [pc, #44]	@ (80021f4 <LoopForever+0x6>)
 80021c6:	490c      	ldr	r1, [pc, #48]	@ (80021f8 <LoopForever+0xa>)
 80021c8:	4a0c      	ldr	r2, [pc, #48]	@ (80021fc <LoopForever+0xe>)
 80021ca:	2300      	movs	r3, #0
 80021cc:	f7ff ffed 	bl	80021aa <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 80021d0:	480b      	ldr	r0, [pc, #44]	@ (8002200 <LoopForever+0x12>)
 80021d2:	490c      	ldr	r1, [pc, #48]	@ (8002204 <LoopForever+0x16>)
 80021d4:	4a0c      	ldr	r2, [pc, #48]	@ (8002208 <LoopForever+0x1a>)
 80021d6:	2300      	movs	r3, #0
 80021d8:	f7ff ffe7 	bl	80021aa <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 80021dc:	480b      	ldr	r0, [pc, #44]	@ (800220c <LoopForever+0x1e>)
 80021de:	490c      	ldr	r1, [pc, #48]	@ (8002210 <LoopForever+0x22>)
 80021e0:	2300      	movs	r3, #0
 80021e2:	f7ff ffe8 	bl	80021b6 <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80021e6:	f008 f97b 	bl	800a4e0 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80021ea:	f7ff f9b1 	bl	8001550 <main>

080021ee <LoopForever>:

LoopForever:
  b LoopForever
 80021ee:	e7fe      	b.n	80021ee <LoopForever>
  ldr   r0, =_estack
 80021f0:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 80021f4:	20000008 	.word	0x20000008
 80021f8:	200001ec 	.word	0x200001ec
 80021fc:	0800d56c 	.word	0x0800d56c
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8002200:	20030000 	.word	0x20030000
 8002204:	20030000 	.word	0x20030000
 8002208:	0800d750 	.word	0x0800d750
  INIT_BSS _sbss, _ebss
 800220c:	200001ec 	.word	0x200001ec
 8002210:	20001410 	.word	0x20001410

08002214 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002214:	e7fe      	b.n	8002214 <ADC1_IRQHandler>
	...

08002218 <Encodeur_Init>:

static int32_t last_tim2 = 0;
static int32_t last_lptim1 = 0;

void Encodeur_Init(void)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	af00      	add	r7, sp, #0
    // Reset software
    last_tim2 = 0;
 800221c:	4b0c      	ldr	r3, [pc, #48]	@ (8002250 <Encodeur_Init+0x38>)
 800221e:	2200      	movs	r2, #0
 8002220:	601a      	str	r2, [r3, #0]
    last_lptim1 = 0;
 8002222:	4b0c      	ldr	r3, [pc, #48]	@ (8002254 <Encodeur_Init+0x3c>)
 8002224:	2200      	movs	r2, #0
 8002226:	601a      	str	r2, [r3, #0]

    // Reset hardware counters
    __HAL_TIM_SET_COUNTER(&htim2, 0);
 8002228:	4b0b      	ldr	r3, [pc, #44]	@ (8002258 <Encodeur_Init+0x40>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	2200      	movs	r2, #0
 800222e:	625a      	str	r2, [r3, #36]	@ 0x24
    HAL_LPTIM_Counter_Start(&hlptim1,0xFFFF);
 8002230:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8002234:	4809      	ldr	r0, [pc, #36]	@ (800225c <Encodeur_Init+0x44>)
 8002236:	f001 f98b 	bl	8003550 <HAL_LPTIM_Counter_Start>

    // Start encoder interfaces
    HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL); // c le Global Capture/compare channel identifier
 800223a:	213c      	movs	r1, #60	@ 0x3c
 800223c:	4806      	ldr	r0, [pc, #24]	@ (8002258 <Encodeur_Init+0x40>)
 800223e:	f003 fa9b 	bl	8005778 <HAL_TIM_Encoder_Start>

    HAL_LPTIM_Encoder_Start(&hlptim1, 0xFFFF);
 8002242:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8002246:	4805      	ldr	r0, [pc, #20]	@ (800225c <Encodeur_Init+0x44>)
 8002248:	f001 f936 	bl	80034b8 <HAL_LPTIM_Encoder_Start>
}
 800224c:	bf00      	nop
 800224e:	bd80      	pop	{r7, pc}
 8002250:	20000564 	.word	0x20000564
 8002254:	20000568 	.word	0x20000568
 8002258:	200003f0 	.word	0x200003f0
 800225c:	200002b4 	.word	0x200002b4

08002260 <Encodeur_Read>:


void Encodeur_Read(Encodeur_t *enc)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b084      	sub	sp, #16
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
    uint16_t now_1 = (uint16_t)__HAL_TIM_GET_COUNTER(&htim2);
 8002268:	4b1c      	ldr	r3, [pc, #112]	@ (80022dc <Encodeur_Read+0x7c>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800226e:	81fb      	strh	r3, [r7, #14]
    uint16_t now_2 = (uint16_t)HAL_LPTIM_ReadCounter(&hlptim1);
 8002270:	481b      	ldr	r0, [pc, #108]	@ (80022e0 <Encodeur_Read+0x80>)
 8002272:	f001 f9b1 	bl	80035d8 <HAL_LPTIM_ReadCounter>
 8002276:	4603      	mov	r3, r0
 8002278:	81bb      	strh	r3, [r7, #12]

    int16_t d1 = (int16_t)(now_1 - last_tim2);   // SUB 16 bits  automatique modulo 65536
 800227a:	4b1a      	ldr	r3, [pc, #104]	@ (80022e4 <Encodeur_Read+0x84>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	b29b      	uxth	r3, r3
 8002280:	89fa      	ldrh	r2, [r7, #14]
 8002282:	1ad3      	subs	r3, r2, r3
 8002284:	b29b      	uxth	r3, r3
 8002286:	817b      	strh	r3, [r7, #10]
    int16_t d2 = (int16_t)(now_2 - last_lptim1);
 8002288:	4b17      	ldr	r3, [pc, #92]	@ (80022e8 <Encodeur_Read+0x88>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	b29b      	uxth	r3, r3
 800228e:	89ba      	ldrh	r2, [r7, #12]
 8002290:	1ad3      	subs	r3, r2, r3
 8002292:	b29b      	uxth	r3, r3
 8002294:	813b      	strh	r3, [r7, #8]

    last_tim2   = now_1;
 8002296:	89fb      	ldrh	r3, [r7, #14]
 8002298:	4a12      	ldr	r2, [pc, #72]	@ (80022e4 <Encodeur_Read+0x84>)
 800229a:	6013      	str	r3, [r2, #0]
    last_lptim1 = now_2;
 800229c:	89bb      	ldrh	r3, [r7, #12]
 800229e:	4a12      	ldr	r2, [pc, #72]	@ (80022e8 <Encodeur_Read+0x88>)
 80022a0:	6013      	str	r3, [r2, #0]

    enc->delta_1  = d1;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	897a      	ldrh	r2, [r7, #10]
 80022a6:	801a      	strh	r2, [r3, #0]
    enc->delta_2 = -d2;      // inversion du signe car encodeur droit incrmente ngativement
 80022a8:	893b      	ldrh	r3, [r7, #8]
 80022aa:	425b      	negs	r3, r3
 80022ac:	b29b      	uxth	r3, r3
 80022ae:	b21a      	sxth	r2, r3
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	805a      	strh	r2, [r3, #2]

    enc->total_1 += enc->delta_1;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	685b      	ldr	r3, [r3, #4]
 80022b8:	687a      	ldr	r2, [r7, #4]
 80022ba:	f9b2 2000 	ldrsh.w	r2, [r2]
 80022be:	441a      	add	r2, r3
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	605a      	str	r2, [r3, #4]
    enc->total_2 += enc->delta_2;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	689b      	ldr	r3, [r3, #8]
 80022c8:	687a      	ldr	r2, [r7, #4]
 80022ca:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 80022ce:	441a      	add	r2, r3
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	609a      	str	r2, [r3, #8]
}
 80022d4:	bf00      	nop
 80022d6:	3710      	adds	r7, #16
 80022d8:	46bd      	mov	sp, r7
 80022da:	bd80      	pop	{r7, pc}
 80022dc:	200003f0 	.word	0x200003f0
 80022e0:	200002b4 	.word	0x200002b4
 80022e4:	20000564 	.word	0x20000564
 80022e8:	20000568 	.word	0x20000568

080022ec <Motor_Init>:

// ---------------------------------------------------------------------------
// INIT
// ---------------------------------------------------------------------------
void Motor_Init(h_Motor_t *hMotors, TIM_HandleTypeDef *htim)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b082      	sub	sp, #8
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
 80022f4:	6039      	str	r1, [r7, #0]
    hMotors->htim_pwm = htim;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	683a      	ldr	r2, [r7, #0]
 80022fa:	61da      	str	r2, [r3, #28]

    // Ramp settings
    hMotors->speed_ramp1 = 20;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	2214      	movs	r2, #20
 8002300:	615a      	str	r2, [r3, #20]
    hMotors->speed_ramp2 = 20;
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	2214      	movs	r2, #20
 8002306:	619a      	str	r2, [r3, #24]

    hMotors->current_speed1 = 0;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	2200      	movs	r2, #0
 800230c:	60da      	str	r2, [r3, #12]
    hMotors->current_speed2 = 0;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	2200      	movs	r2, #0
 8002312:	611a      	str	r2, [r3, #16]
    hMotors->target_speed1  = 0;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	2200      	movs	r2, #0
 8002318:	605a      	str	r2, [r3, #4]
    hMotors->target_speed2  = 0;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	2200      	movs	r2, #0
 800231e:	609a      	str	r2, [r3, #8]

    hMotors->mode_mot1 = STANDBY_MODE;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	2200      	movs	r2, #0
 8002324:	701a      	strb	r2, [r3, #0]
    hMotors->mode_mot2 = STANDBY_MODE;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	2200      	movs	r2, #0
 800232a:	705a      	strb	r2, [r3, #1]

    // Start PWM on ALL channels used
    HAL_TIM_PWM_Start(htim, hMotors->m1_forward_channel);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6a1b      	ldr	r3, [r3, #32]
 8002330:	4619      	mov	r1, r3
 8002332:	6838      	ldr	r0, [r7, #0]
 8002334:	f003 f8a0 	bl	8005478 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(htim, hMotors->m1_reverse_channel);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800233c:	4619      	mov	r1, r3
 800233e:	6838      	ldr	r0, [r7, #0]
 8002340:	f003 f89a 	bl	8005478 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(htim, hMotors->m2_forward_channel);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002348:	4619      	mov	r1, r3
 800234a:	6838      	ldr	r0, [r7, #0]
 800234c:	f003 f894 	bl	8005478 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(htim, hMotors->m2_reverse_channel);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002354:	4619      	mov	r1, r3
 8002356:	6838      	ldr	r0, [r7, #0]
 8002358:	f003 f88e 	bl	8005478 <HAL_TIM_PWM_Start>

    Motor_SetMode(hMotors);
 800235c:	6878      	ldr	r0, [r7, #4]
 800235e:	f000 f804 	bl	800236a <Motor_SetMode>
}
 8002362:	bf00      	nop
 8002364:	3708      	adds	r7, #8
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}

0800236a <Motor_SetMode>:

// ---------------------------------------------------------------------------
// MOTOR MODE SWITCH
// ---------------------------------------------------------------------------
void Motor_SetMode(h_Motor_t *hMotors)
{
 800236a:	b480      	push	{r7}
 800236c:	b085      	sub	sp, #20
 800236e:	af00      	add	r7, sp, #0
 8002370:	6078      	str	r0, [r7, #4]
    uint32_t ARR = hMotors->htim_pwm->Init.Period;
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	69db      	ldr	r3, [r3, #28]
 8002376:	68db      	ldr	r3, [r3, #12]
 8002378:	60fb      	str	r3, [r7, #12]

    // ----------------- MOT1 -------------------
    switch (hMotors->mode_mot1)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	781b      	ldrb	r3, [r3, #0]
 800237e:	2b03      	cmp	r3, #3
 8002380:	d077      	beq.n	8002472 <Motor_SetMode+0x108>
 8002382:	2b03      	cmp	r3, #3
 8002384:	f300 80e4 	bgt.w	8002550 <Motor_SetMode+0x1e6>
 8002388:	2b01      	cmp	r3, #1
 800238a:	d002      	beq.n	8002392 <Motor_SetMode+0x28>
 800238c:	2b02      	cmp	r3, #2
 800238e:	d038      	beq.n	8002402 <Motor_SetMode+0x98>
 8002390:	e0de      	b.n	8002550 <Motor_SetMode+0x1e6>
    {
        case FORWARD_MODE:
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m1_reverse_channel, 0);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002396:	2b00      	cmp	r3, #0
 8002398:	d105      	bne.n	80023a6 <Motor_SetMode+0x3c>
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	69db      	ldr	r3, [r3, #28]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	2200      	movs	r2, #0
 80023a2:	635a      	str	r2, [r3, #52]	@ 0x34
            break;
 80023a4:	e143      	b.n	800262e <Motor_SetMode+0x2c4>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m1_reverse_channel, 0);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023aa:	2b04      	cmp	r3, #4
 80023ac:	d105      	bne.n	80023ba <Motor_SetMode+0x50>
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	69db      	ldr	r3, [r3, #28]
 80023b2:	681a      	ldr	r2, [r3, #0]
 80023b4:	2300      	movs	r3, #0
 80023b6:	6393      	str	r3, [r2, #56]	@ 0x38
            break;
 80023b8:	e139      	b.n	800262e <Motor_SetMode+0x2c4>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m1_reverse_channel, 0);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023be:	2b08      	cmp	r3, #8
 80023c0:	d105      	bne.n	80023ce <Motor_SetMode+0x64>
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	69db      	ldr	r3, [r3, #28]
 80023c6:	681a      	ldr	r2, [r3, #0]
 80023c8:	2300      	movs	r3, #0
 80023ca:	63d3      	str	r3, [r2, #60]	@ 0x3c
            break;
 80023cc:	e12f      	b.n	800262e <Motor_SetMode+0x2c4>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m1_reverse_channel, 0);
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023d2:	2b0c      	cmp	r3, #12
 80023d4:	d105      	bne.n	80023e2 <Motor_SetMode+0x78>
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	69db      	ldr	r3, [r3, #28]
 80023da:	681a      	ldr	r2, [r3, #0]
 80023dc:	2300      	movs	r3, #0
 80023de:	6413      	str	r3, [r2, #64]	@ 0x40
            break;
 80023e0:	e125      	b.n	800262e <Motor_SetMode+0x2c4>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m1_reverse_channel, 0);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023e6:	2b10      	cmp	r3, #16
 80023e8:	d105      	bne.n	80023f6 <Motor_SetMode+0x8c>
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	69db      	ldr	r3, [r3, #28]
 80023ee:	681a      	ldr	r2, [r3, #0]
 80023f0:	2300      	movs	r3, #0
 80023f2:	6593      	str	r3, [r2, #88]	@ 0x58
            break;
 80023f4:	e11b      	b.n	800262e <Motor_SetMode+0x2c4>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m1_reverse_channel, 0);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	69db      	ldr	r3, [r3, #28]
 80023fa:	681a      	ldr	r2, [r3, #0]
 80023fc:	2300      	movs	r3, #0
 80023fe:	65d3      	str	r3, [r2, #92]	@ 0x5c
            break;
 8002400:	e115      	b.n	800262e <Motor_SetMode+0x2c4>

        case REVERSE_MODE:
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m1_forward_channel, 0);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6a1b      	ldr	r3, [r3, #32]
 8002406:	2b00      	cmp	r3, #0
 8002408:	d105      	bne.n	8002416 <Motor_SetMode+0xac>
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	69db      	ldr	r3, [r3, #28]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	2200      	movs	r2, #0
 8002412:	635a      	str	r2, [r3, #52]	@ 0x34
            break;
 8002414:	e10b      	b.n	800262e <Motor_SetMode+0x2c4>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m1_forward_channel, 0);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	6a1b      	ldr	r3, [r3, #32]
 800241a:	2b04      	cmp	r3, #4
 800241c:	d105      	bne.n	800242a <Motor_SetMode+0xc0>
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	69db      	ldr	r3, [r3, #28]
 8002422:	681a      	ldr	r2, [r3, #0]
 8002424:	2300      	movs	r3, #0
 8002426:	6393      	str	r3, [r2, #56]	@ 0x38
            break;
 8002428:	e101      	b.n	800262e <Motor_SetMode+0x2c4>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m1_forward_channel, 0);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6a1b      	ldr	r3, [r3, #32]
 800242e:	2b08      	cmp	r3, #8
 8002430:	d105      	bne.n	800243e <Motor_SetMode+0xd4>
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	69db      	ldr	r3, [r3, #28]
 8002436:	681a      	ldr	r2, [r3, #0]
 8002438:	2300      	movs	r3, #0
 800243a:	63d3      	str	r3, [r2, #60]	@ 0x3c
            break;
 800243c:	e0f7      	b.n	800262e <Motor_SetMode+0x2c4>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m1_forward_channel, 0);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	6a1b      	ldr	r3, [r3, #32]
 8002442:	2b0c      	cmp	r3, #12
 8002444:	d105      	bne.n	8002452 <Motor_SetMode+0xe8>
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	69db      	ldr	r3, [r3, #28]
 800244a:	681a      	ldr	r2, [r3, #0]
 800244c:	2300      	movs	r3, #0
 800244e:	6413      	str	r3, [r2, #64]	@ 0x40
            break;
 8002450:	e0ed      	b.n	800262e <Motor_SetMode+0x2c4>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m1_forward_channel, 0);
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	6a1b      	ldr	r3, [r3, #32]
 8002456:	2b10      	cmp	r3, #16
 8002458:	d105      	bne.n	8002466 <Motor_SetMode+0xfc>
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	69db      	ldr	r3, [r3, #28]
 800245e:	681a      	ldr	r2, [r3, #0]
 8002460:	2300      	movs	r3, #0
 8002462:	6593      	str	r3, [r2, #88]	@ 0x58
            break;
 8002464:	e0e3      	b.n	800262e <Motor_SetMode+0x2c4>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m1_forward_channel, 0);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	69db      	ldr	r3, [r3, #28]
 800246a:	681a      	ldr	r2, [r3, #0]
 800246c:	2300      	movs	r3, #0
 800246e:	65d3      	str	r3, [r2, #92]	@ 0x5c
            break;
 8002470:	e0dd      	b.n	800262e <Motor_SetMode+0x2c4>

        case BRAKE_MODE:
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m1_forward_channel, ARR);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6a1b      	ldr	r3, [r3, #32]
 8002476:	2b00      	cmp	r3, #0
 8002478:	d105      	bne.n	8002486 <Motor_SetMode+0x11c>
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	69db      	ldr	r3, [r3, #28]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	68fa      	ldr	r2, [r7, #12]
 8002482:	635a      	str	r2, [r3, #52]	@ 0x34
 8002484:	e02c      	b.n	80024e0 <Motor_SetMode+0x176>
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6a1b      	ldr	r3, [r3, #32]
 800248a:	2b04      	cmp	r3, #4
 800248c:	d105      	bne.n	800249a <Motor_SetMode+0x130>
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	69db      	ldr	r3, [r3, #28]
 8002492:	681a      	ldr	r2, [r3, #0]
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	6393      	str	r3, [r2, #56]	@ 0x38
 8002498:	e022      	b.n	80024e0 <Motor_SetMode+0x176>
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	6a1b      	ldr	r3, [r3, #32]
 800249e:	2b08      	cmp	r3, #8
 80024a0:	d105      	bne.n	80024ae <Motor_SetMode+0x144>
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	69db      	ldr	r3, [r3, #28]
 80024a6:	681a      	ldr	r2, [r3, #0]
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80024ac:	e018      	b.n	80024e0 <Motor_SetMode+0x176>
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	6a1b      	ldr	r3, [r3, #32]
 80024b2:	2b0c      	cmp	r3, #12
 80024b4:	d105      	bne.n	80024c2 <Motor_SetMode+0x158>
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	69db      	ldr	r3, [r3, #28]
 80024ba:	681a      	ldr	r2, [r3, #0]
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	6413      	str	r3, [r2, #64]	@ 0x40
 80024c0:	e00e      	b.n	80024e0 <Motor_SetMode+0x176>
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	6a1b      	ldr	r3, [r3, #32]
 80024c6:	2b10      	cmp	r3, #16
 80024c8:	d105      	bne.n	80024d6 <Motor_SetMode+0x16c>
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	69db      	ldr	r3, [r3, #28]
 80024ce:	681a      	ldr	r2, [r3, #0]
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	6593      	str	r3, [r2, #88]	@ 0x58
 80024d4:	e004      	b.n	80024e0 <Motor_SetMode+0x176>
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	69db      	ldr	r3, [r3, #28]
 80024da:	681a      	ldr	r2, [r3, #0]
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	65d3      	str	r3, [r2, #92]	@ 0x5c
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m1_reverse_channel, ARR);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d105      	bne.n	80024f4 <Motor_SetMode+0x18a>
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	69db      	ldr	r3, [r3, #28]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	68fa      	ldr	r2, [r7, #12]
 80024f0:	635a      	str	r2, [r3, #52]	@ 0x34
            break;
 80024f2:	e09c      	b.n	800262e <Motor_SetMode+0x2c4>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m1_reverse_channel, ARR);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024f8:	2b04      	cmp	r3, #4
 80024fa:	d105      	bne.n	8002508 <Motor_SetMode+0x19e>
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	69db      	ldr	r3, [r3, #28]
 8002500:	681a      	ldr	r2, [r3, #0]
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	6393      	str	r3, [r2, #56]	@ 0x38
            break;
 8002506:	e092      	b.n	800262e <Motor_SetMode+0x2c4>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m1_reverse_channel, ARR);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800250c:	2b08      	cmp	r3, #8
 800250e:	d105      	bne.n	800251c <Motor_SetMode+0x1b2>
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	69db      	ldr	r3, [r3, #28]
 8002514:	681a      	ldr	r2, [r3, #0]
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	63d3      	str	r3, [r2, #60]	@ 0x3c
            break;
 800251a:	e088      	b.n	800262e <Motor_SetMode+0x2c4>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m1_reverse_channel, ARR);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002520:	2b0c      	cmp	r3, #12
 8002522:	d105      	bne.n	8002530 <Motor_SetMode+0x1c6>
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	69db      	ldr	r3, [r3, #28]
 8002528:	681a      	ldr	r2, [r3, #0]
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	6413      	str	r3, [r2, #64]	@ 0x40
            break;
 800252e:	e07e      	b.n	800262e <Motor_SetMode+0x2c4>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m1_reverse_channel, ARR);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002534:	2b10      	cmp	r3, #16
 8002536:	d105      	bne.n	8002544 <Motor_SetMode+0x1da>
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	69db      	ldr	r3, [r3, #28]
 800253c:	681a      	ldr	r2, [r3, #0]
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	6593      	str	r3, [r2, #88]	@ 0x58
            break;
 8002542:	e074      	b.n	800262e <Motor_SetMode+0x2c4>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m1_reverse_channel, ARR);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	69db      	ldr	r3, [r3, #28]
 8002548:	681a      	ldr	r2, [r3, #0]
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	65d3      	str	r3, [r2, #92]	@ 0x5c
            break;
 800254e:	e06e      	b.n	800262e <Motor_SetMode+0x2c4>

        default: // STANDBY
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m1_forward_channel, 0);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	6a1b      	ldr	r3, [r3, #32]
 8002554:	2b00      	cmp	r3, #0
 8002556:	d105      	bne.n	8002564 <Motor_SetMode+0x1fa>
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	69db      	ldr	r3, [r3, #28]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	2200      	movs	r2, #0
 8002560:	635a      	str	r2, [r3, #52]	@ 0x34
 8002562:	e02c      	b.n	80025be <Motor_SetMode+0x254>
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	6a1b      	ldr	r3, [r3, #32]
 8002568:	2b04      	cmp	r3, #4
 800256a:	d105      	bne.n	8002578 <Motor_SetMode+0x20e>
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	69db      	ldr	r3, [r3, #28]
 8002570:	681a      	ldr	r2, [r3, #0]
 8002572:	2300      	movs	r3, #0
 8002574:	6393      	str	r3, [r2, #56]	@ 0x38
 8002576:	e022      	b.n	80025be <Motor_SetMode+0x254>
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	6a1b      	ldr	r3, [r3, #32]
 800257c:	2b08      	cmp	r3, #8
 800257e:	d105      	bne.n	800258c <Motor_SetMode+0x222>
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	69db      	ldr	r3, [r3, #28]
 8002584:	681a      	ldr	r2, [r3, #0]
 8002586:	2300      	movs	r3, #0
 8002588:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800258a:	e018      	b.n	80025be <Motor_SetMode+0x254>
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	6a1b      	ldr	r3, [r3, #32]
 8002590:	2b0c      	cmp	r3, #12
 8002592:	d105      	bne.n	80025a0 <Motor_SetMode+0x236>
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	69db      	ldr	r3, [r3, #28]
 8002598:	681a      	ldr	r2, [r3, #0]
 800259a:	2300      	movs	r3, #0
 800259c:	6413      	str	r3, [r2, #64]	@ 0x40
 800259e:	e00e      	b.n	80025be <Motor_SetMode+0x254>
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6a1b      	ldr	r3, [r3, #32]
 80025a4:	2b10      	cmp	r3, #16
 80025a6:	d105      	bne.n	80025b4 <Motor_SetMode+0x24a>
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	69db      	ldr	r3, [r3, #28]
 80025ac:	681a      	ldr	r2, [r3, #0]
 80025ae:	2300      	movs	r3, #0
 80025b0:	6593      	str	r3, [r2, #88]	@ 0x58
 80025b2:	e004      	b.n	80025be <Motor_SetMode+0x254>
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	69db      	ldr	r3, [r3, #28]
 80025b8:	681a      	ldr	r2, [r3, #0]
 80025ba:	2300      	movs	r3, #0
 80025bc:	65d3      	str	r3, [r2, #92]	@ 0x5c
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m1_reverse_channel, 0);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d105      	bne.n	80025d2 <Motor_SetMode+0x268>
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	69db      	ldr	r3, [r3, #28]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	2200      	movs	r2, #0
 80025ce:	635a      	str	r2, [r3, #52]	@ 0x34
            break;
 80025d0:	e02c      	b.n	800262c <Motor_SetMode+0x2c2>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m1_reverse_channel, 0);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025d6:	2b04      	cmp	r3, #4
 80025d8:	d105      	bne.n	80025e6 <Motor_SetMode+0x27c>
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	69db      	ldr	r3, [r3, #28]
 80025de:	681a      	ldr	r2, [r3, #0]
 80025e0:	2300      	movs	r3, #0
 80025e2:	6393      	str	r3, [r2, #56]	@ 0x38
            break;
 80025e4:	e022      	b.n	800262c <Motor_SetMode+0x2c2>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m1_reverse_channel, 0);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025ea:	2b08      	cmp	r3, #8
 80025ec:	d105      	bne.n	80025fa <Motor_SetMode+0x290>
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	69db      	ldr	r3, [r3, #28]
 80025f2:	681a      	ldr	r2, [r3, #0]
 80025f4:	2300      	movs	r3, #0
 80025f6:	63d3      	str	r3, [r2, #60]	@ 0x3c
            break;
 80025f8:	e018      	b.n	800262c <Motor_SetMode+0x2c2>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m1_reverse_channel, 0);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025fe:	2b0c      	cmp	r3, #12
 8002600:	d105      	bne.n	800260e <Motor_SetMode+0x2a4>
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	69db      	ldr	r3, [r3, #28]
 8002606:	681a      	ldr	r2, [r3, #0]
 8002608:	2300      	movs	r3, #0
 800260a:	6413      	str	r3, [r2, #64]	@ 0x40
            break;
 800260c:	e00e      	b.n	800262c <Motor_SetMode+0x2c2>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m1_reverse_channel, 0);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002612:	2b10      	cmp	r3, #16
 8002614:	d105      	bne.n	8002622 <Motor_SetMode+0x2b8>
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	69db      	ldr	r3, [r3, #28]
 800261a:	681a      	ldr	r2, [r3, #0]
 800261c:	2300      	movs	r3, #0
 800261e:	6593      	str	r3, [r2, #88]	@ 0x58
            break;
 8002620:	e004      	b.n	800262c <Motor_SetMode+0x2c2>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m1_reverse_channel, 0);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	69db      	ldr	r3, [r3, #28]
 8002626:	681a      	ldr	r2, [r3, #0]
 8002628:	2300      	movs	r3, #0
 800262a:	65d3      	str	r3, [r2, #92]	@ 0x5c
            break;
 800262c:	bf00      	nop
    }

    // ----------------- MOT2 -------------------
    switch (hMotors->mode_mot2)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	785b      	ldrb	r3, [r3, #1]
 8002632:	2b03      	cmp	r3, #3
 8002634:	d077      	beq.n	8002726 <Motor_SetMode+0x3bc>
 8002636:	2b03      	cmp	r3, #3
 8002638:	f300 80e4 	bgt.w	8002804 <Motor_SetMode+0x49a>
 800263c:	2b01      	cmp	r3, #1
 800263e:	d002      	beq.n	8002646 <Motor_SetMode+0x2dc>
 8002640:	2b02      	cmp	r3, #2
 8002642:	d038      	beq.n	80026b6 <Motor_SetMode+0x34c>
 8002644:	e0de      	b.n	8002804 <Motor_SetMode+0x49a>
    {
        case FORWARD_MODE:
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m2_reverse_channel, 0);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800264a:	2b00      	cmp	r3, #0
 800264c:	d105      	bne.n	800265a <Motor_SetMode+0x2f0>
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	69db      	ldr	r3, [r3, #28]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	2200      	movs	r2, #0
 8002656:	635a      	str	r2, [r3, #52]	@ 0x34
            break;
 8002658:	e143      	b.n	80028e2 <Motor_SetMode+0x578>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m2_reverse_channel, 0);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800265e:	2b04      	cmp	r3, #4
 8002660:	d105      	bne.n	800266e <Motor_SetMode+0x304>
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	69db      	ldr	r3, [r3, #28]
 8002666:	681a      	ldr	r2, [r3, #0]
 8002668:	2300      	movs	r3, #0
 800266a:	6393      	str	r3, [r2, #56]	@ 0x38
            break;
 800266c:	e139      	b.n	80028e2 <Motor_SetMode+0x578>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m2_reverse_channel, 0);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002672:	2b08      	cmp	r3, #8
 8002674:	d105      	bne.n	8002682 <Motor_SetMode+0x318>
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	69db      	ldr	r3, [r3, #28]
 800267a:	681a      	ldr	r2, [r3, #0]
 800267c:	2300      	movs	r3, #0
 800267e:	63d3      	str	r3, [r2, #60]	@ 0x3c
            break;
 8002680:	e12f      	b.n	80028e2 <Motor_SetMode+0x578>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m2_reverse_channel, 0);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002686:	2b0c      	cmp	r3, #12
 8002688:	d105      	bne.n	8002696 <Motor_SetMode+0x32c>
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	69db      	ldr	r3, [r3, #28]
 800268e:	681a      	ldr	r2, [r3, #0]
 8002690:	2300      	movs	r3, #0
 8002692:	6413      	str	r3, [r2, #64]	@ 0x40
            break;
 8002694:	e125      	b.n	80028e2 <Motor_SetMode+0x578>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m2_reverse_channel, 0);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800269a:	2b10      	cmp	r3, #16
 800269c:	d105      	bne.n	80026aa <Motor_SetMode+0x340>
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	69db      	ldr	r3, [r3, #28]
 80026a2:	681a      	ldr	r2, [r3, #0]
 80026a4:	2300      	movs	r3, #0
 80026a6:	6593      	str	r3, [r2, #88]	@ 0x58
            break;
 80026a8:	e11b      	b.n	80028e2 <Motor_SetMode+0x578>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m2_reverse_channel, 0);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	69db      	ldr	r3, [r3, #28]
 80026ae:	681a      	ldr	r2, [r3, #0]
 80026b0:	2300      	movs	r3, #0
 80026b2:	65d3      	str	r3, [r2, #92]	@ 0x5c
            break;
 80026b4:	e115      	b.n	80028e2 <Motor_SetMode+0x578>

        case REVERSE_MODE:
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m2_forward_channel, 0);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d105      	bne.n	80026ca <Motor_SetMode+0x360>
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	69db      	ldr	r3, [r3, #28]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	2200      	movs	r2, #0
 80026c6:	635a      	str	r2, [r3, #52]	@ 0x34
            break;
 80026c8:	e10b      	b.n	80028e2 <Motor_SetMode+0x578>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m2_forward_channel, 0);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026ce:	2b04      	cmp	r3, #4
 80026d0:	d105      	bne.n	80026de <Motor_SetMode+0x374>
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	69db      	ldr	r3, [r3, #28]
 80026d6:	681a      	ldr	r2, [r3, #0]
 80026d8:	2300      	movs	r3, #0
 80026da:	6393      	str	r3, [r2, #56]	@ 0x38
            break;
 80026dc:	e101      	b.n	80028e2 <Motor_SetMode+0x578>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m2_forward_channel, 0);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026e2:	2b08      	cmp	r3, #8
 80026e4:	d105      	bne.n	80026f2 <Motor_SetMode+0x388>
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	69db      	ldr	r3, [r3, #28]
 80026ea:	681a      	ldr	r2, [r3, #0]
 80026ec:	2300      	movs	r3, #0
 80026ee:	63d3      	str	r3, [r2, #60]	@ 0x3c
            break;
 80026f0:	e0f7      	b.n	80028e2 <Motor_SetMode+0x578>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m2_forward_channel, 0);
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026f6:	2b0c      	cmp	r3, #12
 80026f8:	d105      	bne.n	8002706 <Motor_SetMode+0x39c>
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	69db      	ldr	r3, [r3, #28]
 80026fe:	681a      	ldr	r2, [r3, #0]
 8002700:	2300      	movs	r3, #0
 8002702:	6413      	str	r3, [r2, #64]	@ 0x40
            break;
 8002704:	e0ed      	b.n	80028e2 <Motor_SetMode+0x578>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m2_forward_channel, 0);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800270a:	2b10      	cmp	r3, #16
 800270c:	d105      	bne.n	800271a <Motor_SetMode+0x3b0>
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	69db      	ldr	r3, [r3, #28]
 8002712:	681a      	ldr	r2, [r3, #0]
 8002714:	2300      	movs	r3, #0
 8002716:	6593      	str	r3, [r2, #88]	@ 0x58
            break;
 8002718:	e0e3      	b.n	80028e2 <Motor_SetMode+0x578>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m2_forward_channel, 0);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	69db      	ldr	r3, [r3, #28]
 800271e:	681a      	ldr	r2, [r3, #0]
 8002720:	2300      	movs	r3, #0
 8002722:	65d3      	str	r3, [r2, #92]	@ 0x5c
            break;
 8002724:	e0dd      	b.n	80028e2 <Motor_SetMode+0x578>

        case BRAKE_MODE:
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m2_forward_channel, ARR);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800272a:	2b00      	cmp	r3, #0
 800272c:	d105      	bne.n	800273a <Motor_SetMode+0x3d0>
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	69db      	ldr	r3, [r3, #28]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	68fa      	ldr	r2, [r7, #12]
 8002736:	635a      	str	r2, [r3, #52]	@ 0x34
 8002738:	e02c      	b.n	8002794 <Motor_SetMode+0x42a>
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800273e:	2b04      	cmp	r3, #4
 8002740:	d105      	bne.n	800274e <Motor_SetMode+0x3e4>
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	69db      	ldr	r3, [r3, #28]
 8002746:	681a      	ldr	r2, [r3, #0]
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	6393      	str	r3, [r2, #56]	@ 0x38
 800274c:	e022      	b.n	8002794 <Motor_SetMode+0x42a>
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002752:	2b08      	cmp	r3, #8
 8002754:	d105      	bne.n	8002762 <Motor_SetMode+0x3f8>
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	69db      	ldr	r3, [r3, #28]
 800275a:	681a      	ldr	r2, [r3, #0]
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002760:	e018      	b.n	8002794 <Motor_SetMode+0x42a>
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002766:	2b0c      	cmp	r3, #12
 8002768:	d105      	bne.n	8002776 <Motor_SetMode+0x40c>
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	69db      	ldr	r3, [r3, #28]
 800276e:	681a      	ldr	r2, [r3, #0]
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	6413      	str	r3, [r2, #64]	@ 0x40
 8002774:	e00e      	b.n	8002794 <Motor_SetMode+0x42a>
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800277a:	2b10      	cmp	r3, #16
 800277c:	d105      	bne.n	800278a <Motor_SetMode+0x420>
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	69db      	ldr	r3, [r3, #28]
 8002782:	681a      	ldr	r2, [r3, #0]
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	6593      	str	r3, [r2, #88]	@ 0x58
 8002788:	e004      	b.n	8002794 <Motor_SetMode+0x42a>
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	69db      	ldr	r3, [r3, #28]
 800278e:	681a      	ldr	r2, [r3, #0]
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	65d3      	str	r3, [r2, #92]	@ 0x5c
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m2_reverse_channel, ARR);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002798:	2b00      	cmp	r3, #0
 800279a:	d105      	bne.n	80027a8 <Motor_SetMode+0x43e>
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	69db      	ldr	r3, [r3, #28]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	68fa      	ldr	r2, [r7, #12]
 80027a4:	635a      	str	r2, [r3, #52]	@ 0x34
            break;
 80027a6:	e09c      	b.n	80028e2 <Motor_SetMode+0x578>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m2_reverse_channel, ARR);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027ac:	2b04      	cmp	r3, #4
 80027ae:	d105      	bne.n	80027bc <Motor_SetMode+0x452>
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	69db      	ldr	r3, [r3, #28]
 80027b4:	681a      	ldr	r2, [r3, #0]
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	6393      	str	r3, [r2, #56]	@ 0x38
            break;
 80027ba:	e092      	b.n	80028e2 <Motor_SetMode+0x578>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m2_reverse_channel, ARR);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027c0:	2b08      	cmp	r3, #8
 80027c2:	d105      	bne.n	80027d0 <Motor_SetMode+0x466>
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	69db      	ldr	r3, [r3, #28]
 80027c8:	681a      	ldr	r2, [r3, #0]
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	63d3      	str	r3, [r2, #60]	@ 0x3c
            break;
 80027ce:	e088      	b.n	80028e2 <Motor_SetMode+0x578>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m2_reverse_channel, ARR);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027d4:	2b0c      	cmp	r3, #12
 80027d6:	d105      	bne.n	80027e4 <Motor_SetMode+0x47a>
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	69db      	ldr	r3, [r3, #28]
 80027dc:	681a      	ldr	r2, [r3, #0]
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	6413      	str	r3, [r2, #64]	@ 0x40
            break;
 80027e2:	e07e      	b.n	80028e2 <Motor_SetMode+0x578>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m2_reverse_channel, ARR);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027e8:	2b10      	cmp	r3, #16
 80027ea:	d105      	bne.n	80027f8 <Motor_SetMode+0x48e>
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	69db      	ldr	r3, [r3, #28]
 80027f0:	681a      	ldr	r2, [r3, #0]
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	6593      	str	r3, [r2, #88]	@ 0x58
            break;
 80027f6:	e074      	b.n	80028e2 <Motor_SetMode+0x578>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m2_reverse_channel, ARR);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	69db      	ldr	r3, [r3, #28]
 80027fc:	681a      	ldr	r2, [r3, #0]
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	65d3      	str	r3, [r2, #92]	@ 0x5c
            break;
 8002802:	e06e      	b.n	80028e2 <Motor_SetMode+0x578>

        default: // STANDBY
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m2_forward_channel, 0);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002808:	2b00      	cmp	r3, #0
 800280a:	d105      	bne.n	8002818 <Motor_SetMode+0x4ae>
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	69db      	ldr	r3, [r3, #28]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	2200      	movs	r2, #0
 8002814:	635a      	str	r2, [r3, #52]	@ 0x34
 8002816:	e02c      	b.n	8002872 <Motor_SetMode+0x508>
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800281c:	2b04      	cmp	r3, #4
 800281e:	d105      	bne.n	800282c <Motor_SetMode+0x4c2>
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	69db      	ldr	r3, [r3, #28]
 8002824:	681a      	ldr	r2, [r3, #0]
 8002826:	2300      	movs	r3, #0
 8002828:	6393      	str	r3, [r2, #56]	@ 0x38
 800282a:	e022      	b.n	8002872 <Motor_SetMode+0x508>
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002830:	2b08      	cmp	r3, #8
 8002832:	d105      	bne.n	8002840 <Motor_SetMode+0x4d6>
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	69db      	ldr	r3, [r3, #28]
 8002838:	681a      	ldr	r2, [r3, #0]
 800283a:	2300      	movs	r3, #0
 800283c:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800283e:	e018      	b.n	8002872 <Motor_SetMode+0x508>
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002844:	2b0c      	cmp	r3, #12
 8002846:	d105      	bne.n	8002854 <Motor_SetMode+0x4ea>
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	69db      	ldr	r3, [r3, #28]
 800284c:	681a      	ldr	r2, [r3, #0]
 800284e:	2300      	movs	r3, #0
 8002850:	6413      	str	r3, [r2, #64]	@ 0x40
 8002852:	e00e      	b.n	8002872 <Motor_SetMode+0x508>
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002858:	2b10      	cmp	r3, #16
 800285a:	d105      	bne.n	8002868 <Motor_SetMode+0x4fe>
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	69db      	ldr	r3, [r3, #28]
 8002860:	681a      	ldr	r2, [r3, #0]
 8002862:	2300      	movs	r3, #0
 8002864:	6593      	str	r3, [r2, #88]	@ 0x58
 8002866:	e004      	b.n	8002872 <Motor_SetMode+0x508>
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	69db      	ldr	r3, [r3, #28]
 800286c:	681a      	ldr	r2, [r3, #0]
 800286e:	2300      	movs	r3, #0
 8002870:	65d3      	str	r3, [r2, #92]	@ 0x5c
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m2_reverse_channel, 0);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002876:	2b00      	cmp	r3, #0
 8002878:	d105      	bne.n	8002886 <Motor_SetMode+0x51c>
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	69db      	ldr	r3, [r3, #28]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	2200      	movs	r2, #0
 8002882:	635a      	str	r2, [r3, #52]	@ 0x34
            break;
 8002884:	e02c      	b.n	80028e0 <Motor_SetMode+0x576>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m2_reverse_channel, 0);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800288a:	2b04      	cmp	r3, #4
 800288c:	d105      	bne.n	800289a <Motor_SetMode+0x530>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	69db      	ldr	r3, [r3, #28]
 8002892:	681a      	ldr	r2, [r3, #0]
 8002894:	2300      	movs	r3, #0
 8002896:	6393      	str	r3, [r2, #56]	@ 0x38
            break;
 8002898:	e022      	b.n	80028e0 <Motor_SetMode+0x576>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m2_reverse_channel, 0);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800289e:	2b08      	cmp	r3, #8
 80028a0:	d105      	bne.n	80028ae <Motor_SetMode+0x544>
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	69db      	ldr	r3, [r3, #28]
 80028a6:	681a      	ldr	r2, [r3, #0]
 80028a8:	2300      	movs	r3, #0
 80028aa:	63d3      	str	r3, [r2, #60]	@ 0x3c
            break;
 80028ac:	e018      	b.n	80028e0 <Motor_SetMode+0x576>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m2_reverse_channel, 0);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028b2:	2b0c      	cmp	r3, #12
 80028b4:	d105      	bne.n	80028c2 <Motor_SetMode+0x558>
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	69db      	ldr	r3, [r3, #28]
 80028ba:	681a      	ldr	r2, [r3, #0]
 80028bc:	2300      	movs	r3, #0
 80028be:	6413      	str	r3, [r2, #64]	@ 0x40
            break;
 80028c0:	e00e      	b.n	80028e0 <Motor_SetMode+0x576>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m2_reverse_channel, 0);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028c6:	2b10      	cmp	r3, #16
 80028c8:	d105      	bne.n	80028d6 <Motor_SetMode+0x56c>
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	69db      	ldr	r3, [r3, #28]
 80028ce:	681a      	ldr	r2, [r3, #0]
 80028d0:	2300      	movs	r3, #0
 80028d2:	6593      	str	r3, [r2, #88]	@ 0x58
            break;
 80028d4:	e004      	b.n	80028e0 <Motor_SetMode+0x576>
            __HAL_TIM_SET_COMPARE(hMotors->htim_pwm, hMotors->m2_reverse_channel, 0);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	69db      	ldr	r3, [r3, #28]
 80028da:	681a      	ldr	r2, [r3, #0]
 80028dc:	2300      	movs	r3, #0
 80028de:	65d3      	str	r3, [r2, #92]	@ 0x5c
            break;
 80028e0:	bf00      	nop
    }
}
 80028e2:	bf00      	nop
 80028e4:	3714      	adds	r7, #20
 80028e6:	46bd      	mov	sp, r7
 80028e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ec:	4770      	bx	lr
	...

080028f0 <Motor_SetSpeed_percent>:

// ---------------------------------------------------------------------------
void Motor_SetSpeed_percent(h_Motor_t *hMotors, float m1_percent, float m2_percent)
{
 80028f0:	b480      	push	{r7}
 80028f2:	b087      	sub	sp, #28
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	60f8      	str	r0, [r7, #12]
 80028f8:	ed87 0a02 	vstr	s0, [r7, #8]
 80028fc:	edc7 0a01 	vstr	s1, [r7, #4]
    uint16_t ARR = hMotors->htim_pwm->Init.Period;
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	69db      	ldr	r3, [r3, #28]
 8002904:	68db      	ldr	r3, [r3, #12]
 8002906:	82fb      	strh	r3, [r7, #22]

    hMotors->target_speed1 = (int)(ARR * (m1_percent / 100.0f));
 8002908:	8afb      	ldrh	r3, [r7, #22]
 800290a:	ee07 3a90 	vmov	s15, r3
 800290e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002912:	edd7 6a02 	vldr	s13, [r7, #8]
 8002916:	ed9f 6a12 	vldr	s12, [pc, #72]	@ 8002960 <Motor_SetSpeed_percent+0x70>
 800291a:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800291e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002922:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002926:	ee17 2a90 	vmov	r2, s15
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	605a      	str	r2, [r3, #4]
    hMotors->target_speed2 = (int)(ARR * (m2_percent / 100.0f));
 800292e:	8afb      	ldrh	r3, [r7, #22]
 8002930:	ee07 3a90 	vmov	s15, r3
 8002934:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002938:	edd7 6a01 	vldr	s13, [r7, #4]
 800293c:	ed9f 6a08 	vldr	s12, [pc, #32]	@ 8002960 <Motor_SetSpeed_percent+0x70>
 8002940:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002944:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002948:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800294c:	ee17 2a90 	vmov	r2, s15
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	609a      	str	r2, [r3, #8]
}
 8002954:	bf00      	nop
 8002956:	371c      	adds	r7, #28
 8002958:	46bd      	mov	sp, r7
 800295a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295e:	4770      	bx	lr
 8002960:	42c80000 	.word	0x42c80000

08002964 <Odom_Init>:


#include "odometry.h"

void Odom_Init(Odom_t *odom)
{
 8002964:	b480      	push	{r7}
 8002966:	b083      	sub	sp, #12
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
    odom->x = 0.0f;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	f04f 0200 	mov.w	r2, #0
 8002972:	601a      	str	r2, [r3, #0]
    odom->y = 0.0f;
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	f04f 0200 	mov.w	r2, #0
 800297a:	605a      	str	r2, [r3, #4]
    odom->theta = 0.0f;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	f04f 0200 	mov.w	r2, #0
 8002982:	609a      	str	r2, [r3, #8]
}
 8002984:	bf00      	nop
 8002986:	370c      	adds	r7, #12
 8002988:	46bd      	mov	sp, r7
 800298a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298e:	4770      	bx	lr

08002990 <Odom_Update>:

void Odom_Update(Odom_t *odom, const Encodeur_t *enc, const Odom_Params_t *p)
{
 8002990:	b5b0      	push	{r4, r5, r7, lr}
 8002992:	ed2d 8b02 	vpush	{d8}
 8002996:	b088      	sub	sp, #32
 8002998:	af00      	add	r7, sp, #0
 800299a:	60f8      	str	r0, [r7, #12]
 800299c:	60b9      	str	r1, [r7, #8]
 800299e:	607a      	str	r2, [r7, #4]
    // Convertir ticks -> distance par roue
    float dl = 2.0f * M_PI * p->wheel_radius * ((float)enc->delta_1  / p->ticks_per_rev);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	4618      	mov	r0, r3
 80029a6:	f7fd fda7 	bl	80004f8 <__aeabi_f2d>
 80029aa:	a373      	add	r3, pc, #460	@ (adr r3, 8002b78 <Odom_Update+0x1e8>)
 80029ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029b0:	f7fd fdfa 	bl	80005a8 <__aeabi_dmul>
 80029b4:	4602      	mov	r2, r0
 80029b6:	460b      	mov	r3, r1
 80029b8:	4614      	mov	r4, r2
 80029ba:	461d      	mov	r5, r3
 80029bc:	68bb      	ldr	r3, [r7, #8]
 80029be:	f9b3 3000 	ldrsh.w	r3, [r3]
 80029c2:	ee07 3a90 	vmov	s15, r3
 80029c6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	edd3 7a02 	vldr	s15, [r3, #8]
 80029d0:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80029d4:	ee16 0a90 	vmov	r0, s13
 80029d8:	f7fd fd8e 	bl	80004f8 <__aeabi_f2d>
 80029dc:	4602      	mov	r2, r0
 80029de:	460b      	mov	r3, r1
 80029e0:	4620      	mov	r0, r4
 80029e2:	4629      	mov	r1, r5
 80029e4:	f7fd fde0 	bl	80005a8 <__aeabi_dmul>
 80029e8:	4602      	mov	r2, r0
 80029ea:	460b      	mov	r3, r1
 80029ec:	4610      	mov	r0, r2
 80029ee:	4619      	mov	r1, r3
 80029f0:	f7fe f8b2 	bl	8000b58 <__aeabi_d2f>
 80029f4:	4603      	mov	r3, r0
 80029f6:	61fb      	str	r3, [r7, #28]
    float dr = 2.0f* M_PI * p->wheel_radius * ((float)enc->delta_2 / p->ticks_per_rev);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	4618      	mov	r0, r3
 80029fe:	f7fd fd7b 	bl	80004f8 <__aeabi_f2d>
 8002a02:	a35d      	add	r3, pc, #372	@ (adr r3, 8002b78 <Odom_Update+0x1e8>)
 8002a04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a08:	f7fd fdce 	bl	80005a8 <__aeabi_dmul>
 8002a0c:	4602      	mov	r2, r0
 8002a0e:	460b      	mov	r3, r1
 8002a10:	4614      	mov	r4, r2
 8002a12:	461d      	mov	r5, r3
 8002a14:	68bb      	ldr	r3, [r7, #8]
 8002a16:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002a1a:	ee07 3a90 	vmov	s15, r3
 8002a1e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	edd3 7a02 	vldr	s15, [r3, #8]
 8002a28:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002a2c:	ee16 0a90 	vmov	r0, s13
 8002a30:	f7fd fd62 	bl	80004f8 <__aeabi_f2d>
 8002a34:	4602      	mov	r2, r0
 8002a36:	460b      	mov	r3, r1
 8002a38:	4620      	mov	r0, r4
 8002a3a:	4629      	mov	r1, r5
 8002a3c:	f7fd fdb4 	bl	80005a8 <__aeabi_dmul>
 8002a40:	4602      	mov	r2, r0
 8002a42:	460b      	mov	r3, r1
 8002a44:	4610      	mov	r0, r2
 8002a46:	4619      	mov	r1, r3
 8002a48:	f7fe f886 	bl	8000b58 <__aeabi_d2f>
 8002a4c:	4603      	mov	r3, r0
 8002a4e:	61bb      	str	r3, [r7, #24]

    // Mouvement du centre
    float d_center = (dr + dl) / 2.0f;
 8002a50:	ed97 7a06 	vldr	s14, [r7, #24]
 8002a54:	edd7 7a07 	vldr	s15, [r7, #28]
 8002a58:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002a5c:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002a60:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002a64:	edc7 7a05 	vstr	s15, [r7, #20]

    // Variation angulaire
    float d_theta = (dr - dl) / p->wheel_base;
 8002a68:	ed97 7a06 	vldr	s14, [r7, #24]
 8002a6c:	edd7 7a07 	vldr	s15, [r7, #28]
 8002a70:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	ed93 7a01 	vldr	s14, [r3, #4]
 8002a7a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002a7e:	edc7 7a04 	vstr	s15, [r7, #16]

    // Mise  jour orientation
    odom->theta += d_theta;
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	ed93 7a02 	vldr	s14, [r3, #8]
 8002a88:	edd7 7a04 	vldr	s15, [r7, #16]
 8002a8c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	edc3 7a02 	vstr	s15, [r3, #8]

    // Normalisation
    if (odom->theta > M_PI) odom->theta -= 2*M_PI;
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	689b      	ldr	r3, [r3, #8]
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	f7fd fd2c 	bl	80004f8 <__aeabi_f2d>
 8002aa0:	a337      	add	r3, pc, #220	@ (adr r3, 8002b80 <Odom_Update+0x1f0>)
 8002aa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002aa6:	f7fe f80f 	bl	8000ac8 <__aeabi_dcmpgt>
 8002aaa:	4603      	mov	r3, r0
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d013      	beq.n	8002ad8 <Odom_Update+0x148>
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	689b      	ldr	r3, [r3, #8]
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	f7fd fd1f 	bl	80004f8 <__aeabi_f2d>
 8002aba:	a32f      	add	r3, pc, #188	@ (adr r3, 8002b78 <Odom_Update+0x1e8>)
 8002abc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ac0:	f7fd fbba 	bl	8000238 <__aeabi_dsub>
 8002ac4:	4602      	mov	r2, r0
 8002ac6:	460b      	mov	r3, r1
 8002ac8:	4610      	mov	r0, r2
 8002aca:	4619      	mov	r1, r3
 8002acc:	f7fe f844 	bl	8000b58 <__aeabi_d2f>
 8002ad0:	4602      	mov	r2, r0
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	609a      	str	r2, [r3, #8]
 8002ad6:	e01f      	b.n	8002b18 <Odom_Update+0x188>
    else if (odom->theta < -M_PI) odom->theta += 2*M_PI;
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	689b      	ldr	r3, [r3, #8]
 8002adc:	4618      	mov	r0, r3
 8002ade:	f7fd fd0b 	bl	80004f8 <__aeabi_f2d>
 8002ae2:	a329      	add	r3, pc, #164	@ (adr r3, 8002b88 <Odom_Update+0x1f8>)
 8002ae4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ae8:	f7fd ffd0 	bl	8000a8c <__aeabi_dcmplt>
 8002aec:	4603      	mov	r3, r0
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d012      	beq.n	8002b18 <Odom_Update+0x188>
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	689b      	ldr	r3, [r3, #8]
 8002af6:	4618      	mov	r0, r3
 8002af8:	f7fd fcfe 	bl	80004f8 <__aeabi_f2d>
 8002afc:	a31e      	add	r3, pc, #120	@ (adr r3, 8002b78 <Odom_Update+0x1e8>)
 8002afe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b02:	f7fd fb9b 	bl	800023c <__adddf3>
 8002b06:	4602      	mov	r2, r0
 8002b08:	460b      	mov	r3, r1
 8002b0a:	4610      	mov	r0, r2
 8002b0c:	4619      	mov	r1, r3
 8002b0e:	f7fe f823 	bl	8000b58 <__aeabi_d2f>
 8002b12:	4602      	mov	r2, r0
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	609a      	str	r2, [r3, #8]

    // Mise  jour position x,y
    odom->x += d_center * cosf(odom->theta);
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	ed93 8a00 	vldr	s16, [r3]
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	edd3 7a02 	vldr	s15, [r3, #8]
 8002b24:	eeb0 0a67 	vmov.f32	s0, s15
 8002b28:	f009 fb16 	bl	800c158 <cosf>
 8002b2c:	eeb0 7a40 	vmov.f32	s14, s0
 8002b30:	edd7 7a05 	vldr	s15, [r7, #20]
 8002b34:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b38:	ee78 7a27 	vadd.f32	s15, s16, s15
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	edc3 7a00 	vstr	s15, [r3]
    odom->y += d_center * sinf(odom->theta);
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	ed93 8a01 	vldr	s16, [r3, #4]
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	edd3 7a02 	vldr	s15, [r3, #8]
 8002b4e:	eeb0 0a67 	vmov.f32	s0, s15
 8002b52:	f009 fb45 	bl	800c1e0 <sinf>
 8002b56:	eeb0 7a40 	vmov.f32	s14, s0
 8002b5a:	edd7 7a05 	vldr	s15, [r7, #20]
 8002b5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b62:	ee78 7a27 	vadd.f32	s15, s16, s15
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	edc3 7a01 	vstr	s15, [r3, #4]
}
 8002b6c:	bf00      	nop
 8002b6e:	3720      	adds	r7, #32
 8002b70:	46bd      	mov	sp, r7
 8002b72:	ecbd 8b02 	vpop	{d8}
 8002b76:	bdb0      	pop	{r4, r5, r7, pc}
 8002b78:	54442d18 	.word	0x54442d18
 8002b7c:	401921fb 	.word	0x401921fb
 8002b80:	54442d18 	.word	0x54442d18
 8002b84:	400921fb 	.word	0x400921fb
 8002b88:	54442d18 	.word	0x54442d18
 8002b8c:	c00921fb 	.word	0xc00921fb

08002b90 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	b082      	sub	sp, #8
 8002b94:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002b96:	2300      	movs	r3, #0
 8002b98:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002b9a:	4b0c      	ldr	r3, [pc, #48]	@ (8002bcc <HAL_Init+0x3c>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	4a0b      	ldr	r2, [pc, #44]	@ (8002bcc <HAL_Init+0x3c>)
 8002ba0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ba4:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ba6:	2003      	movs	r0, #3
 8002ba8:	f000 f8eb 	bl	8002d82 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002bac:	200f      	movs	r0, #15
 8002bae:	f7fe fde3 	bl	8001778 <HAL_InitTick>
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d002      	beq.n	8002bbe <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002bb8:	2301      	movs	r3, #1
 8002bba:	71fb      	strb	r3, [r7, #7]
 8002bbc:	e001      	b.n	8002bc2 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002bbe:	f7fe fdb7 	bl	8001730 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002bc2:	79fb      	ldrb	r3, [r7, #7]
}
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	3708      	adds	r7, #8
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	bd80      	pop	{r7, pc}
 8002bcc:	58004000 	.word	0x58004000

08002bd0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002bd4:	4b06      	ldr	r3, [pc, #24]	@ (8002bf0 <HAL_IncTick+0x20>)
 8002bd6:	781b      	ldrb	r3, [r3, #0]
 8002bd8:	461a      	mov	r2, r3
 8002bda:	4b06      	ldr	r3, [pc, #24]	@ (8002bf4 <HAL_IncTick+0x24>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	4413      	add	r3, r2
 8002be0:	4a04      	ldr	r2, [pc, #16]	@ (8002bf4 <HAL_IncTick+0x24>)
 8002be2:	6013      	str	r3, [r2, #0]
}
 8002be4:	bf00      	nop
 8002be6:	46bd      	mov	sp, r7
 8002be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bec:	4770      	bx	lr
 8002bee:	bf00      	nop
 8002bf0:	2000001c 	.word	0x2000001c
 8002bf4:	2000056c 	.word	0x2000056c

08002bf8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	af00      	add	r7, sp, #0
  return uwTick;
 8002bfc:	4b03      	ldr	r3, [pc, #12]	@ (8002c0c <HAL_GetTick+0x14>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
}
 8002c00:	4618      	mov	r0, r3
 8002c02:	46bd      	mov	sp, r7
 8002c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c08:	4770      	bx	lr
 8002c0a:	bf00      	nop
 8002c0c:	2000056c 	.word	0x2000056c

08002c10 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8002c10:	b480      	push	{r7}
 8002c12:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8002c14:	4b03      	ldr	r3, [pc, #12]	@ (8002c24 <HAL_GetTickPrio+0x14>)
 8002c16:	681b      	ldr	r3, [r3, #0]
}
 8002c18:	4618      	mov	r0, r3
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c20:	4770      	bx	lr
 8002c22:	bf00      	nop
 8002c24:	20000018 	.word	0x20000018

08002c28 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c28:	b480      	push	{r7}
 8002c2a:	b085      	sub	sp, #20
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	f003 0307 	and.w	r3, r3, #7
 8002c36:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c38:	4b0c      	ldr	r3, [pc, #48]	@ (8002c6c <__NVIC_SetPriorityGrouping+0x44>)
 8002c3a:	68db      	ldr	r3, [r3, #12]
 8002c3c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c3e:	68ba      	ldr	r2, [r7, #8]
 8002c40:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002c44:	4013      	ands	r3, r2
 8002c46:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c4c:	68bb      	ldr	r3, [r7, #8]
 8002c4e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c50:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002c54:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c58:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c5a:	4a04      	ldr	r2, [pc, #16]	@ (8002c6c <__NVIC_SetPriorityGrouping+0x44>)
 8002c5c:	68bb      	ldr	r3, [r7, #8]
 8002c5e:	60d3      	str	r3, [r2, #12]
}
 8002c60:	bf00      	nop
 8002c62:	3714      	adds	r7, #20
 8002c64:	46bd      	mov	sp, r7
 8002c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6a:	4770      	bx	lr
 8002c6c:	e000ed00 	.word	0xe000ed00

08002c70 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c70:	b480      	push	{r7}
 8002c72:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c74:	4b04      	ldr	r3, [pc, #16]	@ (8002c88 <__NVIC_GetPriorityGrouping+0x18>)
 8002c76:	68db      	ldr	r3, [r3, #12]
 8002c78:	0a1b      	lsrs	r3, r3, #8
 8002c7a:	f003 0307 	and.w	r3, r3, #7
}
 8002c7e:	4618      	mov	r0, r3
 8002c80:	46bd      	mov	sp, r7
 8002c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c86:	4770      	bx	lr
 8002c88:	e000ed00 	.word	0xe000ed00

08002c8c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	b083      	sub	sp, #12
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	4603      	mov	r3, r0
 8002c94:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	db0b      	blt.n	8002cb6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c9e:	79fb      	ldrb	r3, [r7, #7]
 8002ca0:	f003 021f 	and.w	r2, r3, #31
 8002ca4:	4907      	ldr	r1, [pc, #28]	@ (8002cc4 <__NVIC_EnableIRQ+0x38>)
 8002ca6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002caa:	095b      	lsrs	r3, r3, #5
 8002cac:	2001      	movs	r0, #1
 8002cae:	fa00 f202 	lsl.w	r2, r0, r2
 8002cb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002cb6:	bf00      	nop
 8002cb8:	370c      	adds	r7, #12
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc0:	4770      	bx	lr
 8002cc2:	bf00      	nop
 8002cc4:	e000e100 	.word	0xe000e100

08002cc8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002cc8:	b480      	push	{r7}
 8002cca:	b083      	sub	sp, #12
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	4603      	mov	r3, r0
 8002cd0:	6039      	str	r1, [r7, #0]
 8002cd2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002cd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	db0a      	blt.n	8002cf2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cdc:	683b      	ldr	r3, [r7, #0]
 8002cde:	b2da      	uxtb	r2, r3
 8002ce0:	490c      	ldr	r1, [pc, #48]	@ (8002d14 <__NVIC_SetPriority+0x4c>)
 8002ce2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ce6:	0112      	lsls	r2, r2, #4
 8002ce8:	b2d2      	uxtb	r2, r2
 8002cea:	440b      	add	r3, r1
 8002cec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002cf0:	e00a      	b.n	8002d08 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	b2da      	uxtb	r2, r3
 8002cf6:	4908      	ldr	r1, [pc, #32]	@ (8002d18 <__NVIC_SetPriority+0x50>)
 8002cf8:	79fb      	ldrb	r3, [r7, #7]
 8002cfa:	f003 030f 	and.w	r3, r3, #15
 8002cfe:	3b04      	subs	r3, #4
 8002d00:	0112      	lsls	r2, r2, #4
 8002d02:	b2d2      	uxtb	r2, r2
 8002d04:	440b      	add	r3, r1
 8002d06:	761a      	strb	r2, [r3, #24]
}
 8002d08:	bf00      	nop
 8002d0a:	370c      	adds	r7, #12
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d12:	4770      	bx	lr
 8002d14:	e000e100 	.word	0xe000e100
 8002d18:	e000ed00 	.word	0xe000ed00

08002d1c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	b089      	sub	sp, #36	@ 0x24
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	60f8      	str	r0, [r7, #12]
 8002d24:	60b9      	str	r1, [r7, #8]
 8002d26:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	f003 0307 	and.w	r3, r3, #7
 8002d2e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d30:	69fb      	ldr	r3, [r7, #28]
 8002d32:	f1c3 0307 	rsb	r3, r3, #7
 8002d36:	2b04      	cmp	r3, #4
 8002d38:	bf28      	it	cs
 8002d3a:	2304      	movcs	r3, #4
 8002d3c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d3e:	69fb      	ldr	r3, [r7, #28]
 8002d40:	3304      	adds	r3, #4
 8002d42:	2b06      	cmp	r3, #6
 8002d44:	d902      	bls.n	8002d4c <NVIC_EncodePriority+0x30>
 8002d46:	69fb      	ldr	r3, [r7, #28]
 8002d48:	3b03      	subs	r3, #3
 8002d4a:	e000      	b.n	8002d4e <NVIC_EncodePriority+0x32>
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d50:	f04f 32ff 	mov.w	r2, #4294967295
 8002d54:	69bb      	ldr	r3, [r7, #24]
 8002d56:	fa02 f303 	lsl.w	r3, r2, r3
 8002d5a:	43da      	mvns	r2, r3
 8002d5c:	68bb      	ldr	r3, [r7, #8]
 8002d5e:	401a      	ands	r2, r3
 8002d60:	697b      	ldr	r3, [r7, #20]
 8002d62:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d64:	f04f 31ff 	mov.w	r1, #4294967295
 8002d68:	697b      	ldr	r3, [r7, #20]
 8002d6a:	fa01 f303 	lsl.w	r3, r1, r3
 8002d6e:	43d9      	mvns	r1, r3
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d74:	4313      	orrs	r3, r2
         );
}
 8002d76:	4618      	mov	r0, r3
 8002d78:	3724      	adds	r7, #36	@ 0x24
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d80:	4770      	bx	lr

08002d82 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d82:	b580      	push	{r7, lr}
 8002d84:	b082      	sub	sp, #8
 8002d86:	af00      	add	r7, sp, #0
 8002d88:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d8a:	6878      	ldr	r0, [r7, #4]
 8002d8c:	f7ff ff4c 	bl	8002c28 <__NVIC_SetPriorityGrouping>
}
 8002d90:	bf00      	nop
 8002d92:	3708      	adds	r7, #8
 8002d94:	46bd      	mov	sp, r7
 8002d96:	bd80      	pop	{r7, pc}

08002d98 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b086      	sub	sp, #24
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	4603      	mov	r3, r0
 8002da0:	60b9      	str	r1, [r7, #8]
 8002da2:	607a      	str	r2, [r7, #4]
 8002da4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002da6:	f7ff ff63 	bl	8002c70 <__NVIC_GetPriorityGrouping>
 8002daa:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002dac:	687a      	ldr	r2, [r7, #4]
 8002dae:	68b9      	ldr	r1, [r7, #8]
 8002db0:	6978      	ldr	r0, [r7, #20]
 8002db2:	f7ff ffb3 	bl	8002d1c <NVIC_EncodePriority>
 8002db6:	4602      	mov	r2, r0
 8002db8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002dbc:	4611      	mov	r1, r2
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	f7ff ff82 	bl	8002cc8 <__NVIC_SetPriority>
}
 8002dc4:	bf00      	nop
 8002dc6:	3718      	adds	r7, #24
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	bd80      	pop	{r7, pc}

08002dcc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b082      	sub	sp, #8
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	4603      	mov	r3, r0
 8002dd4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002dd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dda:	4618      	mov	r0, r3
 8002ddc:	f7ff ff56 	bl	8002c8c <__NVIC_EnableIRQ>
}
 8002de0:	bf00      	nop
 8002de2:	3708      	adds	r7, #8
 8002de4:	46bd      	mov	sp, r7
 8002de6:	bd80      	pop	{r7, pc}

08002de8 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002de8:	b480      	push	{r7}
 8002dea:	b087      	sub	sp, #28
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
 8002df0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002df2:	2300      	movs	r3, #0
 8002df4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002df6:	e14c      	b.n	8003092 <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	681a      	ldr	r2, [r3, #0]
 8002dfc:	2101      	movs	r1, #1
 8002dfe:	697b      	ldr	r3, [r7, #20]
 8002e00:	fa01 f303 	lsl.w	r3, r1, r3
 8002e04:	4013      	ands	r3, r2
 8002e06:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	f000 813e 	beq.w	800308c <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	685b      	ldr	r3, [r3, #4]
 8002e14:	f003 0303 	and.w	r3, r3, #3
 8002e18:	2b01      	cmp	r3, #1
 8002e1a:	d005      	beq.n	8002e28 <HAL_GPIO_Init+0x40>
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	f003 0303 	and.w	r3, r3, #3
 8002e24:	2b02      	cmp	r3, #2
 8002e26:	d130      	bne.n	8002e8a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	689b      	ldr	r3, [r3, #8]
 8002e2c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002e2e:	697b      	ldr	r3, [r7, #20]
 8002e30:	005b      	lsls	r3, r3, #1
 8002e32:	2203      	movs	r2, #3
 8002e34:	fa02 f303 	lsl.w	r3, r2, r3
 8002e38:	43db      	mvns	r3, r3
 8002e3a:	693a      	ldr	r2, [r7, #16]
 8002e3c:	4013      	ands	r3, r2
 8002e3e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002e40:	683b      	ldr	r3, [r7, #0]
 8002e42:	68da      	ldr	r2, [r3, #12]
 8002e44:	697b      	ldr	r3, [r7, #20]
 8002e46:	005b      	lsls	r3, r3, #1
 8002e48:	fa02 f303 	lsl.w	r3, r2, r3
 8002e4c:	693a      	ldr	r2, [r7, #16]
 8002e4e:	4313      	orrs	r3, r2
 8002e50:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	693a      	ldr	r2, [r7, #16]
 8002e56:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	685b      	ldr	r3, [r3, #4]
 8002e5c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002e5e:	2201      	movs	r2, #1
 8002e60:	697b      	ldr	r3, [r7, #20]
 8002e62:	fa02 f303 	lsl.w	r3, r2, r3
 8002e66:	43db      	mvns	r3, r3
 8002e68:	693a      	ldr	r2, [r7, #16]
 8002e6a:	4013      	ands	r3, r2
 8002e6c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	685b      	ldr	r3, [r3, #4]
 8002e72:	091b      	lsrs	r3, r3, #4
 8002e74:	f003 0201 	and.w	r2, r3, #1
 8002e78:	697b      	ldr	r3, [r7, #20]
 8002e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e7e:	693a      	ldr	r2, [r7, #16]
 8002e80:	4313      	orrs	r3, r2
 8002e82:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	693a      	ldr	r2, [r7, #16]
 8002e88:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	685b      	ldr	r3, [r3, #4]
 8002e8e:	f003 0303 	and.w	r3, r3, #3
 8002e92:	2b03      	cmp	r3, #3
 8002e94:	d017      	beq.n	8002ec6 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	68db      	ldr	r3, [r3, #12]
 8002e9a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002e9c:	697b      	ldr	r3, [r7, #20]
 8002e9e:	005b      	lsls	r3, r3, #1
 8002ea0:	2203      	movs	r2, #3
 8002ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea6:	43db      	mvns	r3, r3
 8002ea8:	693a      	ldr	r2, [r7, #16]
 8002eaa:	4013      	ands	r3, r2
 8002eac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	689a      	ldr	r2, [r3, #8]
 8002eb2:	697b      	ldr	r3, [r7, #20]
 8002eb4:	005b      	lsls	r3, r3, #1
 8002eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eba:	693a      	ldr	r2, [r7, #16]
 8002ebc:	4313      	orrs	r3, r2
 8002ebe:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	693a      	ldr	r2, [r7, #16]
 8002ec4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ec6:	683b      	ldr	r3, [r7, #0]
 8002ec8:	685b      	ldr	r3, [r3, #4]
 8002eca:	f003 0303 	and.w	r3, r3, #3
 8002ece:	2b02      	cmp	r3, #2
 8002ed0:	d123      	bne.n	8002f1a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002ed2:	697b      	ldr	r3, [r7, #20]
 8002ed4:	08da      	lsrs	r2, r3, #3
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	3208      	adds	r2, #8
 8002eda:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ede:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002ee0:	697b      	ldr	r3, [r7, #20]
 8002ee2:	f003 0307 	and.w	r3, r3, #7
 8002ee6:	009b      	lsls	r3, r3, #2
 8002ee8:	220f      	movs	r2, #15
 8002eea:	fa02 f303 	lsl.w	r3, r2, r3
 8002eee:	43db      	mvns	r3, r3
 8002ef0:	693a      	ldr	r2, [r7, #16]
 8002ef2:	4013      	ands	r3, r2
 8002ef4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	691a      	ldr	r2, [r3, #16]
 8002efa:	697b      	ldr	r3, [r7, #20]
 8002efc:	f003 0307 	and.w	r3, r3, #7
 8002f00:	009b      	lsls	r3, r3, #2
 8002f02:	fa02 f303 	lsl.w	r3, r2, r3
 8002f06:	693a      	ldr	r2, [r7, #16]
 8002f08:	4313      	orrs	r3, r2
 8002f0a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002f0c:	697b      	ldr	r3, [r7, #20]
 8002f0e:	08da      	lsrs	r2, r3, #3
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	3208      	adds	r2, #8
 8002f14:	6939      	ldr	r1, [r7, #16]
 8002f16:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002f20:	697b      	ldr	r3, [r7, #20]
 8002f22:	005b      	lsls	r3, r3, #1
 8002f24:	2203      	movs	r2, #3
 8002f26:	fa02 f303 	lsl.w	r3, r2, r3
 8002f2a:	43db      	mvns	r3, r3
 8002f2c:	693a      	ldr	r2, [r7, #16]
 8002f2e:	4013      	ands	r3, r2
 8002f30:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	685b      	ldr	r3, [r3, #4]
 8002f36:	f003 0203 	and.w	r2, r3, #3
 8002f3a:	697b      	ldr	r3, [r7, #20]
 8002f3c:	005b      	lsls	r3, r3, #1
 8002f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f42:	693a      	ldr	r2, [r7, #16]
 8002f44:	4313      	orrs	r3, r2
 8002f46:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	693a      	ldr	r2, [r7, #16]
 8002f4c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	685b      	ldr	r3, [r3, #4]
 8002f52:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	f000 8098 	beq.w	800308c <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8002f5c:	4a54      	ldr	r2, [pc, #336]	@ (80030b0 <HAL_GPIO_Init+0x2c8>)
 8002f5e:	697b      	ldr	r3, [r7, #20]
 8002f60:	089b      	lsrs	r3, r3, #2
 8002f62:	3302      	adds	r3, #2
 8002f64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f68:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002f6a:	697b      	ldr	r3, [r7, #20]
 8002f6c:	f003 0303 	and.w	r3, r3, #3
 8002f70:	009b      	lsls	r3, r3, #2
 8002f72:	220f      	movs	r2, #15
 8002f74:	fa02 f303 	lsl.w	r3, r2, r3
 8002f78:	43db      	mvns	r3, r3
 8002f7a:	693a      	ldr	r2, [r7, #16]
 8002f7c:	4013      	ands	r3, r2
 8002f7e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002f86:	d019      	beq.n	8002fbc <HAL_GPIO_Init+0x1d4>
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	4a4a      	ldr	r2, [pc, #296]	@ (80030b4 <HAL_GPIO_Init+0x2cc>)
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d013      	beq.n	8002fb8 <HAL_GPIO_Init+0x1d0>
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	4a49      	ldr	r2, [pc, #292]	@ (80030b8 <HAL_GPIO_Init+0x2d0>)
 8002f94:	4293      	cmp	r3, r2
 8002f96:	d00d      	beq.n	8002fb4 <HAL_GPIO_Init+0x1cc>
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	4a48      	ldr	r2, [pc, #288]	@ (80030bc <HAL_GPIO_Init+0x2d4>)
 8002f9c:	4293      	cmp	r3, r2
 8002f9e:	d007      	beq.n	8002fb0 <HAL_GPIO_Init+0x1c8>
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	4a47      	ldr	r2, [pc, #284]	@ (80030c0 <HAL_GPIO_Init+0x2d8>)
 8002fa4:	4293      	cmp	r3, r2
 8002fa6:	d101      	bne.n	8002fac <HAL_GPIO_Init+0x1c4>
 8002fa8:	2304      	movs	r3, #4
 8002faa:	e008      	b.n	8002fbe <HAL_GPIO_Init+0x1d6>
 8002fac:	2307      	movs	r3, #7
 8002fae:	e006      	b.n	8002fbe <HAL_GPIO_Init+0x1d6>
 8002fb0:	2303      	movs	r3, #3
 8002fb2:	e004      	b.n	8002fbe <HAL_GPIO_Init+0x1d6>
 8002fb4:	2302      	movs	r3, #2
 8002fb6:	e002      	b.n	8002fbe <HAL_GPIO_Init+0x1d6>
 8002fb8:	2301      	movs	r3, #1
 8002fba:	e000      	b.n	8002fbe <HAL_GPIO_Init+0x1d6>
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	697a      	ldr	r2, [r7, #20]
 8002fc0:	f002 0203 	and.w	r2, r2, #3
 8002fc4:	0092      	lsls	r2, r2, #2
 8002fc6:	4093      	lsls	r3, r2
 8002fc8:	693a      	ldr	r2, [r7, #16]
 8002fca:	4313      	orrs	r3, r2
 8002fcc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002fce:	4938      	ldr	r1, [pc, #224]	@ (80030b0 <HAL_GPIO_Init+0x2c8>)
 8002fd0:	697b      	ldr	r3, [r7, #20]
 8002fd2:	089b      	lsrs	r3, r3, #2
 8002fd4:	3302      	adds	r3, #2
 8002fd6:	693a      	ldr	r2, [r7, #16]
 8002fd8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002fdc:	4b39      	ldr	r3, [pc, #228]	@ (80030c4 <HAL_GPIO_Init+0x2dc>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	43db      	mvns	r3, r3
 8002fe6:	693a      	ldr	r2, [r7, #16]
 8002fe8:	4013      	ands	r3, r2
 8002fea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002fec:	683b      	ldr	r3, [r7, #0]
 8002fee:	685b      	ldr	r3, [r3, #4]
 8002ff0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d003      	beq.n	8003000 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8002ff8:	693a      	ldr	r2, [r7, #16]
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	4313      	orrs	r3, r2
 8002ffe:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003000:	4a30      	ldr	r2, [pc, #192]	@ (80030c4 <HAL_GPIO_Init+0x2dc>)
 8003002:	693b      	ldr	r3, [r7, #16]
 8003004:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8003006:	4b2f      	ldr	r3, [pc, #188]	@ (80030c4 <HAL_GPIO_Init+0x2dc>)
 8003008:	685b      	ldr	r3, [r3, #4]
 800300a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	43db      	mvns	r3, r3
 8003010:	693a      	ldr	r2, [r7, #16]
 8003012:	4013      	ands	r3, r2
 8003014:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	685b      	ldr	r3, [r3, #4]
 800301a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800301e:	2b00      	cmp	r3, #0
 8003020:	d003      	beq.n	800302a <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8003022:	693a      	ldr	r2, [r7, #16]
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	4313      	orrs	r3, r2
 8003028:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800302a:	4a26      	ldr	r2, [pc, #152]	@ (80030c4 <HAL_GPIO_Init+0x2dc>)
 800302c:	693b      	ldr	r3, [r7, #16]
 800302e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003030:	4b24      	ldr	r3, [pc, #144]	@ (80030c4 <HAL_GPIO_Init+0x2dc>)
 8003032:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003036:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	43db      	mvns	r3, r3
 800303c:	693a      	ldr	r2, [r7, #16]
 800303e:	4013      	ands	r3, r2
 8003040:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003042:	683b      	ldr	r3, [r7, #0]
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800304a:	2b00      	cmp	r3, #0
 800304c:	d003      	beq.n	8003056 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 800304e:	693a      	ldr	r2, [r7, #16]
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	4313      	orrs	r3, r2
 8003054:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003056:	4a1b      	ldr	r2, [pc, #108]	@ (80030c4 <HAL_GPIO_Init+0x2dc>)
 8003058:	693b      	ldr	r3, [r7, #16]
 800305a:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        temp = EXTI->EMR1;
 800305e:	4b19      	ldr	r3, [pc, #100]	@ (80030c4 <HAL_GPIO_Init+0x2dc>)
 8003060:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003064:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	43db      	mvns	r3, r3
 800306a:	693a      	ldr	r2, [r7, #16]
 800306c:	4013      	ands	r3, r2
 800306e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003070:	683b      	ldr	r3, [r7, #0]
 8003072:	685b      	ldr	r3, [r3, #4]
 8003074:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003078:	2b00      	cmp	r3, #0
 800307a:	d003      	beq.n	8003084 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 800307c:	693a      	ldr	r2, [r7, #16]
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	4313      	orrs	r3, r2
 8003082:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003084:	4a0f      	ldr	r2, [pc, #60]	@ (80030c4 <HAL_GPIO_Init+0x2dc>)
 8003086:	693b      	ldr	r3, [r7, #16]
 8003088:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }
    }

    position++;
 800308c:	697b      	ldr	r3, [r7, #20]
 800308e:	3301      	adds	r3, #1
 8003090:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003092:	683b      	ldr	r3, [r7, #0]
 8003094:	681a      	ldr	r2, [r3, #0]
 8003096:	697b      	ldr	r3, [r7, #20]
 8003098:	fa22 f303 	lsr.w	r3, r2, r3
 800309c:	2b00      	cmp	r3, #0
 800309e:	f47f aeab 	bne.w	8002df8 <HAL_GPIO_Init+0x10>
  }
}
 80030a2:	bf00      	nop
 80030a4:	bf00      	nop
 80030a6:	371c      	adds	r7, #28
 80030a8:	46bd      	mov	sp, r7
 80030aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ae:	4770      	bx	lr
 80030b0:	40010000 	.word	0x40010000
 80030b4:	48000400 	.word	0x48000400
 80030b8:	48000800 	.word	0x48000800
 80030bc:	48000c00 	.word	0x48000c00
 80030c0:	48001000 	.word	0x48001000
 80030c4:	58000800 	.word	0x58000800

080030c8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b082      	sub	sp, #8
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	4603      	mov	r3, r0
 80030d0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80030d2:	4b08      	ldr	r3, [pc, #32]	@ (80030f4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80030d4:	68da      	ldr	r2, [r3, #12]
 80030d6:	88fb      	ldrh	r3, [r7, #6]
 80030d8:	4013      	ands	r3, r2
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d006      	beq.n	80030ec <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80030de:	4a05      	ldr	r2, [pc, #20]	@ (80030f4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80030e0:	88fb      	ldrh	r3, [r7, #6]
 80030e2:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80030e4:	88fb      	ldrh	r3, [r7, #6]
 80030e6:	4618      	mov	r0, r3
 80030e8:	f000 f806 	bl	80030f8 <HAL_GPIO_EXTI_Callback>
  }
}
 80030ec:	bf00      	nop
 80030ee:	3708      	adds	r7, #8
 80030f0:	46bd      	mov	sp, r7
 80030f2:	bd80      	pop	{r7, pc}
 80030f4:	58000800 	.word	0x58000800

080030f8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80030f8:	b480      	push	{r7}
 80030fa:	b083      	sub	sp, #12
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	4603      	mov	r3, r0
 8003100:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003102:	bf00      	nop
 8003104:	370c      	adds	r7, #12
 8003106:	46bd      	mov	sp, r7
 8003108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310c:	4770      	bx	lr

0800310e <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800310e:	b580      	push	{r7, lr}
 8003110:	b082      	sub	sp, #8
 8003112:	af00      	add	r7, sp, #0
 8003114:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	2b00      	cmp	r3, #0
 800311a:	d101      	bne.n	8003120 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800311c:	2301      	movs	r3, #1
 800311e:	e08d      	b.n	800323c <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003126:	b2db      	uxtb	r3, r3
 8003128:	2b00      	cmp	r3, #0
 800312a:	d106      	bne.n	800313a <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	2200      	movs	r2, #0
 8003130:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003134:	6878      	ldr	r0, [r7, #4]
 8003136:	f7fe f80d 	bl	8001154 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	2224      	movs	r2, #36	@ 0x24
 800313e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	681a      	ldr	r2, [r3, #0]
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f022 0201 	bic.w	r2, r2, #1
 8003150:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	685a      	ldr	r2, [r3, #4]
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800315e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	689a      	ldr	r2, [r3, #8]
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800316e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	68db      	ldr	r3, [r3, #12]
 8003174:	2b01      	cmp	r3, #1
 8003176:	d107      	bne.n	8003188 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	689a      	ldr	r2, [r3, #8]
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003184:	609a      	str	r2, [r3, #8]
 8003186:	e006      	b.n	8003196 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	689a      	ldr	r2, [r3, #8]
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003194:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	68db      	ldr	r3, [r3, #12]
 800319a:	2b02      	cmp	r3, #2
 800319c:	d108      	bne.n	80031b0 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	685a      	ldr	r2, [r3, #4]
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80031ac:	605a      	str	r2, [r3, #4]
 80031ae:	e007      	b.n	80031c0 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	685a      	ldr	r2, [r3, #4]
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80031be:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	685b      	ldr	r3, [r3, #4]
 80031c6:	687a      	ldr	r2, [r7, #4]
 80031c8:	6812      	ldr	r2, [r2, #0]
 80031ca:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80031ce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80031d2:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	68da      	ldr	r2, [r3, #12]
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80031e2:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	691a      	ldr	r2, [r3, #16]
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	695b      	ldr	r3, [r3, #20]
 80031ec:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	699b      	ldr	r3, [r3, #24]
 80031f4:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	430a      	orrs	r2, r1
 80031fc:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	69d9      	ldr	r1, [r3, #28]
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6a1a      	ldr	r2, [r3, #32]
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	430a      	orrs	r2, r1
 800320c:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	681a      	ldr	r2, [r3, #0]
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f042 0201 	orr.w	r2, r2, #1
 800321c:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	2200      	movs	r2, #0
 8003222:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2220      	movs	r2, #32
 8003228:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2200      	movs	r2, #0
 8003230:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	2200      	movs	r2, #0
 8003236:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800323a:	2300      	movs	r3, #0
}
 800323c:	4618      	mov	r0, r3
 800323e:	3708      	adds	r7, #8
 8003240:	46bd      	mov	sp, r7
 8003242:	bd80      	pop	{r7, pc}

08003244 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003244:	b480      	push	{r7}
 8003246:	b083      	sub	sp, #12
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
 800324c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003254:	b2db      	uxtb	r3, r3
 8003256:	2b20      	cmp	r3, #32
 8003258:	d138      	bne.n	80032cc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003260:	2b01      	cmp	r3, #1
 8003262:	d101      	bne.n	8003268 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003264:	2302      	movs	r3, #2
 8003266:	e032      	b.n	80032ce <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2201      	movs	r2, #1
 800326c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2224      	movs	r2, #36	@ 0x24
 8003274:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	681a      	ldr	r2, [r3, #0]
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f022 0201 	bic.w	r2, r2, #1
 8003286:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	681a      	ldr	r2, [r3, #0]
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003296:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	6819      	ldr	r1, [r3, #0]
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	683a      	ldr	r2, [r7, #0]
 80032a4:	430a      	orrs	r2, r1
 80032a6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	681a      	ldr	r2, [r3, #0]
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f042 0201 	orr.w	r2, r2, #1
 80032b6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2220      	movs	r2, #32
 80032bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	2200      	movs	r2, #0
 80032c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80032c8:	2300      	movs	r3, #0
 80032ca:	e000      	b.n	80032ce <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80032cc:	2302      	movs	r3, #2
  }
}
 80032ce:	4618      	mov	r0, r3
 80032d0:	370c      	adds	r7, #12
 80032d2:	46bd      	mov	sp, r7
 80032d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d8:	4770      	bx	lr

080032da <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80032da:	b480      	push	{r7}
 80032dc:	b085      	sub	sp, #20
 80032de:	af00      	add	r7, sp, #0
 80032e0:	6078      	str	r0, [r7, #4]
 80032e2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80032ea:	b2db      	uxtb	r3, r3
 80032ec:	2b20      	cmp	r3, #32
 80032ee:	d139      	bne.n	8003364 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80032f6:	2b01      	cmp	r3, #1
 80032f8:	d101      	bne.n	80032fe <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80032fa:	2302      	movs	r3, #2
 80032fc:	e033      	b.n	8003366 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2201      	movs	r2, #1
 8003302:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	2224      	movs	r2, #36	@ 0x24
 800330a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	681a      	ldr	r2, [r3, #0]
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f022 0201 	bic.w	r2, r2, #1
 800331c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800332c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	021b      	lsls	r3, r3, #8
 8003332:	68fa      	ldr	r2, [r7, #12]
 8003334:	4313      	orrs	r3, r2
 8003336:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	68fa      	ldr	r2, [r7, #12]
 800333e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	681a      	ldr	r2, [r3, #0]
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f042 0201 	orr.w	r2, r2, #1
 800334e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2220      	movs	r2, #32
 8003354:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2200      	movs	r2, #0
 800335c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003360:	2300      	movs	r3, #0
 8003362:	e000      	b.n	8003366 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003364:	2302      	movs	r3, #2
  }
}
 8003366:	4618      	mov	r0, r3
 8003368:	3714      	adds	r7, #20
 800336a:	46bd      	mov	sp, r7
 800336c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003370:	4770      	bx	lr
	...

08003374 <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b084      	sub	sp, #16
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2b00      	cmp	r3, #0
 8003380:	d101      	bne.n	8003386 <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 8003382:	2301      	movs	r3, #1
 8003384:	e08f      	b.n	80034a6 <HAL_LPTIM_Init+0x132>
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));

  assert_param(IS_LPTIM_CLOCK_SOURCE(hlptim->Init.Clock.Source));
  assert_param(IS_LPTIM_CLOCK_PRESCALER(hlptim->Init.Clock.Prescaler));
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	685b      	ldr	r3, [r3, #4]
 800338a:	2b01      	cmp	r3, #1
  }
  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8003392:	b2db      	uxtb	r3, r3
 8003394:	2b00      	cmp	r3, #0
 8003396:	d106      	bne.n	80033a6 <HAL_LPTIM_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	2200      	movs	r2, #0
 800339c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 80033a0:	6878      	ldr	r0, [r7, #4]
 80033a2:	f7fd ffc7 	bl	8001334 <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2202      	movs	r2, #2
 80033aa:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	68db      	ldr	r3, [r3, #12]
 80033b4:	60fb      	str	r3, [r7, #12]

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	685b      	ldr	r3, [r3, #4]
 80033ba:	2b01      	cmp	r3, #1
 80033bc:	d004      	beq.n	80033c8 <HAL_LPTIM_Init+0x54>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033c2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80033c6:	d103      	bne.n	80033d0 <HAL_LPTIM_Init+0x5c>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	f023 031e 	bic.w	r3, r3, #30
 80033ce:	60fb      	str	r3, [r7, #12]
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	695b      	ldr	r3, [r3, #20]
 80033d4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80033d8:	4293      	cmp	r3, r2
 80033da:	d005      	beq.n	80033e8 <HAL_LPTIM_Init+0x74>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 80033e2:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80033e6:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 80033e8:	68fa      	ldr	r2, [r7, #12]
 80033ea:	4b31      	ldr	r3, [pc, #196]	@ (80034b0 <HAL_LPTIM_Init+0x13c>)
 80033ec:	4013      	ands	r3, r2
 80033ee:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 80033f8:	431a      	orrs	r2, r3
              hlptim->Init.OutputPolarity  |
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6a1b      	ldr	r3, [r3, #32]
              hlptim->Init.Clock.Prescaler |
 80033fe:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              hlptim->Init.OutputPolarity  |
 8003404:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              hlptim->Init.UpdateMode      |
 800340a:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 800340c:	68fa      	ldr	r2, [r7, #12]
 800340e:	4313      	orrs	r3, r2
 8003410:	60fb      	str	r3, [r7, #12]

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	685b      	ldr	r3, [r3, #4]
 8003416:	2b00      	cmp	r3, #0
 8003418:	d107      	bne.n	800342a <HAL_LPTIM_Init+0xb6>
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	69da      	ldr	r2, [r3, #28]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8003422:	4313      	orrs	r3, r2
 8003424:	68fa      	ldr	r2, [r7, #12]
 8003426:	4313      	orrs	r3, r2
 8003428:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	685b      	ldr	r3, [r3, #4]
 800342e:	2b01      	cmp	r3, #1
 8003430:	d004      	beq.n	800343c <HAL_LPTIM_Init+0xc8>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003436:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800343a:	d107      	bne.n	800344c <HAL_LPTIM_Init+0xd8>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8003444:	4313      	orrs	r3, r2
 8003446:	68fa      	ldr	r2, [r7, #12]
 8003448:	4313      	orrs	r3, r2
 800344a:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	695b      	ldr	r3, [r3, #20]
 8003450:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003454:	4293      	cmp	r3, r2
 8003456:	d00a      	beq.n	800346e <HAL_LPTIM_Init+0xfa>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8003460:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 8003466:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8003468:	68fa      	ldr	r2, [r7, #12]
 800346a:	4313      	orrs	r3, r2
 800346c:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	68fa      	ldr	r2, [r7, #12]
 8003474:	60da      	str	r2, [r3, #12]
#if defined(LPTIM_OR_OR)

  /* Configure LPTIM input sources */
  if (hlptim->Instance == LPTIM1)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	4a0e      	ldr	r2, [pc, #56]	@ (80034b4 <HAL_LPTIM_Init+0x140>)
 800347c:	4293      	cmp	r3, r2
 800347e:	d108      	bne.n	8003492 <HAL_LPTIM_Init+0x11e>
    /* Check LPTIM Input1 and Input2 sources */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source));

    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->OR = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	430a      	orrs	r2, r1
 800348e:	621a      	str	r2, [r3, #32]
 8003490:	e004      	b.n	800349c <HAL_LPTIM_Init+0x128>
  {
    /* Check LPTIM Input1 source */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));

    /* Configure LPTIM Input1 source */
    hlptim->Instance->OR = hlptim->Init.Input1Source;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	687a      	ldr	r2, [r7, #4]
 8003498:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800349a:	621a      	str	r2, [r3, #32]
  }
#endif /* LPTIM_OR_OR */

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2201      	movs	r2, #1
 80034a0:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 80034a4:	2300      	movs	r3, #0
}
 80034a6:	4618      	mov	r0, r3
 80034a8:	3710      	adds	r7, #16
 80034aa:	46bd      	mov	sp, r7
 80034ac:	bd80      	pop	{r7, pc}
 80034ae:	bf00      	nop
 80034b0:	ff19f1fe 	.word	0xff19f1fe
 80034b4:	40007c00 	.word	0x40007c00

080034b8 <HAL_LPTIM_Encoder_Start>:
  * @param  Period Specifies the Autoreload value.
  *         This parameter must be a value between 0x0001 and 0xFFFF.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Encoder_Start(LPTIM_HandleTypeDef *hlptim, uint32_t Period)
{
 80034b8:	b580      	push	{r7, lr}
 80034ba:	b084      	sub	sp, #16
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
 80034c0:	6039      	str	r1, [r7, #0]
  assert_param(hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC);
  assert_param(hlptim->Init.Clock.Prescaler == LPTIM_PRESCALER_DIV1);
  assert_param(IS_LPTIM_CLOCK_POLARITY(hlptim->Init.UltraLowPowerClock.Polarity));

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	2202      	movs	r2, #2
 80034c6:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	68db      	ldr	r3, [r3, #12]
 80034d0:	60fb      	str	r3, [r7, #12]

  /* Clear CKPOL bits */
  tmpcfgr &= (uint32_t)(~LPTIM_CFGR_CKPOL);
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	f023 0306 	bic.w	r3, r3, #6
 80034d8:	60fb      	str	r3, [r7, #12]

  /* Set Input polarity */
  tmpcfgr |=  hlptim->Init.UltraLowPowerClock.Polarity;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	68db      	ldr	r3, [r3, #12]
 80034de:	68fa      	ldr	r2, [r7, #12]
 80034e0:	4313      	orrs	r3, r2
 80034e2:	60fb      	str	r3, [r7, #12]

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	68fa      	ldr	r2, [r7, #12]
 80034ea:	60da      	str	r2, [r3, #12]

  /* Set ENC bit to enable the encoder interface */
  hlptim->Instance->CFGR |= LPTIM_CFGR_ENC;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	68da      	ldr	r2, [r3, #12]
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 80034fa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	691a      	ldr	r2, [r3, #16]
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f042 0201 	orr.w	r2, r2, #1
 800350a:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	2210      	movs	r2, #16
 8003512:	605a      	str	r2, [r3, #4]

  /* Load the period value in the autoreload register */
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	683a      	ldr	r2, [r7, #0]
 800351a:	619a      	str	r2, [r3, #24]

  /* Wait for the completion of the write operation to the LPTIM_ARR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 800351c:	2110      	movs	r1, #16
 800351e:	6878      	ldr	r0, [r7, #4]
 8003520:	f000 f868 	bl	80035f4 <LPTIM_WaitForFlag>
 8003524:	4603      	mov	r3, r0
 8003526:	2b03      	cmp	r3, #3
 8003528:	d101      	bne.n	800352e <HAL_LPTIM_Encoder_Start+0x76>
  {
    return HAL_TIMEOUT;
 800352a:	2303      	movs	r3, #3
 800352c:	e00c      	b.n	8003548 <HAL_LPTIM_Encoder_Start+0x90>
  }

  /* Start timer in continuous mode */
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	691a      	ldr	r2, [r3, #16]
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f042 0204 	orr.w	r2, r2, #4
 800353c:	611a      	str	r2, [r3, #16]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	2201      	movs	r2, #1
 8003542:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 8003546:	2300      	movs	r3, #0
}
 8003548:	4618      	mov	r0, r3
 800354a:	3710      	adds	r7, #16
 800354c:	46bd      	mov	sp, r7
 800354e:	bd80      	pop	{r7, pc}

08003550 <HAL_LPTIM_Counter_Start>:
  * @param  Period Specifies the Autoreload value.
  *         This parameter must be a value between 0x0001 and 0xFFFF.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Counter_Start(LPTIM_HandleTypeDef *hlptim, uint32_t Period)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	b082      	sub	sp, #8
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
 8003558:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
  assert_param(IS_LPTIM_PERIOD(Period));

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	2202      	movs	r2, #2
 800355e:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* If clock source is not ULPTIM clock and counter source is external, then it must not be prescaled */
  if ((hlptim->Init.Clock.Source != LPTIM_CLOCKSOURCE_ULPTIM)
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	685b      	ldr	r3, [r3, #4]
 8003566:	2b01      	cmp	r3, #1
 8003568:	d00c      	beq.n	8003584 <HAL_LPTIM_Counter_Start+0x34>
      && (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800356e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003572:	d107      	bne.n	8003584 <HAL_LPTIM_Counter_Start+0x34>
  {
    /* Check if clock is prescaled */
    assert_param(IS_LPTIM_CLOCK_PRESCALERDIV1(hlptim->Init.Clock.Prescaler));
    /* Set clock prescaler to 0 */
    hlptim->Instance->CFGR &= ~LPTIM_CFGR_PRESC;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	68da      	ldr	r2, [r3, #12]
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f422 6260 	bic.w	r2, r2, #3584	@ 0xe00
 8003582:	60da      	str	r2, [r3, #12]
  }

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	691a      	ldr	r2, [r3, #16]
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f042 0201 	orr.w	r2, r2, #1
 8003592:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	2210      	movs	r2, #16
 800359a:	605a      	str	r2, [r3, #4]

  /* Load the period value in the autoreload register */
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	683a      	ldr	r2, [r7, #0]
 80035a2:	619a      	str	r2, [r3, #24]

  /* Wait for the completion of the write operation to the LPTIM_ARR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 80035a4:	2110      	movs	r1, #16
 80035a6:	6878      	ldr	r0, [r7, #4]
 80035a8:	f000 f824 	bl	80035f4 <LPTIM_WaitForFlag>
 80035ac:	4603      	mov	r3, r0
 80035ae:	2b03      	cmp	r3, #3
 80035b0:	d101      	bne.n	80035b6 <HAL_LPTIM_Counter_Start+0x66>
  {
    return HAL_TIMEOUT;
 80035b2:	2303      	movs	r3, #3
 80035b4:	e00c      	b.n	80035d0 <HAL_LPTIM_Counter_Start+0x80>
  }

  /* Start timer in continuous mode */
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	691a      	ldr	r2, [r3, #16]
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f042 0204 	orr.w	r2, r2, #4
 80035c4:	611a      	str	r2, [r3, #16]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	2201      	movs	r2, #1
 80035ca:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 80035ce:	2300      	movs	r3, #0
}
 80035d0:	4618      	mov	r0, r3
 80035d2:	3708      	adds	r7, #8
 80035d4:	46bd      	mov	sp, r7
 80035d6:	bd80      	pop	{r7, pc}

080035d8 <HAL_LPTIM_ReadCounter>:
  * @brief  Return the current counter value.
  * @param  hlptim LPTIM handle
  * @retval Counter value.
  */
uint32_t HAL_LPTIM_ReadCounter(const LPTIM_HandleTypeDef *hlptim)
{
 80035d8:	b480      	push	{r7}
 80035da:	b083      	sub	sp, #12
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));

  return (hlptim->Instance->CNT);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	69db      	ldr	r3, [r3, #28]
}
 80035e6:	4618      	mov	r0, r3
 80035e8:	370c      	adds	r7, #12
 80035ea:	46bd      	mov	sp, r7
 80035ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f0:	4770      	bx	lr
	...

080035f4 <LPTIM_WaitForFlag>:
  *                the configuration information for LPTIM module.
  * @param  flag   The lptim flag
  * @retval HAL status
  */
static HAL_StatusTypeDef LPTIM_WaitForFlag(const LPTIM_HandleTypeDef *hlptim, uint32_t flag)
{
 80035f4:	b480      	push	{r7}
 80035f6:	b085      	sub	sp, #20
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
 80035fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef result = HAL_OK;
 80035fe:	2300      	movs	r3, #0
 8003600:	73fb      	strb	r3, [r7, #15]
  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
 8003602:	4b12      	ldr	r3, [pc, #72]	@ (800364c <LPTIM_WaitForFlag+0x58>)
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	4a12      	ldr	r2, [pc, #72]	@ (8003650 <LPTIM_WaitForFlag+0x5c>)
 8003608:	fba2 2303 	umull	r2, r3, r2, r3
 800360c:	0b9b      	lsrs	r3, r3, #14
 800360e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003612:	fb02 f303 	mul.w	r3, r2, r3
 8003616:	60bb      	str	r3, [r7, #8]
  do
  {
    count--;
 8003618:	68bb      	ldr	r3, [r7, #8]
 800361a:	3b01      	subs	r3, #1
 800361c:	60bb      	str	r3, [r7, #8]
    if (count == 0UL)
 800361e:	68bb      	ldr	r3, [r7, #8]
 8003620:	2b00      	cmp	r3, #0
 8003622:	d101      	bne.n	8003628 <LPTIM_WaitForFlag+0x34>
    {
      result = HAL_TIMEOUT;
 8003624:	2303      	movs	r3, #3
 8003626:	73fb      	strb	r3, [r7, #15]
    }
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	681a      	ldr	r2, [r3, #0]
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	4013      	ands	r3, r2
 8003632:	683a      	ldr	r2, [r7, #0]
 8003634:	429a      	cmp	r2, r3
 8003636:	d002      	beq.n	800363e <LPTIM_WaitForFlag+0x4a>
 8003638:	68bb      	ldr	r3, [r7, #8]
 800363a:	2b00      	cmp	r3, #0
 800363c:	d1ec      	bne.n	8003618 <LPTIM_WaitForFlag+0x24>

  return result;
 800363e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003640:	4618      	mov	r0, r3
 8003642:	3714      	adds	r7, #20
 8003644:	46bd      	mov	sp, r7
 8003646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364a:	4770      	bx	lr
 800364c:	20000014 	.word	0x20000014
 8003650:	d1b71759 	.word	0xd1b71759

08003654 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003654:	b480      	push	{r7}
 8003656:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003658:	4b05      	ldr	r3, [pc, #20]	@ (8003670 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	4a04      	ldr	r2, [pc, #16]	@ (8003670 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800365e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003662:	6013      	str	r3, [r2, #0]
}
 8003664:	bf00      	nop
 8003666:	46bd      	mov	sp, r7
 8003668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366c:	4770      	bx	lr
 800366e:	bf00      	nop
 8003670:	58000400 	.word	0x58000400

08003674 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003674:	b480      	push	{r7}
 8003676:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8003678:	4b04      	ldr	r3, [pc, #16]	@ (800368c <HAL_PWREx_GetVoltageRange+0x18>)
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8003680:	4618      	mov	r0, r3
 8003682:	46bd      	mov	sp, r7
 8003684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003688:	4770      	bx	lr
 800368a:	bf00      	nop
 800368c:	58000400 	.word	0x58000400

08003690 <LL_RCC_HSE_IsEnabledDiv2>:
  * @brief  Get HSE sysclk and pll prescaler
  * @rmtoll CR           HSEPRE        LL_RCC_HSE_IsEnabledDiv2
  * @retval None
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsEnabledDiv2(void)
{
 8003690:	b480      	push	{r7}
 8003692:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8003694:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800369e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80036a2:	d101      	bne.n	80036a8 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 80036a4:	2301      	movs	r3, #1
 80036a6:	e000      	b.n	80036aa <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 80036a8:	2300      	movs	r3, #0
}
 80036aa:	4618      	mov	r0, r3
 80036ac:	46bd      	mov	sp, r7
 80036ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b2:	4770      	bx	lr

080036b4 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 80036b4:	b480      	push	{r7}
 80036b6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 80036b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80036c2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036c6:	6013      	str	r3, [r2, #0]
}
 80036c8:	bf00      	nop
 80036ca:	46bd      	mov	sp, r7
 80036cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d0:	4770      	bx	lr

080036d2 <LL_RCC_HSE_Disable>:
  * @brief  Disable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Disable(void)
{
 80036d2:	b480      	push	{r7}
 80036d4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 80036d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80036e0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80036e4:	6013      	str	r3, [r2, #0]
}
 80036e6:	bf00      	nop
 80036e8:	46bd      	mov	sp, r7
 80036ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ee:	4770      	bx	lr

080036f0 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 80036f0:	b480      	push	{r7}
 80036f2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 80036f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036fe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003702:	d101      	bne.n	8003708 <LL_RCC_HSE_IsReady+0x18>
 8003704:	2301      	movs	r3, #1
 8003706:	e000      	b.n	800370a <LL_RCC_HSE_IsReady+0x1a>
 8003708:	2300      	movs	r3, #0
}
 800370a:	4618      	mov	r0, r3
 800370c:	46bd      	mov	sp, r7
 800370e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003712:	4770      	bx	lr

08003714 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8003714:	b480      	push	{r7}
 8003716:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8003718:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003722:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003726:	6013      	str	r3, [r2, #0]
}
 8003728:	bf00      	nop
 800372a:	46bd      	mov	sp, r7
 800372c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003730:	4770      	bx	lr

08003732 <LL_RCC_HSI_Disable>:
  * @brief  Disable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Disable(void)
{
 8003732:	b480      	push	{r7}
 8003734:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8003736:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003740:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003744:	6013      	str	r3, [r2, #0]
}
 8003746:	bf00      	nop
 8003748:	46bd      	mov	sp, r7
 800374a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374e:	4770      	bx	lr

08003750 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8003750:	b480      	push	{r7}
 8003752:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8003754:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800375e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003762:	d101      	bne.n	8003768 <LL_RCC_HSI_IsReady+0x18>
 8003764:	2301      	movs	r3, #1
 8003766:	e000      	b.n	800376a <LL_RCC_HSI_IsReady+0x1a>
 8003768:	2300      	movs	r3, #0
}
 800376a:	4618      	mov	r0, r3
 800376c:	46bd      	mov	sp, r7
 800376e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003772:	4770      	bx	lr

08003774 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 127
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8003774:	b480      	push	{r7}
 8003776:	b083      	sub	sp, #12
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 800377c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003780:	685b      	ldr	r3, [r3, #4]
 8003782:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	061b      	lsls	r3, r3, #24
 800378a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800378e:	4313      	orrs	r3, r2
 8003790:	604b      	str	r3, [r1, #4]
}
 8003792:	bf00      	nop
 8003794:	370c      	adds	r7, #12
 8003796:	46bd      	mov	sp, r7
 8003798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379c:	4770      	bx	lr

0800379e <LL_RCC_HSI48_Enable>:
  * @brief  Enable HSI48
  * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI48_Enable(void)
{
 800379e:	b480      	push	{r7}
 80037a0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 80037a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80037a6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80037aa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80037ae:	f043 0301 	orr.w	r3, r3, #1
 80037b2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 80037b6:	bf00      	nop
 80037b8:	46bd      	mov	sp, r7
 80037ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037be:	4770      	bx	lr

080037c0 <LL_RCC_HSI48_Disable>:
  * @brief  Disable HSI48
  * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI48_Disable(void)
{
 80037c0:	b480      	push	{r7}
 80037c2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 80037c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80037c8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80037cc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80037d0:	f023 0301 	bic.w	r3, r3, #1
 80037d4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 80037d8:	bf00      	nop
 80037da:	46bd      	mov	sp, r7
 80037dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e0:	4770      	bx	lr

080037e2 <LL_RCC_HSI48_IsReady>:
  * @brief  Check if HSI48 oscillator Ready
  * @rmtoll CRRCR          HSI48RDY      LL_RCC_HSI48_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI48_IsReady(void)
{
 80037e2:	b480      	push	{r7}
 80037e4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 80037e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80037ea:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80037ee:	f003 0302 	and.w	r3, r3, #2
 80037f2:	2b02      	cmp	r3, #2
 80037f4:	d101      	bne.n	80037fa <LL_RCC_HSI48_IsReady+0x18>
 80037f6:	2301      	movs	r3, #1
 80037f8:	e000      	b.n	80037fc <LL_RCC_HSI48_IsReady+0x1a>
 80037fa:	2300      	movs	r3, #0
}
 80037fc:	4618      	mov	r0, r3
 80037fe:	46bd      	mov	sp, r7
 8003800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003804:	4770      	bx	lr

08003806 <LL_RCC_LSE_Enable>:
  * @brief  Enable  Low Speed External (LSE) crystal.
  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Enable(void)
{
 8003806:	b480      	push	{r7}
 8003808:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800380a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800380e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003812:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003816:	f043 0301 	orr.w	r3, r3, #1
 800381a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800381e:	bf00      	nop
 8003820:	46bd      	mov	sp, r7
 8003822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003826:	4770      	bx	lr

08003828 <LL_RCC_LSE_Disable>:
  * @brief  Disable  Low Speed External (LSE) crystal.
  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Disable(void)
{
 8003828:	b480      	push	{r7}
 800382a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800382c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003830:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003834:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003838:	f023 0301 	bic.w	r3, r3, #1
 800383c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8003840:	bf00      	nop
 8003842:	46bd      	mov	sp, r7
 8003844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003848:	4770      	bx	lr

0800384a <LL_RCC_LSE_EnableBypass>:
  * @brief  Enable external clock source (LSE bypass).
  * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_EnableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)
{
 800384a:	b480      	push	{r7}
 800384c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800384e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003852:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003856:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800385a:	f043 0304 	orr.w	r3, r3, #4
 800385e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8003862:	bf00      	nop
 8003864:	46bd      	mov	sp, r7
 8003866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386a:	4770      	bx	lr

0800386c <LL_RCC_LSE_DisableBypass>:
  * @brief  Disable external clock source (LSE bypass).
  * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_DisableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)
{
 800386c:	b480      	push	{r7}
 800386e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8003870:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003874:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003878:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800387c:	f023 0304 	bic.w	r3, r3, #4
 8003880:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8003884:	bf00      	nop
 8003886:	46bd      	mov	sp, r7
 8003888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388c:	4770      	bx	lr

0800388e <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 800388e:	b480      	push	{r7}
 8003890:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8003892:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003896:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800389a:	f003 0302 	and.w	r3, r3, #2
 800389e:	2b02      	cmp	r3, #2
 80038a0:	d101      	bne.n	80038a6 <LL_RCC_LSE_IsReady+0x18>
 80038a2:	2301      	movs	r3, #1
 80038a4:	e000      	b.n	80038a8 <LL_RCC_LSE_IsReady+0x1a>
 80038a6:	2300      	movs	r3, #0
}
 80038a8:	4618      	mov	r0, r3
 80038aa:	46bd      	mov	sp, r7
 80038ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b0:	4770      	bx	lr

080038b2 <LL_RCC_LSI1_Enable>:
  * @brief  Enable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Enable(void)
{
 80038b2:	b480      	push	{r7}
 80038b4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 80038b6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80038ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80038be:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80038c2:	f043 0301 	orr.w	r3, r3, #1
 80038c6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80038ca:	bf00      	nop
 80038cc:	46bd      	mov	sp, r7
 80038ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d2:	4770      	bx	lr

080038d4 <LL_RCC_LSI1_Disable>:
  * @brief  Disable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Disable(void)
{
 80038d4:	b480      	push	{r7}
 80038d6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 80038d8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80038dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80038e0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80038e4:	f023 0301 	bic.w	r3, r3, #1
 80038e8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80038ec:	bf00      	nop
 80038ee:	46bd      	mov	sp, r7
 80038f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f4:	4770      	bx	lr

080038f6 <LL_RCC_LSI1_IsReady>:
  * @brief  Check if LSI1 is Ready
  * @rmtoll CSR          LSI1RDY        LL_RCC_LSI1_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI1_IsReady(void)
{
 80038f6:	b480      	push	{r7}
 80038f8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 80038fa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80038fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003902:	f003 0302 	and.w	r3, r3, #2
 8003906:	2b02      	cmp	r3, #2
 8003908:	d101      	bne.n	800390e <LL_RCC_LSI1_IsReady+0x18>
 800390a:	2301      	movs	r3, #1
 800390c:	e000      	b.n	8003910 <LL_RCC_LSI1_IsReady+0x1a>
 800390e:	2300      	movs	r3, #0
}
 8003910:	4618      	mov	r0, r3
 8003912:	46bd      	mov	sp, r7
 8003914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003918:	4770      	bx	lr

0800391a <LL_RCC_LSI2_Enable>:
  * @brief  Enable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Enable(void)
{
 800391a:	b480      	push	{r7}
 800391c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 800391e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003922:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003926:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800392a:	f043 0304 	orr.w	r3, r3, #4
 800392e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8003932:	bf00      	nop
 8003934:	46bd      	mov	sp, r7
 8003936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393a:	4770      	bx	lr

0800393c <LL_RCC_LSI2_Disable>:
  * @brief  Disable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Disable(void)
{
 800393c:	b480      	push	{r7}
 800393e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8003940:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003944:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003948:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800394c:	f023 0304 	bic.w	r3, r3, #4
 8003950:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8003954:	bf00      	nop
 8003956:	46bd      	mov	sp, r7
 8003958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395c:	4770      	bx	lr

0800395e <LL_RCC_LSI2_IsReady>:
  * @brief  Check if LSI2 is Ready
  * @rmtoll CSR          LSI2RDY        LL_RCC_LSI2_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI2_IsReady(void)
{
 800395e:	b480      	push	{r7}
 8003960:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8003962:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003966:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800396a:	f003 0308 	and.w	r3, r3, #8
 800396e:	2b08      	cmp	r3, #8
 8003970:	d101      	bne.n	8003976 <LL_RCC_LSI2_IsReady+0x18>
 8003972:	2301      	movs	r3, #1
 8003974:	e000      	b.n	8003978 <LL_RCC_LSI2_IsReady+0x1a>
 8003976:	2300      	movs	r3, #0
}
 8003978:	4618      	mov	r0, r3
 800397a:	46bd      	mov	sp, r7
 800397c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003980:	4770      	bx	lr

08003982 <LL_RCC_LSI2_SetTrimming>:
  * @rmtoll CSR        LSI2TRIM       LL_RCC_LSI2_SetTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 15
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_SetTrimming(uint32_t Value)
{
 8003982:	b480      	push	{r7}
 8003984:	b083      	sub	sp, #12
 8003986:	af00      	add	r7, sp, #0
 8003988:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 800398a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800398e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003992:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	021b      	lsls	r3, r3, #8
 800399a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800399e:	4313      	orrs	r3, r2
 80039a0:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 80039a4:	bf00      	nop
 80039a6:	370c      	adds	r7, #12
 80039a8:	46bd      	mov	sp, r7
 80039aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ae:	4770      	bx	lr

080039b0 <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 80039b0:	b480      	push	{r7}
 80039b2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 80039b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80039be:	f043 0301 	orr.w	r3, r3, #1
 80039c2:	6013      	str	r3, [r2, #0]
}
 80039c4:	bf00      	nop
 80039c6:	46bd      	mov	sp, r7
 80039c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039cc:	4770      	bx	lr

080039ce <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
 80039ce:	b480      	push	{r7}
 80039d0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 80039d2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80039dc:	f023 0301 	bic.w	r3, r3, #1
 80039e0:	6013      	str	r3, [r2, #0]
}
 80039e2:	bf00      	nop
 80039e4:	46bd      	mov	sp, r7
 80039e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ea:	4770      	bx	lr

080039ec <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 80039ec:	b480      	push	{r7}
 80039ee:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 80039f0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f003 0302 	and.w	r3, r3, #2
 80039fa:	2b02      	cmp	r3, #2
 80039fc:	d101      	bne.n	8003a02 <LL_RCC_MSI_IsReady+0x16>
 80039fe:	2301      	movs	r3, #1
 8003a00:	e000      	b.n	8003a04 <LL_RCC_MSI_IsReady+0x18>
 8003a02:	2300      	movs	r3, #0
}
 8003a04:	4618      	mov	r0, r3
 8003a06:	46bd      	mov	sp, r7
 8003a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0c:	4770      	bx	lr

08003a0e <LL_RCC_MSI_SetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range)
{
 8003a0e:	b480      	push	{r7}
 8003a10:	b083      	sub	sp, #12
 8003a12:	af00      	add	r7, sp, #0
 8003a14:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8003a16:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a20:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	4313      	orrs	r3, r2
 8003a28:	600b      	str	r3, [r1, #0]
}
 8003a2a:	bf00      	nop
 8003a2c:	370c      	adds	r7, #12
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a34:	4770      	bx	lr

08003a36 <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 8003a36:	b480      	push	{r7}
 8003a38:	b083      	sub	sp, #12
 8003a3a:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8003a3c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003a46:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2bb0      	cmp	r3, #176	@ 0xb0
 8003a4c:	d901      	bls.n	8003a52 <LL_RCC_MSI_GetRange+0x1c>
  {
    msiRange = LL_RCC_MSIRANGE_11;
 8003a4e:	23b0      	movs	r3, #176	@ 0xb0
 8003a50:	607b      	str	r3, [r7, #4]
  }
  return msiRange;
 8003a52:	687b      	ldr	r3, [r7, #4]
}
 8003a54:	4618      	mov	r0, r3
 8003a56:	370c      	adds	r7, #12
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5e:	4770      	bx	lr

08003a60 <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 8003a60:	b480      	push	{r7}
 8003a62:	b083      	sub	sp, #12
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8003a68:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003a6c:	685b      	ldr	r3, [r3, #4]
 8003a6e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	021b      	lsls	r3, r3, #8
 8003a76:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003a7a:	4313      	orrs	r3, r2
 8003a7c:	604b      	str	r3, [r1, #4]
}
 8003a7e:	bf00      	nop
 8003a80:	370c      	adds	r7, #12
 8003a82:	46bd      	mov	sp, r7
 8003a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a88:	4770      	bx	lr

08003a8a <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8003a8a:	b480      	push	{r7}
 8003a8c:	b083      	sub	sp, #12
 8003a8e:	af00      	add	r7, sp, #0
 8003a90:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8003a92:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003a96:	689b      	ldr	r3, [r3, #8]
 8003a98:	f023 0203 	bic.w	r2, r3, #3
 8003a9c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	4313      	orrs	r3, r2
 8003aa4:	608b      	str	r3, [r1, #8]
}
 8003aa6:	bf00      	nop
 8003aa8:	370c      	adds	r7, #12
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab0:	4770      	bx	lr

08003ab2 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8003ab2:	b480      	push	{r7}
 8003ab4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8003ab6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003aba:	689b      	ldr	r3, [r3, #8]
 8003abc:	f003 030c 	and.w	r3, r3, #12
}
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac8:	4770      	bx	lr

08003aca <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8003aca:	b480      	push	{r7}
 8003acc:	b083      	sub	sp, #12
 8003ace:	af00      	add	r7, sp, #0
 8003ad0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8003ad2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003ad6:	689b      	ldr	r3, [r3, #8]
 8003ad8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003adc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	4313      	orrs	r3, r2
 8003ae4:	608b      	str	r3, [r1, #8]
}
 8003ae6:	bf00      	nop
 8003ae8:	370c      	adds	r7, #12
 8003aea:	46bd      	mov	sp, r7
 8003aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af0:	4770      	bx	lr

08003af2 <LL_C2_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_C2_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8003af2:	b480      	push	{r7}
 8003af4:	b083      	sub	sp, #12
 8003af6:	af00      	add	r7, sp, #0
 8003af8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8003afa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003afe:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8003b02:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003b06:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	4313      	orrs	r3, r2
 8003b0e:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8003b12:	bf00      	nop
 8003b14:	370c      	adds	r7, #12
 8003b16:	46bd      	mov	sp, r7
 8003b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1c:	4770      	bx	lr

08003b1e <LL_RCC_SetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB4Prescaler(uint32_t Prescaler)
{
 8003b1e:	b480      	push	{r7}
 8003b20:	b083      	sub	sp, #12
 8003b22:	af00      	add	r7, sp, #0
 8003b24:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8003b26:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003b2a:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8003b2e:	f023 020f 	bic.w	r2, r3, #15
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	091b      	lsrs	r3, r3, #4
 8003b36:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003b3a:	4313      	orrs	r3, r2
 8003b3c:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8003b40:	bf00      	nop
 8003b42:	370c      	adds	r7, #12
 8003b44:	46bd      	mov	sp, r7
 8003b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4a:	4770      	bx	lr

08003b4c <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8003b4c:	b480      	push	{r7}
 8003b4e:	b083      	sub	sp, #12
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8003b54:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003b58:	689b      	ldr	r3, [r3, #8]
 8003b5a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003b5e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	4313      	orrs	r3, r2
 8003b66:	608b      	str	r3, [r1, #8]
}
 8003b68:	bf00      	nop
 8003b6a:	370c      	adds	r7, #12
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b72:	4770      	bx	lr

08003b74 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8003b74:	b480      	push	{r7}
 8003b76:	b083      	sub	sp, #12
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8003b7c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003b80:	689b      	ldr	r3, [r3, #8]
 8003b82:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003b86:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	4313      	orrs	r3, r2
 8003b8e:	608b      	str	r3, [r1, #8]
}
 8003b90:	bf00      	nop
 8003b92:	370c      	adds	r7, #12
 8003b94:	46bd      	mov	sp, r7
 8003b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9a:	4770      	bx	lr

08003b9c <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8003b9c:	b480      	push	{r7}
 8003b9e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8003ba0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003ba4:	689b      	ldr	r3, [r3, #8]
 8003ba6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8003baa:	4618      	mov	r0, r3
 8003bac:	46bd      	mov	sp, r7
 8003bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb2:	4770      	bx	lr

08003bb4 <LL_C2_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_C2_RCC_GetAHBPrescaler(void)
{
 8003bb4:	b480      	push	{r7}
 8003bb6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE));
 8003bb8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003bbc:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8003bc0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bcc:	4770      	bx	lr

08003bce <LL_RCC_GetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB4Prescaler(void)
{
 8003bce:	b480      	push	{r7}
 8003bd0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8003bd2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003bd6:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8003bda:	011b      	lsls	r3, r3, #4
 8003bdc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8003be0:	4618      	mov	r0, r3
 8003be2:	46bd      	mov	sp, r7
 8003be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be8:	4770      	bx	lr

08003bea <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8003bea:	b480      	push	{r7}
 8003bec:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8003bee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003bf2:	689b      	ldr	r3, [r3, #8]
 8003bf4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c00:	4770      	bx	lr

08003c02 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8003c02:	b480      	push	{r7}
 8003c04:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8003c06:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003c0a:	689b      	ldr	r3, [r3, #8]
 8003c0c:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 8003c10:	4618      	mov	r0, r3
 8003c12:	46bd      	mov	sp, r7
 8003c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c18:	4770      	bx	lr

08003c1a <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8003c1a:	b480      	push	{r7}
 8003c1c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8003c1e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003c28:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003c2c:	6013      	str	r3, [r2, #0]
}
 8003c2e:	bf00      	nop
 8003c30:	46bd      	mov	sp, r7
 8003c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c36:	4770      	bx	lr

08003c38 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8003c38:	b480      	push	{r7}
 8003c3a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8003c3c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003c46:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003c4a:	6013      	str	r3, [r2, #0]
}
 8003c4c:	bf00      	nop
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c54:	4770      	bx	lr

08003c56 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8003c56:	b480      	push	{r7}
 8003c58:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8003c5a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c64:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003c68:	d101      	bne.n	8003c6e <LL_RCC_PLL_IsReady+0x18>
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	e000      	b.n	8003c70 <LL_RCC_PLL_IsReady+0x1a>
 8003c6e:	2300      	movs	r3, #0
}
 8003c70:	4618      	mov	r0, r3
 8003c72:	46bd      	mov	sp, r7
 8003c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c78:	4770      	bx	lr

08003c7a <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8003c7a:	b480      	push	{r7}
 8003c7c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8003c7e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003c82:	68db      	ldr	r3, [r3, #12]
 8003c84:	0a1b      	lsrs	r3, r3, #8
 8003c86:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c92:	4770      	bx	lr

08003c94 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8003c94:	b480      	push	{r7}
 8003c96:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8003c98:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003c9c:	68db      	ldr	r3, [r3, #12]
 8003c9e:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003caa:	4770      	bx	lr

08003cac <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8003cac:	b480      	push	{r7}
 8003cae:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8003cb0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003cb4:	68db      	ldr	r3, [r3, #12]
 8003cb6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 8003cba:	4618      	mov	r0, r3
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc2:	4770      	bx	lr

08003cc4 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8003cc4:	b480      	push	{r7}
 8003cc6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8003cc8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003ccc:	68db      	ldr	r3, [r3, #12]
 8003cce:	f003 0303 	and.w	r3, r3, #3
}
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cda:	4770      	bx	lr

08003cdc <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8003cdc:	b480      	push	{r7}
 8003cde:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8003ce0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003ce4:	689b      	ldr	r3, [r3, #8]
 8003ce6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003cea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003cee:	d101      	bne.n	8003cf4 <LL_RCC_IsActiveFlag_HPRE+0x18>
 8003cf0:	2301      	movs	r3, #1
 8003cf2:	e000      	b.n	8003cf6 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8003cf4:	2300      	movs	r3, #0
}
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfe:	4770      	bx	lr

08003d00 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 8003d00:	b480      	push	{r7}
 8003d02:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8003d04:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003d08:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8003d0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d10:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003d14:	d101      	bne.n	8003d1a <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8003d16:	2301      	movs	r3, #1
 8003d18:	e000      	b.n	8003d1c <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8003d1a:	2300      	movs	r3, #0
}
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d24:	4770      	bx	lr

08003d26 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8003d26:	b480      	push	{r7}
 8003d28:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8003d2a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003d2e:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8003d32:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d36:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d3a:	d101      	bne.n	8003d40 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8003d3c:	2301      	movs	r3, #1
 8003d3e:	e000      	b.n	8003d42 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8003d40:	2300      	movs	r3, #0
}
 8003d42:	4618      	mov	r0, r3
 8003d44:	46bd      	mov	sp, r7
 8003d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4a:	4770      	bx	lr

08003d4c <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8003d4c:	b480      	push	{r7}
 8003d4e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8003d50:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003d54:	689b      	ldr	r3, [r3, #8]
 8003d56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d5a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003d5e:	d101      	bne.n	8003d64 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8003d60:	2301      	movs	r3, #1
 8003d62:	e000      	b.n	8003d66 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8003d64:	2300      	movs	r3, #0
}
 8003d66:	4618      	mov	r0, r3
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6e:	4770      	bx	lr

08003d70 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8003d70:	b480      	push	{r7}
 8003d72:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8003d74:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003d78:	689b      	ldr	r3, [r3, #8]
 8003d7a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003d7e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003d82:	d101      	bne.n	8003d88 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8003d84:	2301      	movs	r3, #1
 8003d86:	e000      	b.n	8003d8a <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8003d88:	2300      	movs	r3, #0
}
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d92:	4770      	bx	lr

08003d94 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003d94:	b590      	push	{r4, r7, lr}
 8003d96:	b08d      	sub	sp, #52	@ 0x34
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d101      	bne.n	8003da6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003da2:	2301      	movs	r3, #1
 8003da4:	e363      	b.n	800446e <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f003 0320 	and.w	r3, r3, #32
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	f000 808d 	beq.w	8003ece <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003db4:	f7ff fe7d 	bl	8003ab2 <LL_RCC_GetSysClkSource>
 8003db8:	62f8      	str	r0, [r7, #44]	@ 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003dba:	f7ff ff83 	bl	8003cc4 <LL_RCC_PLL_GetMainSource>
 8003dbe:	62b8      	str	r0, [r7, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8003dc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d005      	beq.n	8003dd2 <HAL_RCC_OscConfig+0x3e>
 8003dc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003dc8:	2b0c      	cmp	r3, #12
 8003dca:	d147      	bne.n	8003e5c <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 8003dcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dce:	2b01      	cmp	r3, #1
 8003dd0:	d144      	bne.n	8003e5c <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	69db      	ldr	r3, [r3, #28]
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d101      	bne.n	8003dde <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 8003dda:	2301      	movs	r3, #1
 8003ddc:	e347      	b.n	800446e <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8003de2:	f7ff fe28 	bl	8003a36 <LL_RCC_MSI_GetRange>
 8003de6:	4603      	mov	r3, r0
 8003de8:	429c      	cmp	r4, r3
 8003dea:	d914      	bls.n	8003e16 <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003df0:	4618      	mov	r0, r3
 8003df2:	f000 fd61 	bl	80048b8 <RCC_SetFlashLatencyFromMSIRange>
 8003df6:	4603      	mov	r3, r0
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d001      	beq.n	8003e00 <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 8003dfc:	2301      	movs	r3, #1
 8003dfe:	e336      	b.n	800446e <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e04:	4618      	mov	r0, r3
 8003e06:	f7ff fe02 	bl	8003a0e <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	6a1b      	ldr	r3, [r3, #32]
 8003e0e:	4618      	mov	r0, r3
 8003e10:	f7ff fe26 	bl	8003a60 <LL_RCC_MSI_SetCalibTrimming>
 8003e14:	e013      	b.n	8003e3e <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	f7ff fdf7 	bl	8003a0e <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6a1b      	ldr	r3, [r3, #32]
 8003e24:	4618      	mov	r0, r3
 8003e26:	f7ff fe1b 	bl	8003a60 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e2e:	4618      	mov	r0, r3
 8003e30:	f000 fd42 	bl	80048b8 <RCC_SetFlashLatencyFromMSIRange>
 8003e34:	4603      	mov	r3, r0
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d001      	beq.n	8003e3e <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	e317      	b.n	800446e <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8003e3e:	f000 fcc9 	bl	80047d4 <HAL_RCC_GetHCLKFreq>
 8003e42:	4603      	mov	r3, r0
 8003e44:	4aa4      	ldr	r2, [pc, #656]	@ (80040d8 <HAL_RCC_OscConfig+0x344>)
 8003e46:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003e48:	4ba4      	ldr	r3, [pc, #656]	@ (80040dc <HAL_RCC_OscConfig+0x348>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	f7fd fc93 	bl	8001778 <HAL_InitTick>
 8003e52:	4603      	mov	r3, r0
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d039      	beq.n	8003ecc <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 8003e58:	2301      	movs	r3, #1
 8003e5a:	e308      	b.n	800446e <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	69db      	ldr	r3, [r3, #28]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d01e      	beq.n	8003ea2 <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003e64:	f7ff fda4 	bl	80039b0 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003e68:	f7fe fec6 	bl	8002bf8 <HAL_GetTick>
 8003e6c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8003e6e:	e008      	b.n	8003e82 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003e70:	f7fe fec2 	bl	8002bf8 <HAL_GetTick>
 8003e74:	4602      	mov	r2, r0
 8003e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e78:	1ad3      	subs	r3, r2, r3
 8003e7a:	2b02      	cmp	r3, #2
 8003e7c:	d901      	bls.n	8003e82 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003e7e:	2303      	movs	r3, #3
 8003e80:	e2f5      	b.n	800446e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 8003e82:	f7ff fdb3 	bl	80039ec <LL_RCC_MSI_IsReady>
 8003e86:	4603      	mov	r3, r0
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d0f1      	beq.n	8003e70 <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e90:	4618      	mov	r0, r3
 8003e92:	f7ff fdbc 	bl	8003a0e <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6a1b      	ldr	r3, [r3, #32]
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	f7ff fde0 	bl	8003a60 <LL_RCC_MSI_SetCalibTrimming>
 8003ea0:	e015      	b.n	8003ece <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003ea2:	f7ff fd94 	bl	80039ce <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003ea6:	f7fe fea7 	bl	8002bf8 <HAL_GetTick>
 8003eaa:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8003eac:	e008      	b.n	8003ec0 <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003eae:	f7fe fea3 	bl	8002bf8 <HAL_GetTick>
 8003eb2:	4602      	mov	r2, r0
 8003eb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eb6:	1ad3      	subs	r3, r2, r3
 8003eb8:	2b02      	cmp	r3, #2
 8003eba:	d901      	bls.n	8003ec0 <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8003ebc:	2303      	movs	r3, #3
 8003ebe:	e2d6      	b.n	800446e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 8003ec0:	f7ff fd94 	bl	80039ec <LL_RCC_MSI_IsReady>
 8003ec4:	4603      	mov	r3, r0
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d1f1      	bne.n	8003eae <HAL_RCC_OscConfig+0x11a>
 8003eca:	e000      	b.n	8003ece <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8003ecc:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f003 0301 	and.w	r3, r3, #1
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d047      	beq.n	8003f6a <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003eda:	f7ff fdea 	bl	8003ab2 <LL_RCC_GetSysClkSource>
 8003ede:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003ee0:	f7ff fef0 	bl	8003cc4 <LL_RCC_PLL_GetMainSource>
 8003ee4:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8003ee6:	6a3b      	ldr	r3, [r7, #32]
 8003ee8:	2b08      	cmp	r3, #8
 8003eea:	d005      	beq.n	8003ef8 <HAL_RCC_OscConfig+0x164>
 8003eec:	6a3b      	ldr	r3, [r7, #32]
 8003eee:	2b0c      	cmp	r3, #12
 8003ef0:	d108      	bne.n	8003f04 <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 8003ef2:	69fb      	ldr	r3, [r7, #28]
 8003ef4:	2b03      	cmp	r3, #3
 8003ef6:	d105      	bne.n	8003f04 <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	685b      	ldr	r3, [r3, #4]
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d134      	bne.n	8003f6a <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 8003f00:	2301      	movs	r3, #1
 8003f02:	e2b4      	b.n	800446e <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	685b      	ldr	r3, [r3, #4]
 8003f08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f0c:	d102      	bne.n	8003f14 <HAL_RCC_OscConfig+0x180>
 8003f0e:	f7ff fbd1 	bl	80036b4 <LL_RCC_HSE_Enable>
 8003f12:	e001      	b.n	8003f18 <HAL_RCC_OscConfig+0x184>
 8003f14:	f7ff fbdd 	bl	80036d2 <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	685b      	ldr	r3, [r3, #4]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d012      	beq.n	8003f46 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f20:	f7fe fe6a 	bl	8002bf8 <HAL_GetTick>
 8003f24:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8003f26:	e008      	b.n	8003f3a <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f28:	f7fe fe66 	bl	8002bf8 <HAL_GetTick>
 8003f2c:	4602      	mov	r2, r0
 8003f2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f30:	1ad3      	subs	r3, r2, r3
 8003f32:	2b64      	cmp	r3, #100	@ 0x64
 8003f34:	d901      	bls.n	8003f3a <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8003f36:	2303      	movs	r3, #3
 8003f38:	e299      	b.n	800446e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 8003f3a:	f7ff fbd9 	bl	80036f0 <LL_RCC_HSE_IsReady>
 8003f3e:	4603      	mov	r3, r0
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d0f1      	beq.n	8003f28 <HAL_RCC_OscConfig+0x194>
 8003f44:	e011      	b.n	8003f6a <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f46:	f7fe fe57 	bl	8002bf8 <HAL_GetTick>
 8003f4a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8003f4c:	e008      	b.n	8003f60 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f4e:	f7fe fe53 	bl	8002bf8 <HAL_GetTick>
 8003f52:	4602      	mov	r2, r0
 8003f54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f56:	1ad3      	subs	r3, r2, r3
 8003f58:	2b64      	cmp	r3, #100	@ 0x64
 8003f5a:	d901      	bls.n	8003f60 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8003f5c:	2303      	movs	r3, #3
 8003f5e:	e286      	b.n	800446e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 8003f60:	f7ff fbc6 	bl	80036f0 <LL_RCC_HSE_IsReady>
 8003f64:	4603      	mov	r3, r0
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d1f1      	bne.n	8003f4e <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f003 0302 	and.w	r3, r3, #2
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d04c      	beq.n	8004010 <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003f76:	f7ff fd9c 	bl	8003ab2 <LL_RCC_GetSysClkSource>
 8003f7a:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003f7c:	f7ff fea2 	bl	8003cc4 <LL_RCC_PLL_GetMainSource>
 8003f80:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8003f82:	69bb      	ldr	r3, [r7, #24]
 8003f84:	2b04      	cmp	r3, #4
 8003f86:	d005      	beq.n	8003f94 <HAL_RCC_OscConfig+0x200>
 8003f88:	69bb      	ldr	r3, [r7, #24]
 8003f8a:	2b0c      	cmp	r3, #12
 8003f8c:	d10e      	bne.n	8003fac <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 8003f8e:	697b      	ldr	r3, [r7, #20]
 8003f90:	2b02      	cmp	r3, #2
 8003f92:	d10b      	bne.n	8003fac <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	68db      	ldr	r3, [r3, #12]
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d101      	bne.n	8003fa0 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 8003f9c:	2301      	movs	r3, #1
 8003f9e:	e266      	b.n	800446e <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	691b      	ldr	r3, [r3, #16]
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	f7ff fbe5 	bl	8003774 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8003faa:	e031      	b.n	8004010 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	68db      	ldr	r3, [r3, #12]
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d019      	beq.n	8003fe8 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003fb4:	f7ff fbae 	bl	8003714 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fb8:	f7fe fe1e 	bl	8002bf8 <HAL_GetTick>
 8003fbc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8003fbe:	e008      	b.n	8003fd2 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003fc0:	f7fe fe1a 	bl	8002bf8 <HAL_GetTick>
 8003fc4:	4602      	mov	r2, r0
 8003fc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fc8:	1ad3      	subs	r3, r2, r3
 8003fca:	2b02      	cmp	r3, #2
 8003fcc:	d901      	bls.n	8003fd2 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8003fce:	2303      	movs	r3, #3
 8003fd0:	e24d      	b.n	800446e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 8003fd2:	f7ff fbbd 	bl	8003750 <LL_RCC_HSI_IsReady>
 8003fd6:	4603      	mov	r3, r0
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d0f1      	beq.n	8003fc0 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	691b      	ldr	r3, [r3, #16]
 8003fe0:	4618      	mov	r0, r3
 8003fe2:	f7ff fbc7 	bl	8003774 <LL_RCC_HSI_SetCalibTrimming>
 8003fe6:	e013      	b.n	8004010 <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003fe8:	f7ff fba3 	bl	8003732 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fec:	f7fe fe04 	bl	8002bf8 <HAL_GetTick>
 8003ff0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8003ff2:	e008      	b.n	8004006 <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ff4:	f7fe fe00 	bl	8002bf8 <HAL_GetTick>
 8003ff8:	4602      	mov	r2, r0
 8003ffa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ffc:	1ad3      	subs	r3, r2, r3
 8003ffe:	2b02      	cmp	r3, #2
 8004000:	d901      	bls.n	8004006 <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 8004002:	2303      	movs	r3, #3
 8004004:	e233      	b.n	800446e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 8004006:	f7ff fba3 	bl	8003750 <LL_RCC_HSI_IsReady>
 800400a:	4603      	mov	r3, r0
 800400c:	2b00      	cmp	r3, #0
 800400e:	d1f1      	bne.n	8003ff4 <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f003 0308 	and.w	r3, r3, #8
 8004018:	2b00      	cmp	r3, #0
 800401a:	d106      	bne.n	800402a <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8004024:	2b00      	cmp	r3, #0
 8004026:	f000 80a3 	beq.w	8004170 <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	695b      	ldr	r3, [r3, #20]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d076      	beq.n	8004120 <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f003 0310 	and.w	r3, r3, #16
 800403a:	2b00      	cmp	r3, #0
 800403c:	d046      	beq.n	80040cc <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 800403e:	f7ff fc5a 	bl	80038f6 <LL_RCC_LSI1_IsReady>
 8004042:	4603      	mov	r3, r0
 8004044:	2b00      	cmp	r3, #0
 8004046:	d113      	bne.n	8004070 <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 8004048:	f7ff fc33 	bl	80038b2 <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800404c:	f7fe fdd4 	bl	8002bf8 <HAL_GetTick>
 8004050:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 8004052:	e008      	b.n	8004066 <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8004054:	f7fe fdd0 	bl	8002bf8 <HAL_GetTick>
 8004058:	4602      	mov	r2, r0
 800405a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800405c:	1ad3      	subs	r3, r2, r3
 800405e:	2b02      	cmp	r3, #2
 8004060:	d901      	bls.n	8004066 <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 8004062:	2303      	movs	r3, #3
 8004064:	e203      	b.n	800446e <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 8004066:	f7ff fc46 	bl	80038f6 <LL_RCC_LSI1_IsReady>
 800406a:	4603      	mov	r3, r0
 800406c:	2b00      	cmp	r3, #0
 800406e:	d0f1      	beq.n	8004054 <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 8004070:	f7ff fc53 	bl	800391a <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004074:	f7fe fdc0 	bl	8002bf8 <HAL_GetTick>
 8004078:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 800407a:	e008      	b.n	800408e <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800407c:	f7fe fdbc 	bl	8002bf8 <HAL_GetTick>
 8004080:	4602      	mov	r2, r0
 8004082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004084:	1ad3      	subs	r3, r2, r3
 8004086:	2b03      	cmp	r3, #3
 8004088:	d901      	bls.n	800408e <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 800408a:	2303      	movs	r3, #3
 800408c:	e1ef      	b.n	800446e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 800408e:	f7ff fc66 	bl	800395e <LL_RCC_LSI2_IsReady>
 8004092:	4603      	mov	r3, r0
 8004094:	2b00      	cmp	r3, #0
 8004096:	d0f1      	beq.n	800407c <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	699b      	ldr	r3, [r3, #24]
 800409c:	4618      	mov	r0, r3
 800409e:	f7ff fc70 	bl	8003982 <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 80040a2:	f7ff fc17 	bl	80038d4 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040a6:	f7fe fda7 	bl	8002bf8 <HAL_GetTick>
 80040aa:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 80040ac:	e008      	b.n	80040c0 <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80040ae:	f7fe fda3 	bl	8002bf8 <HAL_GetTick>
 80040b2:	4602      	mov	r2, r0
 80040b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040b6:	1ad3      	subs	r3, r2, r3
 80040b8:	2b02      	cmp	r3, #2
 80040ba:	d901      	bls.n	80040c0 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 80040bc:	2303      	movs	r3, #3
 80040be:	e1d6      	b.n	800446e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 80040c0:	f7ff fc19 	bl	80038f6 <LL_RCC_LSI1_IsReady>
 80040c4:	4603      	mov	r3, r0
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d1f1      	bne.n	80040ae <HAL_RCC_OscConfig+0x31a>
 80040ca:	e051      	b.n	8004170 <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 80040cc:	f7ff fbf1 	bl	80038b2 <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040d0:	f7fe fd92 	bl	8002bf8 <HAL_GetTick>
 80040d4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 80040d6:	e00c      	b.n	80040f2 <HAL_RCC_OscConfig+0x35e>
 80040d8:	20000014 	.word	0x20000014
 80040dc:	20000018 	.word	0x20000018
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80040e0:	f7fe fd8a 	bl	8002bf8 <HAL_GetTick>
 80040e4:	4602      	mov	r2, r0
 80040e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040e8:	1ad3      	subs	r3, r2, r3
 80040ea:	2b02      	cmp	r3, #2
 80040ec:	d901      	bls.n	80040f2 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 80040ee:	2303      	movs	r3, #3
 80040f0:	e1bd      	b.n	800446e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 80040f2:	f7ff fc00 	bl	80038f6 <LL_RCC_LSI1_IsReady>
 80040f6:	4603      	mov	r3, r0
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d0f1      	beq.n	80040e0 <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 80040fc:	f7ff fc1e 	bl	800393c <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 8004100:	e008      	b.n	8004114 <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8004102:	f7fe fd79 	bl	8002bf8 <HAL_GetTick>
 8004106:	4602      	mov	r2, r0
 8004108:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800410a:	1ad3      	subs	r3, r2, r3
 800410c:	2b03      	cmp	r3, #3
 800410e:	d901      	bls.n	8004114 <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 8004110:	2303      	movs	r3, #3
 8004112:	e1ac      	b.n	800446e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 8004114:	f7ff fc23 	bl	800395e <LL_RCC_LSI2_IsReady>
 8004118:	4603      	mov	r3, r0
 800411a:	2b00      	cmp	r3, #0
 800411c:	d1f1      	bne.n	8004102 <HAL_RCC_OscConfig+0x36e>
 800411e:	e027      	b.n	8004170 <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 8004120:	f7ff fc0c 	bl	800393c <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004124:	f7fe fd68 	bl	8002bf8 <HAL_GetTick>
 8004128:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 800412a:	e008      	b.n	800413e <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800412c:	f7fe fd64 	bl	8002bf8 <HAL_GetTick>
 8004130:	4602      	mov	r2, r0
 8004132:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004134:	1ad3      	subs	r3, r2, r3
 8004136:	2b03      	cmp	r3, #3
 8004138:	d901      	bls.n	800413e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800413a:	2303      	movs	r3, #3
 800413c:	e197      	b.n	800446e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 800413e:	f7ff fc0e 	bl	800395e <LL_RCC_LSI2_IsReady>
 8004142:	4603      	mov	r3, r0
 8004144:	2b00      	cmp	r3, #0
 8004146:	d1f1      	bne.n	800412c <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 8004148:	f7ff fbc4 	bl	80038d4 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800414c:	f7fe fd54 	bl	8002bf8 <HAL_GetTick>
 8004150:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 8004152:	e008      	b.n	8004166 <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8004154:	f7fe fd50 	bl	8002bf8 <HAL_GetTick>
 8004158:	4602      	mov	r2, r0
 800415a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800415c:	1ad3      	subs	r3, r2, r3
 800415e:	2b02      	cmp	r3, #2
 8004160:	d901      	bls.n	8004166 <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 8004162:	2303      	movs	r3, #3
 8004164:	e183      	b.n	800446e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 8004166:	f7ff fbc6 	bl	80038f6 <LL_RCC_LSI1_IsReady>
 800416a:	4603      	mov	r3, r0
 800416c:	2b00      	cmp	r3, #0
 800416e:	d1f1      	bne.n	8004154 <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f003 0304 	and.w	r3, r3, #4
 8004178:	2b00      	cmp	r3, #0
 800417a:	d05b      	beq.n	8004234 <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800417c:	4ba7      	ldr	r3, [pc, #668]	@ (800441c <HAL_RCC_OscConfig+0x688>)
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004184:	2b00      	cmp	r3, #0
 8004186:	d114      	bne.n	80041b2 <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8004188:	f7ff fa64 	bl	8003654 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800418c:	f7fe fd34 	bl	8002bf8 <HAL_GetTick>
 8004190:	6278      	str	r0, [r7, #36]	@ 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004192:	e008      	b.n	80041a6 <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004194:	f7fe fd30 	bl	8002bf8 <HAL_GetTick>
 8004198:	4602      	mov	r2, r0
 800419a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800419c:	1ad3      	subs	r3, r2, r3
 800419e:	2b02      	cmp	r3, #2
 80041a0:	d901      	bls.n	80041a6 <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 80041a2:	2303      	movs	r3, #3
 80041a4:	e163      	b.n	800446e <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80041a6:	4b9d      	ldr	r3, [pc, #628]	@ (800441c <HAL_RCC_OscConfig+0x688>)
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d0f0      	beq.n	8004194 <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	689b      	ldr	r3, [r3, #8]
 80041b6:	2b01      	cmp	r3, #1
 80041b8:	d102      	bne.n	80041c0 <HAL_RCC_OscConfig+0x42c>
 80041ba:	f7ff fb24 	bl	8003806 <LL_RCC_LSE_Enable>
 80041be:	e00c      	b.n	80041da <HAL_RCC_OscConfig+0x446>
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	689b      	ldr	r3, [r3, #8]
 80041c4:	2b05      	cmp	r3, #5
 80041c6:	d104      	bne.n	80041d2 <HAL_RCC_OscConfig+0x43e>
 80041c8:	f7ff fb3f 	bl	800384a <LL_RCC_LSE_EnableBypass>
 80041cc:	f7ff fb1b 	bl	8003806 <LL_RCC_LSE_Enable>
 80041d0:	e003      	b.n	80041da <HAL_RCC_OscConfig+0x446>
 80041d2:	f7ff fb29 	bl	8003828 <LL_RCC_LSE_Disable>
 80041d6:	f7ff fb49 	bl	800386c <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	689b      	ldr	r3, [r3, #8]
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d014      	beq.n	800420c <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041e2:	f7fe fd09 	bl	8002bf8 <HAL_GetTick>
 80041e6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 80041e8:	e00a      	b.n	8004200 <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041ea:	f7fe fd05 	bl	8002bf8 <HAL_GetTick>
 80041ee:	4602      	mov	r2, r0
 80041f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041f2:	1ad3      	subs	r3, r2, r3
 80041f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80041f8:	4293      	cmp	r3, r2
 80041fa:	d901      	bls.n	8004200 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 80041fc:	2303      	movs	r3, #3
 80041fe:	e136      	b.n	800446e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 8004200:	f7ff fb45 	bl	800388e <LL_RCC_LSE_IsReady>
 8004204:	4603      	mov	r3, r0
 8004206:	2b00      	cmp	r3, #0
 8004208:	d0ef      	beq.n	80041ea <HAL_RCC_OscConfig+0x456>
 800420a:	e013      	b.n	8004234 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800420c:	f7fe fcf4 	bl	8002bf8 <HAL_GetTick>
 8004210:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8004212:	e00a      	b.n	800422a <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004214:	f7fe fcf0 	bl	8002bf8 <HAL_GetTick>
 8004218:	4602      	mov	r2, r0
 800421a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800421c:	1ad3      	subs	r3, r2, r3
 800421e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004222:	4293      	cmp	r3, r2
 8004224:	d901      	bls.n	800422a <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 8004226:	2303      	movs	r3, #3
 8004228:	e121      	b.n	800446e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 800422a:	f7ff fb30 	bl	800388e <LL_RCC_LSE_IsReady>
 800422e:	4603      	mov	r3, r0
 8004230:	2b00      	cmp	r3, #0
 8004232:	d1ef      	bne.n	8004214 <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800423c:	2b00      	cmp	r3, #0
 800423e:	d02c      	beq.n	800429a <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004244:	2b00      	cmp	r3, #0
 8004246:	d014      	beq.n	8004272 <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004248:	f7ff faa9 	bl	800379e <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800424c:	f7fe fcd4 	bl	8002bf8 <HAL_GetTick>
 8004250:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 8004252:	e008      	b.n	8004266 <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004254:	f7fe fcd0 	bl	8002bf8 <HAL_GetTick>
 8004258:	4602      	mov	r2, r0
 800425a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800425c:	1ad3      	subs	r3, r2, r3
 800425e:	2b02      	cmp	r3, #2
 8004260:	d901      	bls.n	8004266 <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 8004262:	2303      	movs	r3, #3
 8004264:	e103      	b.n	800446e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 8004266:	f7ff fabc 	bl	80037e2 <LL_RCC_HSI48_IsReady>
 800426a:	4603      	mov	r3, r0
 800426c:	2b00      	cmp	r3, #0
 800426e:	d0f1      	beq.n	8004254 <HAL_RCC_OscConfig+0x4c0>
 8004270:	e013      	b.n	800429a <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004272:	f7ff faa5 	bl	80037c0 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004276:	f7fe fcbf 	bl	8002bf8 <HAL_GetTick>
 800427a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 800427c:	e008      	b.n	8004290 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800427e:	f7fe fcbb 	bl	8002bf8 <HAL_GetTick>
 8004282:	4602      	mov	r2, r0
 8004284:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004286:	1ad3      	subs	r3, r2, r3
 8004288:	2b02      	cmp	r3, #2
 800428a:	d901      	bls.n	8004290 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 800428c:	2303      	movs	r3, #3
 800428e:	e0ee      	b.n	800446e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 8004290:	f7ff faa7 	bl	80037e2 <LL_RCC_HSI48_IsReady>
 8004294:	4603      	mov	r3, r0
 8004296:	2b00      	cmp	r3, #0
 8004298:	d1f1      	bne.n	800427e <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800429e:	2b00      	cmp	r3, #0
 80042a0:	f000 80e4 	beq.w	800446c <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80042a4:	f7ff fc05 	bl	8003ab2 <LL_RCC_GetSysClkSource>
 80042a8:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 80042aa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80042ae:	68db      	ldr	r3, [r3, #12]
 80042b0:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042b6:	2b02      	cmp	r3, #2
 80042b8:	f040 80b4 	bne.w	8004424 <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	f003 0203 	and.w	r2, r3, #3
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042c6:	429a      	cmp	r2, r3
 80042c8:	d123      	bne.n	8004312 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042d4:	429a      	cmp	r2, r3
 80042d6:	d11c      	bne.n	8004312 <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	0a1b      	lsrs	r3, r3, #8
 80042dc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80042e4:	429a      	cmp	r2, r3
 80042e6:	d114      	bne.n	8004312 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80042f2:	429a      	cmp	r2, r3
 80042f4:	d10d      	bne.n	8004312 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	f003 6260 	and.w	r2, r3, #234881024	@ 0xe000000
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004300:	429a      	cmp	r2, r3
 8004302:	d106      	bne.n	8004312 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800430e:	429a      	cmp	r2, r3
 8004310:	d05d      	beq.n	80043ce <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004312:	693b      	ldr	r3, [r7, #16]
 8004314:	2b0c      	cmp	r3, #12
 8004316:	d058      	beq.n	80043ca <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004318:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004322:	2b00      	cmp	r3, #0
 8004324:	d001      	beq.n	800432a <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 8004326:	2301      	movs	r3, #1
 8004328:	e0a1      	b.n	800446e <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800432a:	f7ff fc85 	bl	8003c38 <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800432e:	f7fe fc63 	bl	8002bf8 <HAL_GetTick>
 8004332:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004334:	e008      	b.n	8004348 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004336:	f7fe fc5f 	bl	8002bf8 <HAL_GetTick>
 800433a:	4602      	mov	r2, r0
 800433c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800433e:	1ad3      	subs	r3, r2, r3
 8004340:	2b02      	cmp	r3, #2
 8004342:	d901      	bls.n	8004348 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 8004344:	2303      	movs	r3, #3
 8004346:	e092      	b.n	800446e <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004348:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004352:	2b00      	cmp	r3, #0
 8004354:	d1ef      	bne.n	8004336 <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004356:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800435a:	68da      	ldr	r2, [r3, #12]
 800435c:	4b30      	ldr	r3, [pc, #192]	@ (8004420 <HAL_RCC_OscConfig+0x68c>)
 800435e:	4013      	ands	r3, r2
 8004360:	687a      	ldr	r2, [r7, #4]
 8004362:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8004364:	687a      	ldr	r2, [r7, #4]
 8004366:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004368:	4311      	orrs	r1, r2
 800436a:	687a      	ldr	r2, [r7, #4]
 800436c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800436e:	0212      	lsls	r2, r2, #8
 8004370:	4311      	orrs	r1, r2
 8004372:	687a      	ldr	r2, [r7, #4]
 8004374:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004376:	4311      	orrs	r1, r2
 8004378:	687a      	ldr	r2, [r7, #4]
 800437a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800437c:	4311      	orrs	r1, r2
 800437e:	687a      	ldr	r2, [r7, #4]
 8004380:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8004382:	430a      	orrs	r2, r1
 8004384:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004388:	4313      	orrs	r3, r2
 800438a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800438c:	f7ff fc45 	bl	8003c1a <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004390:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004394:	68db      	ldr	r3, [r3, #12]
 8004396:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800439a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800439e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80043a0:	f7fe fc2a 	bl	8002bf8 <HAL_GetTick>
 80043a4:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80043a6:	e008      	b.n	80043ba <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043a8:	f7fe fc26 	bl	8002bf8 <HAL_GetTick>
 80043ac:	4602      	mov	r2, r0
 80043ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043b0:	1ad3      	subs	r3, r2, r3
 80043b2:	2b02      	cmp	r3, #2
 80043b4:	d901      	bls.n	80043ba <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 80043b6:	2303      	movs	r3, #3
 80043b8:	e059      	b.n	800446e <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80043ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d0ef      	beq.n	80043a8 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80043c8:	e050      	b.n	800446c <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80043ca:	2301      	movs	r3, #1
 80043cc:	e04f      	b.n	800446e <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80043ce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d147      	bne.n	800446c <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80043dc:	f7ff fc1d 	bl	8003c1a <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80043e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80043e4:	68db      	ldr	r3, [r3, #12]
 80043e6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80043ea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80043ee:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80043f0:	f7fe fc02 	bl	8002bf8 <HAL_GetTick>
 80043f4:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80043f6:	e008      	b.n	800440a <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043f8:	f7fe fbfe 	bl	8002bf8 <HAL_GetTick>
 80043fc:	4602      	mov	r2, r0
 80043fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004400:	1ad3      	subs	r3, r2, r3
 8004402:	2b02      	cmp	r3, #2
 8004404:	d901      	bls.n	800440a <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 8004406:	2303      	movs	r3, #3
 8004408:	e031      	b.n	800446e <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800440a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004414:	2b00      	cmp	r3, #0
 8004416:	d0ef      	beq.n	80043f8 <HAL_RCC_OscConfig+0x664>
 8004418:	e028      	b.n	800446c <HAL_RCC_OscConfig+0x6d8>
 800441a:	bf00      	nop
 800441c:	58000400 	.word	0x58000400
 8004420:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004424:	693b      	ldr	r3, [r7, #16]
 8004426:	2b0c      	cmp	r3, #12
 8004428:	d01e      	beq.n	8004468 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800442a:	f7ff fc05 	bl	8003c38 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800442e:	f7fe fbe3 	bl	8002bf8 <HAL_GetTick>
 8004432:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004434:	e008      	b.n	8004448 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004436:	f7fe fbdf 	bl	8002bf8 <HAL_GetTick>
 800443a:	4602      	mov	r2, r0
 800443c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800443e:	1ad3      	subs	r3, r2, r3
 8004440:	2b02      	cmp	r3, #2
 8004442:	d901      	bls.n	8004448 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 8004444:	2303      	movs	r3, #3
 8004446:	e012      	b.n	800446e <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004448:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004452:	2b00      	cmp	r3, #0
 8004454:	d1ef      	bne.n	8004436 <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8004456:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800445a:	68da      	ldr	r2, [r3, #12]
 800445c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004460:	4b05      	ldr	r3, [pc, #20]	@ (8004478 <HAL_RCC_OscConfig+0x6e4>)
 8004462:	4013      	ands	r3, r2
 8004464:	60cb      	str	r3, [r1, #12]
 8004466:	e001      	b.n	800446c <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004468:	2301      	movs	r3, #1
 800446a:	e000      	b.n	800446e <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 800446c:	2300      	movs	r3, #0
}
 800446e:	4618      	mov	r0, r3
 8004470:	3734      	adds	r7, #52	@ 0x34
 8004472:	46bd      	mov	sp, r7
 8004474:	bd90      	pop	{r4, r7, pc}
 8004476:	bf00      	nop
 8004478:	eefefffc 	.word	0xeefefffc

0800447c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800447c:	b580      	push	{r7, lr}
 800447e:	b084      	sub	sp, #16
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
 8004484:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	2b00      	cmp	r3, #0
 800448a:	d101      	bne.n	8004490 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800448c:	2301      	movs	r3, #1
 800448e:	e12d      	b.n	80046ec <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004490:	4b98      	ldr	r3, [pc, #608]	@ (80046f4 <HAL_RCC_ClockConfig+0x278>)
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f003 0307 	and.w	r3, r3, #7
 8004498:	683a      	ldr	r2, [r7, #0]
 800449a:	429a      	cmp	r2, r3
 800449c:	d91b      	bls.n	80044d6 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800449e:	4b95      	ldr	r3, [pc, #596]	@ (80046f4 <HAL_RCC_ClockConfig+0x278>)
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f023 0207 	bic.w	r2, r3, #7
 80044a6:	4993      	ldr	r1, [pc, #588]	@ (80046f4 <HAL_RCC_ClockConfig+0x278>)
 80044a8:	683b      	ldr	r3, [r7, #0]
 80044aa:	4313      	orrs	r3, r2
 80044ac:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80044ae:	f7fe fba3 	bl	8002bf8 <HAL_GetTick>
 80044b2:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80044b4:	e008      	b.n	80044c8 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80044b6:	f7fe fb9f 	bl	8002bf8 <HAL_GetTick>
 80044ba:	4602      	mov	r2, r0
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	1ad3      	subs	r3, r2, r3
 80044c0:	2b02      	cmp	r3, #2
 80044c2:	d901      	bls.n	80044c8 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 80044c4:	2303      	movs	r3, #3
 80044c6:	e111      	b.n	80046ec <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80044c8:	4b8a      	ldr	r3, [pc, #552]	@ (80046f4 <HAL_RCC_ClockConfig+0x278>)
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f003 0307 	and.w	r3, r3, #7
 80044d0:	683a      	ldr	r2, [r7, #0]
 80044d2:	429a      	cmp	r2, r3
 80044d4:	d1ef      	bne.n	80044b6 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f003 0302 	and.w	r3, r3, #2
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d016      	beq.n	8004510 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	689b      	ldr	r3, [r3, #8]
 80044e6:	4618      	mov	r0, r3
 80044e8:	f7ff faef 	bl	8003aca <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80044ec:	f7fe fb84 	bl	8002bf8 <HAL_GetTick>
 80044f0:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80044f2:	e008      	b.n	8004506 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80044f4:	f7fe fb80 	bl	8002bf8 <HAL_GetTick>
 80044f8:	4602      	mov	r2, r0
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	1ad3      	subs	r3, r2, r3
 80044fe:	2b02      	cmp	r3, #2
 8004500:	d901      	bls.n	8004506 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8004502:	2303      	movs	r3, #3
 8004504:	e0f2      	b.n	80046ec <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8004506:	f7ff fbe9 	bl	8003cdc <LL_RCC_IsActiveFlag_HPRE>
 800450a:	4603      	mov	r3, r0
 800450c:	2b00      	cmp	r3, #0
 800450e:	d0f1      	beq.n	80044f4 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f003 0320 	and.w	r3, r3, #32
 8004518:	2b00      	cmp	r3, #0
 800451a:	d016      	beq.n	800454a <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	695b      	ldr	r3, [r3, #20]
 8004520:	4618      	mov	r0, r3
 8004522:	f7ff fae6 	bl	8003af2 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8004526:	f7fe fb67 	bl	8002bf8 <HAL_GetTick>
 800452a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800452c:	e008      	b.n	8004540 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800452e:	f7fe fb63 	bl	8002bf8 <HAL_GetTick>
 8004532:	4602      	mov	r2, r0
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	1ad3      	subs	r3, r2, r3
 8004538:	2b02      	cmp	r3, #2
 800453a:	d901      	bls.n	8004540 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 800453c:	2303      	movs	r3, #3
 800453e:	e0d5      	b.n	80046ec <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8004540:	f7ff fbde 	bl	8003d00 <LL_RCC_IsActiveFlag_C2HPRE>
 8004544:	4603      	mov	r3, r0
 8004546:	2b00      	cmp	r3, #0
 8004548:	d0f1      	beq.n	800452e <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004552:	2b00      	cmp	r3, #0
 8004554:	d016      	beq.n	8004584 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	699b      	ldr	r3, [r3, #24]
 800455a:	4618      	mov	r0, r3
 800455c:	f7ff fadf 	bl	8003b1e <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8004560:	f7fe fb4a 	bl	8002bf8 <HAL_GetTick>
 8004564:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8004566:	e008      	b.n	800457a <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8004568:	f7fe fb46 	bl	8002bf8 <HAL_GetTick>
 800456c:	4602      	mov	r2, r0
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	1ad3      	subs	r3, r2, r3
 8004572:	2b02      	cmp	r3, #2
 8004574:	d901      	bls.n	800457a <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8004576:	2303      	movs	r3, #3
 8004578:	e0b8      	b.n	80046ec <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800457a:	f7ff fbd4 	bl	8003d26 <LL_RCC_IsActiveFlag_SHDHPRE>
 800457e:	4603      	mov	r3, r0
 8004580:	2b00      	cmp	r3, #0
 8004582:	d0f1      	beq.n	8004568 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f003 0304 	and.w	r3, r3, #4
 800458c:	2b00      	cmp	r3, #0
 800458e:	d016      	beq.n	80045be <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	68db      	ldr	r3, [r3, #12]
 8004594:	4618      	mov	r0, r3
 8004596:	f7ff fad9 	bl	8003b4c <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800459a:	f7fe fb2d 	bl	8002bf8 <HAL_GetTick>
 800459e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 80045a0:	e008      	b.n	80045b4 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80045a2:	f7fe fb29 	bl	8002bf8 <HAL_GetTick>
 80045a6:	4602      	mov	r2, r0
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	1ad3      	subs	r3, r2, r3
 80045ac:	2b02      	cmp	r3, #2
 80045ae:	d901      	bls.n	80045b4 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 80045b0:	2303      	movs	r3, #3
 80045b2:	e09b      	b.n	80046ec <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 80045b4:	f7ff fbca 	bl	8003d4c <LL_RCC_IsActiveFlag_PPRE1>
 80045b8:	4603      	mov	r3, r0
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d0f1      	beq.n	80045a2 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f003 0308 	and.w	r3, r3, #8
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d017      	beq.n	80045fa <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	691b      	ldr	r3, [r3, #16]
 80045ce:	00db      	lsls	r3, r3, #3
 80045d0:	4618      	mov	r0, r3
 80045d2:	f7ff facf 	bl	8003b74 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80045d6:	f7fe fb0f 	bl	8002bf8 <HAL_GetTick>
 80045da:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 80045dc:	e008      	b.n	80045f0 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80045de:	f7fe fb0b 	bl	8002bf8 <HAL_GetTick>
 80045e2:	4602      	mov	r2, r0
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	1ad3      	subs	r3, r2, r3
 80045e8:	2b02      	cmp	r3, #2
 80045ea:	d901      	bls.n	80045f0 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 80045ec:	2303      	movs	r3, #3
 80045ee:	e07d      	b.n	80046ec <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 80045f0:	f7ff fbbe 	bl	8003d70 <LL_RCC_IsActiveFlag_PPRE2>
 80045f4:	4603      	mov	r3, r0
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d0f1      	beq.n	80045de <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f003 0301 	and.w	r3, r3, #1
 8004602:	2b00      	cmp	r3, #0
 8004604:	d043      	beq.n	800468e <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	685b      	ldr	r3, [r3, #4]
 800460a:	2b02      	cmp	r3, #2
 800460c:	d106      	bne.n	800461c <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 800460e:	f7ff f86f 	bl	80036f0 <LL_RCC_HSE_IsReady>
 8004612:	4603      	mov	r3, r0
 8004614:	2b00      	cmp	r3, #0
 8004616:	d11e      	bne.n	8004656 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8004618:	2301      	movs	r3, #1
 800461a:	e067      	b.n	80046ec <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	685b      	ldr	r3, [r3, #4]
 8004620:	2b03      	cmp	r3, #3
 8004622:	d106      	bne.n	8004632 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8004624:	f7ff fb17 	bl	8003c56 <LL_RCC_PLL_IsReady>
 8004628:	4603      	mov	r3, r0
 800462a:	2b00      	cmp	r3, #0
 800462c:	d113      	bne.n	8004656 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800462e:	2301      	movs	r3, #1
 8004630:	e05c      	b.n	80046ec <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	685b      	ldr	r3, [r3, #4]
 8004636:	2b00      	cmp	r3, #0
 8004638:	d106      	bne.n	8004648 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 800463a:	f7ff f9d7 	bl	80039ec <LL_RCC_MSI_IsReady>
 800463e:	4603      	mov	r3, r0
 8004640:	2b00      	cmp	r3, #0
 8004642:	d108      	bne.n	8004656 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8004644:	2301      	movs	r3, #1
 8004646:	e051      	b.n	80046ec <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8004648:	f7ff f882 	bl	8003750 <LL_RCC_HSI_IsReady>
 800464c:	4603      	mov	r3, r0
 800464e:	2b00      	cmp	r3, #0
 8004650:	d101      	bne.n	8004656 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8004652:	2301      	movs	r3, #1
 8004654:	e04a      	b.n	80046ec <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	685b      	ldr	r3, [r3, #4]
 800465a:	4618      	mov	r0, r3
 800465c:	f7ff fa15 	bl	8003a8a <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004660:	f7fe faca 	bl	8002bf8 <HAL_GetTick>
 8004664:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004666:	e00a      	b.n	800467e <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004668:	f7fe fac6 	bl	8002bf8 <HAL_GetTick>
 800466c:	4602      	mov	r2, r0
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	1ad3      	subs	r3, r2, r3
 8004672:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004676:	4293      	cmp	r3, r2
 8004678:	d901      	bls.n	800467e <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 800467a:	2303      	movs	r3, #3
 800467c:	e036      	b.n	80046ec <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800467e:	f7ff fa18 	bl	8003ab2 <LL_RCC_GetSysClkSource>
 8004682:	4602      	mov	r2, r0
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	685b      	ldr	r3, [r3, #4]
 8004688:	009b      	lsls	r3, r3, #2
 800468a:	429a      	cmp	r2, r3
 800468c:	d1ec      	bne.n	8004668 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800468e:	4b19      	ldr	r3, [pc, #100]	@ (80046f4 <HAL_RCC_ClockConfig+0x278>)
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f003 0307 	and.w	r3, r3, #7
 8004696:	683a      	ldr	r2, [r7, #0]
 8004698:	429a      	cmp	r2, r3
 800469a:	d21b      	bcs.n	80046d4 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800469c:	4b15      	ldr	r3, [pc, #84]	@ (80046f4 <HAL_RCC_ClockConfig+0x278>)
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f023 0207 	bic.w	r2, r3, #7
 80046a4:	4913      	ldr	r1, [pc, #76]	@ (80046f4 <HAL_RCC_ClockConfig+0x278>)
 80046a6:	683b      	ldr	r3, [r7, #0]
 80046a8:	4313      	orrs	r3, r2
 80046aa:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80046ac:	f7fe faa4 	bl	8002bf8 <HAL_GetTick>
 80046b0:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80046b2:	e008      	b.n	80046c6 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80046b4:	f7fe faa0 	bl	8002bf8 <HAL_GetTick>
 80046b8:	4602      	mov	r2, r0
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	1ad3      	subs	r3, r2, r3
 80046be:	2b02      	cmp	r3, #2
 80046c0:	d901      	bls.n	80046c6 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 80046c2:	2303      	movs	r3, #3
 80046c4:	e012      	b.n	80046ec <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80046c6:	4b0b      	ldr	r3, [pc, #44]	@ (80046f4 <HAL_RCC_ClockConfig+0x278>)
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f003 0307 	and.w	r3, r3, #7
 80046ce:	683a      	ldr	r2, [r7, #0]
 80046d0:	429a      	cmp	r2, r3
 80046d2:	d1ef      	bne.n	80046b4 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80046d4:	f000 f87e 	bl	80047d4 <HAL_RCC_GetHCLKFreq>
 80046d8:	4603      	mov	r3, r0
 80046da:	4a07      	ldr	r2, [pc, #28]	@ (80046f8 <HAL_RCC_ClockConfig+0x27c>)
 80046dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 80046de:	f7fe fa97 	bl	8002c10 <HAL_GetTickPrio>
 80046e2:	4603      	mov	r3, r0
 80046e4:	4618      	mov	r0, r3
 80046e6:	f7fd f847 	bl	8001778 <HAL_InitTick>
 80046ea:	4603      	mov	r3, r0
}
 80046ec:	4618      	mov	r0, r3
 80046ee:	3710      	adds	r7, #16
 80046f0:	46bd      	mov	sp, r7
 80046f2:	bd80      	pop	{r7, pc}
 80046f4:	58004000 	.word	0x58004000
 80046f8:	20000014 	.word	0x20000014

080046fc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80046fc:	b590      	push	{r4, r7, lr}
 80046fe:	b085      	sub	sp, #20
 8004700:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004702:	f7ff f9d6 	bl	8003ab2 <LL_RCC_GetSysClkSource>
 8004706:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2b00      	cmp	r3, #0
 800470c:	d10a      	bne.n	8004724 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800470e:	f7ff f992 	bl	8003a36 <LL_RCC_MSI_GetRange>
 8004712:	4603      	mov	r3, r0
 8004714:	091b      	lsrs	r3, r3, #4
 8004716:	f003 030f 	and.w	r3, r3, #15
 800471a:	4a2b      	ldr	r2, [pc, #172]	@ (80047c8 <HAL_RCC_GetSysClockFreq+0xcc>)
 800471c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004720:	60fb      	str	r3, [r7, #12]
 8004722:	e04b      	b.n	80047bc <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2b04      	cmp	r3, #4
 8004728:	d102      	bne.n	8004730 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800472a:	4b28      	ldr	r3, [pc, #160]	@ (80047cc <HAL_RCC_GetSysClockFreq+0xd0>)
 800472c:	60fb      	str	r3, [r7, #12]
 800472e:	e045      	b.n	80047bc <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2b08      	cmp	r3, #8
 8004734:	d10a      	bne.n	800474c <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8004736:	f7fe ffab 	bl	8003690 <LL_RCC_HSE_IsEnabledDiv2>
 800473a:	4603      	mov	r3, r0
 800473c:	2b01      	cmp	r3, #1
 800473e:	d102      	bne.n	8004746 <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8004740:	4b22      	ldr	r3, [pc, #136]	@ (80047cc <HAL_RCC_GetSysClockFreq+0xd0>)
 8004742:	60fb      	str	r3, [r7, #12]
 8004744:	e03a      	b.n	80047bc <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8004746:	4b22      	ldr	r3, [pc, #136]	@ (80047d0 <HAL_RCC_GetSysClockFreq+0xd4>)
 8004748:	60fb      	str	r3, [r7, #12]
 800474a:	e037      	b.n	80047bc <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 800474c:	f7ff faba 	bl	8003cc4 <LL_RCC_PLL_GetMainSource>
 8004750:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	2b02      	cmp	r3, #2
 8004756:	d003      	beq.n	8004760 <HAL_RCC_GetSysClockFreq+0x64>
 8004758:	683b      	ldr	r3, [r7, #0]
 800475a:	2b03      	cmp	r3, #3
 800475c:	d003      	beq.n	8004766 <HAL_RCC_GetSysClockFreq+0x6a>
 800475e:	e00d      	b.n	800477c <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8004760:	4b1a      	ldr	r3, [pc, #104]	@ (80047cc <HAL_RCC_GetSysClockFreq+0xd0>)
 8004762:	60bb      	str	r3, [r7, #8]
        break;
 8004764:	e015      	b.n	8004792 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8004766:	f7fe ff93 	bl	8003690 <LL_RCC_HSE_IsEnabledDiv2>
 800476a:	4603      	mov	r3, r0
 800476c:	2b01      	cmp	r3, #1
 800476e:	d102      	bne.n	8004776 <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8004770:	4b16      	ldr	r3, [pc, #88]	@ (80047cc <HAL_RCC_GetSysClockFreq+0xd0>)
 8004772:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8004774:	e00d      	b.n	8004792 <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 8004776:	4b16      	ldr	r3, [pc, #88]	@ (80047d0 <HAL_RCC_GetSysClockFreq+0xd4>)
 8004778:	60bb      	str	r3, [r7, #8]
        break;
 800477a:	e00a      	b.n	8004792 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800477c:	f7ff f95b 	bl	8003a36 <LL_RCC_MSI_GetRange>
 8004780:	4603      	mov	r3, r0
 8004782:	091b      	lsrs	r3, r3, #4
 8004784:	f003 030f 	and.w	r3, r3, #15
 8004788:	4a0f      	ldr	r2, [pc, #60]	@ (80047c8 <HAL_RCC_GetSysClockFreq+0xcc>)
 800478a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800478e:	60bb      	str	r3, [r7, #8]
        break;
 8004790:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 8004792:	f7ff fa72 	bl	8003c7a <LL_RCC_PLL_GetN>
 8004796:	4602      	mov	r2, r0
 8004798:	68bb      	ldr	r3, [r7, #8]
 800479a:	fb03 f402 	mul.w	r4, r3, r2
 800479e:	f7ff fa85 	bl	8003cac <LL_RCC_PLL_GetDivider>
 80047a2:	4603      	mov	r3, r0
 80047a4:	091b      	lsrs	r3, r3, #4
 80047a6:	3301      	adds	r3, #1
 80047a8:	fbb4 f4f3 	udiv	r4, r4, r3
 80047ac:	f7ff fa72 	bl	8003c94 <LL_RCC_PLL_GetR>
 80047b0:	4603      	mov	r3, r0
 80047b2:	0f5b      	lsrs	r3, r3, #29
 80047b4:	3301      	adds	r3, #1
 80047b6:	fbb4 f3f3 	udiv	r3, r4, r3
 80047ba:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 80047bc:	68fb      	ldr	r3, [r7, #12]
}
 80047be:	4618      	mov	r0, r3
 80047c0:	3714      	adds	r7, #20
 80047c2:	46bd      	mov	sp, r7
 80047c4:	bd90      	pop	{r4, r7, pc}
 80047c6:	bf00      	nop
 80047c8:	0800cdac 	.word	0x0800cdac
 80047cc:	00f42400 	.word	0x00f42400
 80047d0:	01e84800 	.word	0x01e84800

080047d4 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80047d4:	b598      	push	{r3, r4, r7, lr}
 80047d6:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 80047d8:	f7ff ff90 	bl	80046fc <HAL_RCC_GetSysClockFreq>
 80047dc:	4604      	mov	r4, r0
 80047de:	f7ff f9dd 	bl	8003b9c <LL_RCC_GetAHBPrescaler>
 80047e2:	4603      	mov	r3, r0
 80047e4:	091b      	lsrs	r3, r3, #4
 80047e6:	f003 030f 	and.w	r3, r3, #15
 80047ea:	4a03      	ldr	r2, [pc, #12]	@ (80047f8 <HAL_RCC_GetHCLKFreq+0x24>)
 80047ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80047f0:	fbb4 f3f3 	udiv	r3, r4, r3
}
 80047f4:	4618      	mov	r0, r3
 80047f6:	bd98      	pop	{r3, r4, r7, pc}
 80047f8:	0800cd4c 	.word	0x0800cd4c

080047fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80047fc:	b598      	push	{r3, r4, r7, lr}
 80047fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8004800:	f7ff ffe8 	bl	80047d4 <HAL_RCC_GetHCLKFreq>
 8004804:	4604      	mov	r4, r0
 8004806:	f7ff f9f0 	bl	8003bea <LL_RCC_GetAPB1Prescaler>
 800480a:	4603      	mov	r3, r0
 800480c:	0a1b      	lsrs	r3, r3, #8
 800480e:	f003 0307 	and.w	r3, r3, #7
 8004812:	4a04      	ldr	r2, [pc, #16]	@ (8004824 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004814:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004818:	f003 031f 	and.w	r3, r3, #31
 800481c:	fa24 f303 	lsr.w	r3, r4, r3
}
 8004820:	4618      	mov	r0, r3
 8004822:	bd98      	pop	{r3, r4, r7, pc}
 8004824:	0800cd8c 	.word	0x0800cd8c

08004828 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004828:	b598      	push	{r3, r4, r7, lr}
 800482a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 800482c:	f7ff ffd2 	bl	80047d4 <HAL_RCC_GetHCLKFreq>
 8004830:	4604      	mov	r4, r0
 8004832:	f7ff f9e6 	bl	8003c02 <LL_RCC_GetAPB2Prescaler>
 8004836:	4603      	mov	r3, r0
 8004838:	0adb      	lsrs	r3, r3, #11
 800483a:	f003 0307 	and.w	r3, r3, #7
 800483e:	4a04      	ldr	r2, [pc, #16]	@ (8004850 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004840:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004844:	f003 031f 	and.w	r3, r3, #31
 8004848:	fa24 f303 	lsr.w	r3, r4, r3
}
 800484c:	4618      	mov	r0, r3
 800484e:	bd98      	pop	{r3, r4, r7, pc}
 8004850:	0800cd8c 	.word	0x0800cd8c

08004854 <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b082      	sub	sp, #8
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
 800485c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 |
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	226f      	movs	r2, #111	@ 0x6f
 8004862:	601a      	str	r2, [r3, #0]
                                  RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK2 | RCC_CLOCKTYPE_HCLK4);

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = LL_RCC_GetSysClkSource();
 8004864:	f7ff f925 	bl	8003ab2 <LL_RCC_GetSysClkSource>
 8004868:	4602      	mov	r2, r0
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = LL_RCC_GetAHBPrescaler();
 800486e:	f7ff f995 	bl	8003b9c <LL_RCC_GetAHBPrescaler>
 8004872:	4602      	mov	r2, r0
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = LL_RCC_GetAPB1Prescaler();
 8004878:	f7ff f9b7 	bl	8003bea <LL_RCC_GetAPB1Prescaler>
 800487c:	4602      	mov	r2, r0
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = LL_RCC_GetAPB2Prescaler();
 8004882:	f7ff f9be 	bl	8003c02 <LL_RCC_GetAPB2Prescaler>
 8004886:	4602      	mov	r2, r0
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	611a      	str	r2, [r3, #16]

  /* Get the AHBCLK2Divider configuration ------------------------------------*/
  RCC_ClkInitStruct->AHBCLK2Divider = LL_C2_RCC_GetAHBPrescaler();
 800488c:	f7ff f992 	bl	8003bb4 <LL_C2_RCC_GetAHBPrescaler>
 8004890:	4602      	mov	r2, r0
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	615a      	str	r2, [r3, #20]

  /* Get the AHBCLK4Divider configuration ------------------------------------*/
  RCC_ClkInitStruct->AHBCLK4Divider = LL_RCC_GetAHB4Prescaler();
 8004896:	f7ff f99a 	bl	8003bce <LL_RCC_GetAHB4Prescaler>
 800489a:	4602      	mov	r2, r0
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	619a      	str	r2, [r3, #24]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80048a0:	4b04      	ldr	r3, [pc, #16]	@ (80048b4 <HAL_RCC_GetClockConfig+0x60>)
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f003 0207 	and.w	r2, r3, #7
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	601a      	str	r2, [r3, #0]
}
 80048ac:	bf00      	nop
 80048ae:	3708      	adds	r7, #8
 80048b0:	46bd      	mov	sp, r7
 80048b2:	bd80      	pop	{r7, pc}
 80048b4:	58004000 	.word	0x58004000

080048b8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 80048b8:	b590      	push	{r4, r7, lr}
 80048ba:	b085      	sub	sp, #20
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2bb0      	cmp	r3, #176	@ 0xb0
 80048c4:	d903      	bls.n	80048ce <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 80048c6:	4b15      	ldr	r3, [pc, #84]	@ (800491c <RCC_SetFlashLatencyFromMSIRange+0x64>)
 80048c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048ca:	60fb      	str	r3, [r7, #12]
 80048cc:	e007      	b.n	80048de <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	091b      	lsrs	r3, r3, #4
 80048d2:	f003 030f 	and.w	r3, r3, #15
 80048d6:	4a11      	ldr	r2, [pc, #68]	@ (800491c <RCC_SetFlashLatencyFromMSIRange+0x64>)
 80048d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80048dc:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 80048de:	f7ff f976 	bl	8003bce <LL_RCC_GetAHB4Prescaler>
 80048e2:	4603      	mov	r3, r0
 80048e4:	091b      	lsrs	r3, r3, #4
 80048e6:	f003 030f 	and.w	r3, r3, #15
 80048ea:	4a0d      	ldr	r2, [pc, #52]	@ (8004920 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 80048ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80048f0:	68fa      	ldr	r2, [r7, #12]
 80048f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80048f6:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 80048f8:	68bb      	ldr	r3, [r7, #8]
 80048fa:	4a0a      	ldr	r2, [pc, #40]	@ (8004924 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 80048fc:	fba2 2303 	umull	r2, r3, r2, r3
 8004900:	0c9c      	lsrs	r4, r3, #18
 8004902:	f7fe feb7 	bl	8003674 <HAL_PWREx_GetVoltageRange>
 8004906:	4603      	mov	r3, r0
 8004908:	4619      	mov	r1, r3
 800490a:	4620      	mov	r0, r4
 800490c:	f000 f80c 	bl	8004928 <RCC_SetFlashLatency>
 8004910:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 8004912:	4618      	mov	r0, r3
 8004914:	3714      	adds	r7, #20
 8004916:	46bd      	mov	sp, r7
 8004918:	bd90      	pop	{r4, r7, pc}
 800491a:	bf00      	nop
 800491c:	0800cdac 	.word	0x0800cdac
 8004920:	0800cd4c 	.word	0x0800cd4c
 8004924:	431bde83 	.word	0x431bde83

08004928 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8004928:	b590      	push	{r4, r7, lr}
 800492a:	b093      	sub	sp, #76	@ 0x4c
 800492c:	af00      	add	r7, sp, #0
 800492e:	6078      	str	r0, [r7, #4]
 8004930:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8004932:	4b37      	ldr	r3, [pc, #220]	@ (8004a10 <RCC_SetFlashLatency+0xe8>)
 8004934:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8004938:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800493a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 800493e:	4a35      	ldr	r2, [pc, #212]	@ (8004a14 <RCC_SetFlashLatency+0xec>)
 8004940:	f107 031c 	add.w	r3, r7, #28
 8004944:	ca07      	ldmia	r2, {r0, r1, r2}
 8004946:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 800494a:	4b33      	ldr	r3, [pc, #204]	@ (8004a18 <RCC_SetFlashLatency+0xf0>)
 800494c:	f107 040c 	add.w	r4, r7, #12
 8004950:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004952:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8004956:	2300      	movs	r3, #0
 8004958:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004960:	d11a      	bne.n	8004998 <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8004962:	2300      	movs	r3, #0
 8004964:	643b      	str	r3, [r7, #64]	@ 0x40
 8004966:	e013      	b.n	8004990 <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8004968:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800496a:	009b      	lsls	r3, r3, #2
 800496c:	3348      	adds	r3, #72	@ 0x48
 800496e:	443b      	add	r3, r7
 8004970:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8004974:	687a      	ldr	r2, [r7, #4]
 8004976:	429a      	cmp	r2, r3
 8004978:	d807      	bhi.n	800498a <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800497a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800497c:	009b      	lsls	r3, r3, #2
 800497e:	3348      	adds	r3, #72	@ 0x48
 8004980:	443b      	add	r3, r7
 8004982:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8004986:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 8004988:	e020      	b.n	80049cc <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800498a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800498c:	3301      	adds	r3, #1
 800498e:	643b      	str	r3, [r7, #64]	@ 0x40
 8004990:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004992:	2b03      	cmp	r3, #3
 8004994:	d9e8      	bls.n	8004968 <RCC_SetFlashLatency+0x40>
 8004996:	e019      	b.n	80049cc <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8004998:	2300      	movs	r3, #0
 800499a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800499c:	e013      	b.n	80049c6 <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 800499e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80049a0:	009b      	lsls	r3, r3, #2
 80049a2:	3348      	adds	r3, #72	@ 0x48
 80049a4:	443b      	add	r3, r7
 80049a6:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 80049aa:	687a      	ldr	r2, [r7, #4]
 80049ac:	429a      	cmp	r2, r3
 80049ae:	d807      	bhi.n	80049c0 <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 80049b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80049b2:	009b      	lsls	r3, r3, #2
 80049b4:	3348      	adds	r3, #72	@ 0x48
 80049b6:	443b      	add	r3, r7
 80049b8:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 80049bc:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 80049be:	e005      	b.n	80049cc <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80049c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80049c2:	3301      	adds	r3, #1
 80049c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80049c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80049c8:	2b02      	cmp	r3, #2
 80049ca:	d9e8      	bls.n	800499e <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 80049cc:	4b13      	ldr	r3, [pc, #76]	@ (8004a1c <RCC_SetFlashLatency+0xf4>)
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f023 0207 	bic.w	r2, r3, #7
 80049d4:	4911      	ldr	r1, [pc, #68]	@ (8004a1c <RCC_SetFlashLatency+0xf4>)
 80049d6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80049d8:	4313      	orrs	r3, r2
 80049da:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80049dc:	f7fe f90c 	bl	8002bf8 <HAL_GetTick>
 80049e0:	63b8      	str	r0, [r7, #56]	@ 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80049e2:	e008      	b.n	80049f6 <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80049e4:	f7fe f908 	bl	8002bf8 <HAL_GetTick>
 80049e8:	4602      	mov	r2, r0
 80049ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049ec:	1ad3      	subs	r3, r2, r3
 80049ee:	2b02      	cmp	r3, #2
 80049f0:	d901      	bls.n	80049f6 <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 80049f2:	2303      	movs	r3, #3
 80049f4:	e007      	b.n	8004a06 <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80049f6:	4b09      	ldr	r3, [pc, #36]	@ (8004a1c <RCC_SetFlashLatency+0xf4>)
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f003 0307 	and.w	r3, r3, #7
 80049fe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004a00:	429a      	cmp	r2, r3
 8004a02:	d1ef      	bne.n	80049e4 <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 8004a04:	2300      	movs	r3, #0
}
 8004a06:	4618      	mov	r0, r3
 8004a08:	374c      	adds	r7, #76	@ 0x4c
 8004a0a:	46bd      	mov	sp, r7
 8004a0c:	bd90      	pop	{r4, r7, pc}
 8004a0e:	bf00      	nop
 8004a10:	0800cd18 	.word	0x0800cd18
 8004a14:	0800cd28 	.word	0x0800cd28
 8004a18:	0800cd34 	.word	0x0800cd34
 8004a1c:	58004000 	.word	0x58004000

08004a20 <LL_RCC_LSE_IsEnabled>:
{
 8004a20:	b480      	push	{r7}
 8004a22:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8004a24:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004a28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a2c:	f003 0301 	and.w	r3, r3, #1
 8004a30:	2b01      	cmp	r3, #1
 8004a32:	d101      	bne.n	8004a38 <LL_RCC_LSE_IsEnabled+0x18>
 8004a34:	2301      	movs	r3, #1
 8004a36:	e000      	b.n	8004a3a <LL_RCC_LSE_IsEnabled+0x1a>
 8004a38:	2300      	movs	r3, #0
}
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a42:	4770      	bx	lr

08004a44 <LL_RCC_LSE_IsReady>:
{
 8004a44:	b480      	push	{r7}
 8004a46:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8004a48:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004a4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a50:	f003 0302 	and.w	r3, r3, #2
 8004a54:	2b02      	cmp	r3, #2
 8004a56:	d101      	bne.n	8004a5c <LL_RCC_LSE_IsReady+0x18>
 8004a58:	2301      	movs	r3, #1
 8004a5a:	e000      	b.n	8004a5e <LL_RCC_LSE_IsReady+0x1a>
 8004a5c:	2300      	movs	r3, #0
}
 8004a5e:	4618      	mov	r0, r3
 8004a60:	46bd      	mov	sp, r7
 8004a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a66:	4770      	bx	lr

08004a68 <LL_RCC_SetRFWKPClockSource>:
{
 8004a68:	b480      	push	{r7}
 8004a6a:	b083      	sub	sp, #12
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 8004a70:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004a74:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a78:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004a7c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	4313      	orrs	r3, r2
 8004a84:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 8004a88:	bf00      	nop
 8004a8a:	370c      	adds	r7, #12
 8004a8c:	46bd      	mov	sp, r7
 8004a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a92:	4770      	bx	lr

08004a94 <LL_RCC_SetSMPSClockSource>:
{
 8004a94:	b480      	push	{r7}
 8004a96:	b083      	sub	sp, #12
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8004a9c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004aa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004aa2:	f023 0203 	bic.w	r2, r3, #3
 8004aa6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	4313      	orrs	r3, r2
 8004aae:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8004ab0:	bf00      	nop
 8004ab2:	370c      	adds	r7, #12
 8004ab4:	46bd      	mov	sp, r7
 8004ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aba:	4770      	bx	lr

08004abc <LL_RCC_SetSMPSPrescaler>:
{
 8004abc:	b480      	push	{r7}
 8004abe:	b083      	sub	sp, #12
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 8004ac4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004ac8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004aca:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004ace:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	4313      	orrs	r3, r2
 8004ad6:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8004ad8:	bf00      	nop
 8004ada:	370c      	adds	r7, #12
 8004adc:	46bd      	mov	sp, r7
 8004ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae2:	4770      	bx	lr

08004ae4 <LL_RCC_SetUSARTClockSource>:
{
 8004ae4:	b480      	push	{r7}
 8004ae6:	b083      	sub	sp, #12
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 8004aec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004af0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004af4:	f023 0203 	bic.w	r2, r3, #3
 8004af8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	4313      	orrs	r3, r2
 8004b00:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8004b04:	bf00      	nop
 8004b06:	370c      	adds	r7, #12
 8004b08:	46bd      	mov	sp, r7
 8004b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0e:	4770      	bx	lr

08004b10 <LL_RCC_SetLPUARTClockSource>:
{
 8004b10:	b480      	push	{r7}
 8004b12:	b083      	sub	sp, #12
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8004b18:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004b1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b20:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004b24:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	4313      	orrs	r3, r2
 8004b2c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8004b30:	bf00      	nop
 8004b32:	370c      	adds	r7, #12
 8004b34:	46bd      	mov	sp, r7
 8004b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3a:	4770      	bx	lr

08004b3c <LL_RCC_SetI2CClockSource>:
{
 8004b3c:	b480      	push	{r7}
 8004b3e:	b083      	sub	sp, #12
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8004b44:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004b48:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	091b      	lsrs	r3, r3, #4
 8004b50:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8004b54:	43db      	mvns	r3, r3
 8004b56:	401a      	ands	r2, r3
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	011b      	lsls	r3, r3, #4
 8004b5c:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8004b60:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004b64:	4313      	orrs	r3, r2
 8004b66:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8004b6a:	bf00      	nop
 8004b6c:	370c      	adds	r7, #12
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b74:	4770      	bx	lr

08004b76 <LL_RCC_SetLPTIMClockSource>:
{
 8004b76:	b480      	push	{r7}
 8004b78:	b083      	sub	sp, #12
 8004b7a:	af00      	add	r7, sp, #0
 8004b7c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8004b7e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004b82:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	0c1b      	lsrs	r3, r3, #16
 8004b8a:	041b      	lsls	r3, r3, #16
 8004b8c:	43db      	mvns	r3, r3
 8004b8e:	401a      	ands	r2, r3
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	041b      	lsls	r3, r3, #16
 8004b94:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004b98:	4313      	orrs	r3, r2
 8004b9a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8004b9e:	bf00      	nop
 8004ba0:	370c      	adds	r7, #12
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba8:	4770      	bx	lr

08004baa <LL_RCC_SetSAIClockSource>:
{
 8004baa:	b480      	push	{r7}
 8004bac:	b083      	sub	sp, #12
 8004bae:	af00      	add	r7, sp, #0
 8004bb0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 8004bb2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004bb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bba:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004bbe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	4313      	orrs	r3, r2
 8004bc6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8004bca:	bf00      	nop
 8004bcc:	370c      	adds	r7, #12
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd4:	4770      	bx	lr

08004bd6 <LL_RCC_SetRNGClockSource>:
{
 8004bd6:	b480      	push	{r7}
 8004bd8:	b083      	sub	sp, #12
 8004bda:	af00      	add	r7, sp, #0
 8004bdc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8004bde:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004be2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004be6:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8004bea:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	4313      	orrs	r3, r2
 8004bf2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8004bf6:	bf00      	nop
 8004bf8:	370c      	adds	r7, #12
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c00:	4770      	bx	lr

08004c02 <LL_RCC_SetCLK48ClockSource>:
{
 8004c02:	b480      	push	{r7}
 8004c04:	b083      	sub	sp, #12
 8004c06:	af00      	add	r7, sp, #0
 8004c08:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8004c0a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004c0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c12:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004c16:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	4313      	orrs	r3, r2
 8004c1e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8004c22:	bf00      	nop
 8004c24:	370c      	adds	r7, #12
 8004c26:	46bd      	mov	sp, r7
 8004c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2c:	4770      	bx	lr

08004c2e <LL_RCC_SetUSBClockSource>:
{
 8004c2e:	b580      	push	{r7, lr}
 8004c30:	b082      	sub	sp, #8
 8004c32:	af00      	add	r7, sp, #0
 8004c34:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 8004c36:	6878      	ldr	r0, [r7, #4]
 8004c38:	f7ff ffe3 	bl	8004c02 <LL_RCC_SetCLK48ClockSource>
}
 8004c3c:	bf00      	nop
 8004c3e:	3708      	adds	r7, #8
 8004c40:	46bd      	mov	sp, r7
 8004c42:	bd80      	pop	{r7, pc}

08004c44 <LL_RCC_SetADCClockSource>:
{
 8004c44:	b480      	push	{r7}
 8004c46:	b083      	sub	sp, #12
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8004c4c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004c50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c54:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004c58:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	4313      	orrs	r3, r2
 8004c60:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8004c64:	bf00      	nop
 8004c66:	370c      	adds	r7, #12
 8004c68:	46bd      	mov	sp, r7
 8004c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6e:	4770      	bx	lr

08004c70 <LL_RCC_SetRTCClockSource>:
{
 8004c70:	b480      	push	{r7}
 8004c72:	b083      	sub	sp, #12
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8004c78:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004c7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c80:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004c84:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	4313      	orrs	r3, r2
 8004c8c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8004c90:	bf00      	nop
 8004c92:	370c      	adds	r7, #12
 8004c94:	46bd      	mov	sp, r7
 8004c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9a:	4770      	bx	lr

08004c9c <LL_RCC_GetRTCClockSource>:
{
 8004c9c:	b480      	push	{r7}
 8004c9e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8004ca0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004ca4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ca8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 8004cac:	4618      	mov	r0, r3
 8004cae:	46bd      	mov	sp, r7
 8004cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb4:	4770      	bx	lr

08004cb6 <LL_RCC_ForceBackupDomainReset>:
{
 8004cb6:	b480      	push	{r7}
 8004cb8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8004cba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004cbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004cc2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004cc6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004cca:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8004cce:	bf00      	nop
 8004cd0:	46bd      	mov	sp, r7
 8004cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd6:	4770      	bx	lr

08004cd8 <LL_RCC_ReleaseBackupDomainReset>:
{
 8004cd8:	b480      	push	{r7}
 8004cda:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8004cdc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004ce0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ce4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004ce8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004cec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8004cf0:	bf00      	nop
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf8:	4770      	bx	lr

08004cfa <LL_RCC_PLLSAI1_Enable>:
{
 8004cfa:	b480      	push	{r7}
 8004cfc:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8004cfe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004d08:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004d0c:	6013      	str	r3, [r2, #0]
}
 8004d0e:	bf00      	nop
 8004d10:	46bd      	mov	sp, r7
 8004d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d16:	4770      	bx	lr

08004d18 <LL_RCC_PLLSAI1_Disable>:
{
 8004d18:	b480      	push	{r7}
 8004d1a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8004d1c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004d26:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004d2a:	6013      	str	r3, [r2, #0]
}
 8004d2c:	bf00      	nop
 8004d2e:	46bd      	mov	sp, r7
 8004d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d34:	4770      	bx	lr

08004d36 <LL_RCC_PLLSAI1_IsReady>:
{
 8004d36:	b480      	push	{r7}
 8004d38:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8004d3a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004d44:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004d48:	d101      	bne.n	8004d4e <LL_RCC_PLLSAI1_IsReady+0x18>
 8004d4a:	2301      	movs	r3, #1
 8004d4c:	e000      	b.n	8004d50 <LL_RCC_PLLSAI1_IsReady+0x1a>
 8004d4e:	2300      	movs	r3, #0
}
 8004d50:	4618      	mov	r0, r3
 8004d52:	46bd      	mov	sp, r7
 8004d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d58:	4770      	bx	lr

08004d5a <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004d5a:	b580      	push	{r7, lr}
 8004d5c:	b088      	sub	sp, #32
 8004d5e:	af00      	add	r7, sp, #0
 8004d60:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 8004d62:	2300      	movs	r3, #0
 8004d64:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8004d66:	2300      	movs	r3, #0
 8004d68:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d034      	beq.n	8004de0 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d7a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004d7e:	d021      	beq.n	8004dc4 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 8004d80:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004d84:	d81b      	bhi.n	8004dbe <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004d86:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004d8a:	d01d      	beq.n	8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 8004d8c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004d90:	d815      	bhi.n	8004dbe <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d00b      	beq.n	8004dae <HAL_RCCEx_PeriphCLKConfig+0x54>
 8004d96:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004d9a:	d110      	bne.n	8004dbe <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 8004d9c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004da0:	68db      	ldr	r3, [r3, #12]
 8004da2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004da6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004daa:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 8004dac:	e00d      	b.n	8004dca <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	3304      	adds	r3, #4
 8004db2:	4618      	mov	r0, r3
 8004db4:	f000 f947 	bl	8005046 <RCCEx_PLLSAI1_ConfigNP>
 8004db8:	4603      	mov	r3, r0
 8004dba:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8004dbc:	e005      	b.n	8004dca <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 8004dbe:	2301      	movs	r3, #1
 8004dc0:	77fb      	strb	r3, [r7, #31]
        break;
 8004dc2:	e002      	b.n	8004dca <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8004dc4:	bf00      	nop
 8004dc6:	e000      	b.n	8004dca <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8004dc8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004dca:	7ffb      	ldrb	r3, [r7, #31]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d105      	bne.n	8004ddc <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004dd4:	4618      	mov	r0, r3
 8004dd6:	f7ff fee8 	bl	8004baa <LL_RCC_SetSAIClockSource>
 8004dda:	e001      	b.n	8004de0 <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ddc:	7ffb      	ldrb	r3, [r7, #31]
 8004dde:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d046      	beq.n	8004e7a <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 8004dec:	f7ff ff56 	bl	8004c9c <LL_RCC_GetRTCClockSource>
 8004df0:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004df6:	69ba      	ldr	r2, [r7, #24]
 8004df8:	429a      	cmp	r2, r3
 8004dfa:	d03c      	beq.n	8004e76 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8004dfc:	f7fe fc2a 	bl	8003654 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 8004e00:	69bb      	ldr	r3, [r7, #24]
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d105      	bne.n	8004e12 <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	f7ff ff30 	bl	8004c70 <LL_RCC_SetRTCClockSource>
 8004e10:	e02e      	b.n	8004e70 <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 8004e12:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004e16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e1a:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 8004e1c:	f7ff ff4b 	bl	8004cb6 <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 8004e20:	f7ff ff5a 	bl	8004cd8 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 8004e24:	697b      	ldr	r3, [r7, #20]
 8004e26:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e2e:	4313      	orrs	r3, r2
 8004e30:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 8004e32:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004e36:	697b      	ldr	r3, [r7, #20]
 8004e38:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 8004e3c:	f7ff fdf0 	bl	8004a20 <LL_RCC_LSE_IsEnabled>
 8004e40:	4603      	mov	r3, r0
 8004e42:	2b01      	cmp	r3, #1
 8004e44:	d114      	bne.n	8004e70 <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004e46:	f7fd fed7 	bl	8002bf8 <HAL_GetTick>
 8004e4a:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 8004e4c:	e00b      	b.n	8004e66 <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e4e:	f7fd fed3 	bl	8002bf8 <HAL_GetTick>
 8004e52:	4602      	mov	r2, r0
 8004e54:	693b      	ldr	r3, [r7, #16]
 8004e56:	1ad3      	subs	r3, r2, r3
 8004e58:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e5c:	4293      	cmp	r3, r2
 8004e5e:	d902      	bls.n	8004e66 <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 8004e60:	2303      	movs	r3, #3
 8004e62:	77fb      	strb	r3, [r7, #31]
              break;
 8004e64:	e004      	b.n	8004e70 <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 8004e66:	f7ff fded 	bl	8004a44 <LL_RCC_LSE_IsReady>
 8004e6a:	4603      	mov	r3, r0
 8004e6c:	2b01      	cmp	r3, #1
 8004e6e:	d1ee      	bne.n	8004e4e <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 8004e70:	7ffb      	ldrb	r3, [r7, #31]
 8004e72:	77bb      	strb	r3, [r7, #30]
 8004e74:	e001      	b.n	8004e7a <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e76:	7ffb      	ldrb	r3, [r7, #31]
 8004e78:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f003 0301 	and.w	r3, r3, #1
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d004      	beq.n	8004e90 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	699b      	ldr	r3, [r3, #24]
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	f7ff fe2a 	bl	8004ae4 <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f003 0302 	and.w	r3, r3, #2
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d004      	beq.n	8004ea6 <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	69db      	ldr	r3, [r3, #28]
 8004ea0:	4618      	mov	r0, r3
 8004ea2:	f7ff fe35 	bl	8004b10 <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f003 0310 	and.w	r3, r3, #16
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d004      	beq.n	8004ebc <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004eb6:	4618      	mov	r0, r3
 8004eb8:	f7ff fe5d 	bl	8004b76 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f003 0320 	and.w	r3, r3, #32
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d004      	beq.n	8004ed2 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ecc:	4618      	mov	r0, r3
 8004ece:	f7ff fe52 	bl	8004b76 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f003 0304 	and.w	r3, r3, #4
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d004      	beq.n	8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6a1b      	ldr	r3, [r3, #32]
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	f7ff fe2a 	bl	8004b3c <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f003 0308 	and.w	r3, r3, #8
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d004      	beq.n	8004efe <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ef8:	4618      	mov	r0, r3
 8004efa:	f7ff fe1f 	bl	8004b3c <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d022      	beq.n	8004f50 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f0e:	4618      	mov	r0, r3
 8004f10:	f7ff fe8d 	bl	8004c2e <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f18:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004f1c:	d107      	bne.n	8004f2e <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 8004f1e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004f22:	68db      	ldr	r3, [r3, #12]
 8004f24:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004f28:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004f2c:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f32:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004f36:	d10b      	bne.n	8004f50 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	3304      	adds	r3, #4
 8004f3c:	4618      	mov	r0, r3
 8004f3e:	f000 f8dd 	bl	80050fc <RCCEx_PLLSAI1_ConfigNQ>
 8004f42:	4603      	mov	r3, r0
 8004f44:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8004f46:	7ffb      	ldrb	r3, [r7, #31]
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d001      	beq.n	8004f50 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 8004f4c:	7ffb      	ldrb	r3, [r7, #31]
 8004f4e:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d02b      	beq.n	8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f60:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f64:	d008      	beq.n	8004f78 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f6a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004f6e:	d003      	beq.n	8004f78 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d105      	bne.n	8004f84 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f7c:	4618      	mov	r0, r3
 8004f7e:	f7ff fe2a 	bl	8004bd6 <LL_RCC_SetRNGClockSource>
 8004f82:	e00a      	b.n	8004f9a <HAL_RCCEx_PeriphCLKConfig+0x240>
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f88:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004f8c:	60fb      	str	r3, [r7, #12]
 8004f8e:	2000      	movs	r0, #0
 8004f90:	f7ff fe21 	bl	8004bd6 <LL_RCC_SetRNGClockSource>
 8004f94:	68f8      	ldr	r0, [r7, #12]
 8004f96:	f7ff fe34 	bl	8004c02 <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f9e:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8004fa2:	d107      	bne.n	8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8004fa4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004fa8:	68db      	ldr	r3, [r3, #12]
 8004faa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004fae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004fb2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d022      	beq.n	8005006 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fc4:	4618      	mov	r0, r3
 8004fc6:	f7ff fe3d 	bl	8004c44 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fce:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004fd2:	d107      	bne.n	8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004fd4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004fd8:	68db      	ldr	r3, [r3, #12]
 8004fda:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004fde:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004fe2:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fe8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004fec:	d10b      	bne.n	8005006 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	3304      	adds	r3, #4
 8004ff2:	4618      	mov	r0, r3
 8004ff4:	f000 f8dd 	bl	80051b2 <RCCEx_PLLSAI1_ConfigNR>
 8004ff8:	4603      	mov	r3, r0
 8004ffa:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8004ffc:	7ffb      	ldrb	r3, [r7, #31]
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d001      	beq.n	8005006 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 8005002:	7ffb      	ldrb	r3, [r7, #31]
 8005004:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800500e:	2b00      	cmp	r3, #0
 8005010:	d004      	beq.n	800501c <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005016:	4618      	mov	r0, r3
 8005018:	f7ff fd26 	bl	8004a68 <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005024:	2b00      	cmp	r3, #0
 8005026:	d009      	beq.n	800503c <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800502c:	4618      	mov	r0, r3
 800502e:	f7ff fd45 	bl	8004abc <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005036:	4618      	mov	r0, r3
 8005038:	f7ff fd2c 	bl	8004a94 <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 800503c:	7fbb      	ldrb	r3, [r7, #30]
}
 800503e:	4618      	mov	r0, r3
 8005040:	3720      	adds	r7, #32
 8005042:	46bd      	mov	sp, r7
 8005044:	bd80      	pop	{r7, pc}

08005046 <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8005046:	b580      	push	{r7, lr}
 8005048:	b084      	sub	sp, #16
 800504a:	af00      	add	r7, sp, #0
 800504c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800504e:	2300      	movs	r3, #0
 8005050:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8005052:	f7ff fe61 	bl	8004d18 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8005056:	f7fd fdcf 	bl	8002bf8 <HAL_GetTick>
 800505a:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800505c:	e009      	b.n	8005072 <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800505e:	f7fd fdcb 	bl	8002bf8 <HAL_GetTick>
 8005062:	4602      	mov	r2, r0
 8005064:	68bb      	ldr	r3, [r7, #8]
 8005066:	1ad3      	subs	r3, r2, r3
 8005068:	2b02      	cmp	r3, #2
 800506a:	d902      	bls.n	8005072 <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 800506c:	2303      	movs	r3, #3
 800506e:	73fb      	strb	r3, [r7, #15]
      break;
 8005070:	e004      	b.n	800507c <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8005072:	f7ff fe60 	bl	8004d36 <LL_RCC_PLLSAI1_IsReady>
 8005076:	4603      	mov	r3, r0
 8005078:	2b00      	cmp	r3, #0
 800507a:	d1f0      	bne.n	800505e <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 800507c:	7bfb      	ldrb	r3, [r7, #15]
 800507e:	2b00      	cmp	r3, #0
 8005080:	d137      	bne.n	80050f2 <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8005082:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005086:	691b      	ldr	r3, [r3, #16]
 8005088:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	021b      	lsls	r3, r3, #8
 8005092:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005096:	4313      	orrs	r3, r2
 8005098:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 800509a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800509e:	691b      	ldr	r3, [r3, #16]
 80050a0:	f423 1278 	bic.w	r2, r3, #4063232	@ 0x3e0000
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	685b      	ldr	r3, [r3, #4]
 80050a8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80050ac:	4313      	orrs	r3, r2
 80050ae:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 80050b0:	f7ff fe23 	bl	8004cfa <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80050b4:	f7fd fda0 	bl	8002bf8 <HAL_GetTick>
 80050b8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80050ba:	e009      	b.n	80050d0 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80050bc:	f7fd fd9c 	bl	8002bf8 <HAL_GetTick>
 80050c0:	4602      	mov	r2, r0
 80050c2:	68bb      	ldr	r3, [r7, #8]
 80050c4:	1ad3      	subs	r3, r2, r3
 80050c6:	2b02      	cmp	r3, #2
 80050c8:	d902      	bls.n	80050d0 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 80050ca:	2303      	movs	r3, #3
 80050cc:	73fb      	strb	r3, [r7, #15]
        break;
 80050ce:	e004      	b.n	80050da <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80050d0:	f7ff fe31 	bl	8004d36 <LL_RCC_PLLSAI1_IsReady>
 80050d4:	4603      	mov	r3, r0
 80050d6:	2b01      	cmp	r3, #1
 80050d8:	d1f0      	bne.n	80050bc <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 80050da:	7bfb      	ldrb	r3, [r7, #15]
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d108      	bne.n	80050f2 <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80050e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80050e4:	691a      	ldr	r2, [r3, #16]
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	691b      	ldr	r3, [r3, #16]
 80050ea:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80050ee:	4313      	orrs	r3, r2
 80050f0:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 80050f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80050f4:	4618      	mov	r0, r3
 80050f6:	3710      	adds	r7, #16
 80050f8:	46bd      	mov	sp, r7
 80050fa:	bd80      	pop	{r7, pc}

080050fc <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 80050fc:	b580      	push	{r7, lr}
 80050fe:	b084      	sub	sp, #16
 8005100:	af00      	add	r7, sp, #0
 8005102:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005104:	2300      	movs	r3, #0
 8005106:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8005108:	f7ff fe06 	bl	8004d18 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800510c:	f7fd fd74 	bl	8002bf8 <HAL_GetTick>
 8005110:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8005112:	e009      	b.n	8005128 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005114:	f7fd fd70 	bl	8002bf8 <HAL_GetTick>
 8005118:	4602      	mov	r2, r0
 800511a:	68bb      	ldr	r3, [r7, #8]
 800511c:	1ad3      	subs	r3, r2, r3
 800511e:	2b02      	cmp	r3, #2
 8005120:	d902      	bls.n	8005128 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 8005122:	2303      	movs	r3, #3
 8005124:	73fb      	strb	r3, [r7, #15]
      break;
 8005126:	e004      	b.n	8005132 <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8005128:	f7ff fe05 	bl	8004d36 <LL_RCC_PLLSAI1_IsReady>
 800512c:	4603      	mov	r3, r0
 800512e:	2b00      	cmp	r3, #0
 8005130:	d1f0      	bne.n	8005114 <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 8005132:	7bfb      	ldrb	r3, [r7, #15]
 8005134:	2b00      	cmp	r3, #0
 8005136:	d137      	bne.n	80051a8 <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8005138:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800513c:	691b      	ldr	r3, [r3, #16]
 800513e:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	021b      	lsls	r3, r3, #8
 8005148:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800514c:	4313      	orrs	r3, r2
 800514e:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 8005150:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005154:	691b      	ldr	r3, [r3, #16]
 8005156:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	689b      	ldr	r3, [r3, #8]
 800515e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005162:	4313      	orrs	r3, r2
 8005164:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8005166:	f7ff fdc8 	bl	8004cfa <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800516a:	f7fd fd45 	bl	8002bf8 <HAL_GetTick>
 800516e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8005170:	e009      	b.n	8005186 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005172:	f7fd fd41 	bl	8002bf8 <HAL_GetTick>
 8005176:	4602      	mov	r2, r0
 8005178:	68bb      	ldr	r3, [r7, #8]
 800517a:	1ad3      	subs	r3, r2, r3
 800517c:	2b02      	cmp	r3, #2
 800517e:	d902      	bls.n	8005186 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 8005180:	2303      	movs	r3, #3
 8005182:	73fb      	strb	r3, [r7, #15]
        break;
 8005184:	e004      	b.n	8005190 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8005186:	f7ff fdd6 	bl	8004d36 <LL_RCC_PLLSAI1_IsReady>
 800518a:	4603      	mov	r3, r0
 800518c:	2b01      	cmp	r3, #1
 800518e:	d1f0      	bne.n	8005172 <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 8005190:	7bfb      	ldrb	r3, [r7, #15]
 8005192:	2b00      	cmp	r3, #0
 8005194:	d108      	bne.n	80051a8 <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8005196:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800519a:	691a      	ldr	r2, [r3, #16]
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	691b      	ldr	r3, [r3, #16]
 80051a0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80051a4:	4313      	orrs	r3, r2
 80051a6:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 80051a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80051aa:	4618      	mov	r0, r3
 80051ac:	3710      	adds	r7, #16
 80051ae:	46bd      	mov	sp, r7
 80051b0:	bd80      	pop	{r7, pc}

080051b2 <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 80051b2:	b580      	push	{r7, lr}
 80051b4:	b084      	sub	sp, #16
 80051b6:	af00      	add	r7, sp, #0
 80051b8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80051ba:	2300      	movs	r3, #0
 80051bc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 80051be:	f7ff fdab 	bl	8004d18 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80051c2:	f7fd fd19 	bl	8002bf8 <HAL_GetTick>
 80051c6:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80051c8:	e009      	b.n	80051de <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80051ca:	f7fd fd15 	bl	8002bf8 <HAL_GetTick>
 80051ce:	4602      	mov	r2, r0
 80051d0:	68bb      	ldr	r3, [r7, #8]
 80051d2:	1ad3      	subs	r3, r2, r3
 80051d4:	2b02      	cmp	r3, #2
 80051d6:	d902      	bls.n	80051de <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 80051d8:	2303      	movs	r3, #3
 80051da:	73fb      	strb	r3, [r7, #15]
      break;
 80051dc:	e004      	b.n	80051e8 <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80051de:	f7ff fdaa 	bl	8004d36 <LL_RCC_PLLSAI1_IsReady>
 80051e2:	4603      	mov	r3, r0
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d1f0      	bne.n	80051ca <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 80051e8:	7bfb      	ldrb	r3, [r7, #15]
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d137      	bne.n	800525e <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 80051ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80051f2:	691b      	ldr	r3, [r3, #16]
 80051f4:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	021b      	lsls	r3, r3, #8
 80051fe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005202:	4313      	orrs	r3, r2
 8005204:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 8005206:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800520a:	691b      	ldr	r3, [r3, #16]
 800520c:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	68db      	ldr	r3, [r3, #12]
 8005214:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005218:	4313      	orrs	r3, r2
 800521a:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800521c:	f7ff fd6d 	bl	8004cfa <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005220:	f7fd fcea 	bl	8002bf8 <HAL_GetTick>
 8005224:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8005226:	e009      	b.n	800523c <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005228:	f7fd fce6 	bl	8002bf8 <HAL_GetTick>
 800522c:	4602      	mov	r2, r0
 800522e:	68bb      	ldr	r3, [r7, #8]
 8005230:	1ad3      	subs	r3, r2, r3
 8005232:	2b02      	cmp	r3, #2
 8005234:	d902      	bls.n	800523c <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 8005236:	2303      	movs	r3, #3
 8005238:	73fb      	strb	r3, [r7, #15]
        break;
 800523a:	e004      	b.n	8005246 <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800523c:	f7ff fd7b 	bl	8004d36 <LL_RCC_PLLSAI1_IsReady>
 8005240:	4603      	mov	r3, r0
 8005242:	2b01      	cmp	r3, #1
 8005244:	d1f0      	bne.n	8005228 <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 8005246:	7bfb      	ldrb	r3, [r7, #15]
 8005248:	2b00      	cmp	r3, #0
 800524a:	d108      	bne.n	800525e <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800524c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005250:	691a      	ldr	r2, [r3, #16]
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	691b      	ldr	r3, [r3, #16]
 8005256:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800525a:	4313      	orrs	r3, r2
 800525c:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800525e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005260:	4618      	mov	r0, r3
 8005262:	3710      	adds	r7, #16
 8005264:	46bd      	mov	sp, r7
 8005266:	bd80      	pop	{r7, pc}

08005268 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005268:	b580      	push	{r7, lr}
 800526a:	b082      	sub	sp, #8
 800526c:	af00      	add	r7, sp, #0
 800526e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2b00      	cmp	r3, #0
 8005274:	d101      	bne.n	800527a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005276:	2301      	movs	r3, #1
 8005278:	e049      	b.n	800530e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005280:	b2db      	uxtb	r3, r3
 8005282:	2b00      	cmp	r3, #0
 8005284:	d106      	bne.n	8005294 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	2200      	movs	r2, #0
 800528a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800528e:	6878      	ldr	r0, [r7, #4]
 8005290:	f7fc fdb6 	bl	8001e00 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2202      	movs	r2, #2
 8005298:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681a      	ldr	r2, [r3, #0]
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	3304      	adds	r3, #4
 80052a4:	4619      	mov	r1, r3
 80052a6:	4610      	mov	r0, r2
 80052a8:	f000 fe02 	bl	8005eb0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2201      	movs	r2, #1
 80052b0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2201      	movs	r2, #1
 80052b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2201      	movs	r2, #1
 80052c0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2201      	movs	r2, #1
 80052c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2201      	movs	r2, #1
 80052d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2201      	movs	r2, #1
 80052d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2201      	movs	r2, #1
 80052e0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	2201      	movs	r2, #1
 80052e8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	2201      	movs	r2, #1
 80052f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	2201      	movs	r2, #1
 80052f8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	2201      	movs	r2, #1
 8005300:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	2201      	movs	r2, #1
 8005308:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800530c:	2300      	movs	r3, #0
}
 800530e:	4618      	mov	r0, r3
 8005310:	3708      	adds	r7, #8
 8005312:	46bd      	mov	sp, r7
 8005314:	bd80      	pop	{r7, pc}
	...

08005318 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005318:	b480      	push	{r7}
 800531a:	b085      	sub	sp, #20
 800531c:	af00      	add	r7, sp, #0
 800531e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005326:	b2db      	uxtb	r3, r3
 8005328:	2b01      	cmp	r3, #1
 800532a:	d001      	beq.n	8005330 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800532c:	2301      	movs	r3, #1
 800532e:	e036      	b.n	800539e <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2202      	movs	r2, #2
 8005334:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	68da      	ldr	r2, [r3, #12]
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f042 0201 	orr.w	r2, r2, #1
 8005346:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	4a17      	ldr	r2, [pc, #92]	@ (80053ac <HAL_TIM_Base_Start_IT+0x94>)
 800534e:	4293      	cmp	r3, r2
 8005350:	d004      	beq.n	800535c <HAL_TIM_Base_Start_IT+0x44>
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800535a:	d115      	bne.n	8005388 <HAL_TIM_Base_Start_IT+0x70>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	689a      	ldr	r2, [r3, #8]
 8005362:	4b13      	ldr	r3, [pc, #76]	@ (80053b0 <HAL_TIM_Base_Start_IT+0x98>)
 8005364:	4013      	ands	r3, r2
 8005366:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	2b06      	cmp	r3, #6
 800536c:	d015      	beq.n	800539a <HAL_TIM_Base_Start_IT+0x82>
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005374:	d011      	beq.n	800539a <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	681a      	ldr	r2, [r3, #0]
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f042 0201 	orr.w	r2, r2, #1
 8005384:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005386:	e008      	b.n	800539a <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	681a      	ldr	r2, [r3, #0]
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	f042 0201 	orr.w	r2, r2, #1
 8005396:	601a      	str	r2, [r3, #0]
 8005398:	e000      	b.n	800539c <HAL_TIM_Base_Start_IT+0x84>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800539a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800539c:	2300      	movs	r3, #0
}
 800539e:	4618      	mov	r0, r3
 80053a0:	3714      	adds	r7, #20
 80053a2:	46bd      	mov	sp, r7
 80053a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a8:	4770      	bx	lr
 80053aa:	bf00      	nop
 80053ac:	40012c00 	.word	0x40012c00
 80053b0:	00010007 	.word	0x00010007

080053b4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80053b4:	b580      	push	{r7, lr}
 80053b6:	b082      	sub	sp, #8
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d101      	bne.n	80053c6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80053c2:	2301      	movs	r3, #1
 80053c4:	e049      	b.n	800545a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80053cc:	b2db      	uxtb	r3, r3
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d106      	bne.n	80053e0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	2200      	movs	r2, #0
 80053d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80053da:	6878      	ldr	r0, [r7, #4]
 80053dc:	f000 f841 	bl	8005462 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	2202      	movs	r2, #2
 80053e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681a      	ldr	r2, [r3, #0]
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	3304      	adds	r3, #4
 80053f0:	4619      	mov	r1, r3
 80053f2:	4610      	mov	r0, r2
 80053f4:	f000 fd5c 	bl	8005eb0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2201      	movs	r2, #1
 80053fc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	2201      	movs	r2, #1
 8005404:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2201      	movs	r2, #1
 800540c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	2201      	movs	r2, #1
 8005414:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2201      	movs	r2, #1
 800541c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2201      	movs	r2, #1
 8005424:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	2201      	movs	r2, #1
 800542c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2201      	movs	r2, #1
 8005434:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2201      	movs	r2, #1
 800543c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2201      	movs	r2, #1
 8005444:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2201      	movs	r2, #1
 800544c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2201      	movs	r2, #1
 8005454:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005458:	2300      	movs	r3, #0
}
 800545a:	4618      	mov	r0, r3
 800545c:	3708      	adds	r7, #8
 800545e:	46bd      	mov	sp, r7
 8005460:	bd80      	pop	{r7, pc}

08005462 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005462:	b480      	push	{r7}
 8005464:	b083      	sub	sp, #12
 8005466:	af00      	add	r7, sp, #0
 8005468:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800546a:	bf00      	nop
 800546c:	370c      	adds	r7, #12
 800546e:	46bd      	mov	sp, r7
 8005470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005474:	4770      	bx	lr
	...

08005478 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005478:	b580      	push	{r7, lr}
 800547a:	b084      	sub	sp, #16
 800547c:	af00      	add	r7, sp, #0
 800547e:	6078      	str	r0, [r7, #4]
 8005480:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005482:	683b      	ldr	r3, [r7, #0]
 8005484:	2b00      	cmp	r3, #0
 8005486:	d109      	bne.n	800549c <HAL_TIM_PWM_Start+0x24>
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800548e:	b2db      	uxtb	r3, r3
 8005490:	2b01      	cmp	r3, #1
 8005492:	bf14      	ite	ne
 8005494:	2301      	movne	r3, #1
 8005496:	2300      	moveq	r3, #0
 8005498:	b2db      	uxtb	r3, r3
 800549a:	e03c      	b.n	8005516 <HAL_TIM_PWM_Start+0x9e>
 800549c:	683b      	ldr	r3, [r7, #0]
 800549e:	2b04      	cmp	r3, #4
 80054a0:	d109      	bne.n	80054b6 <HAL_TIM_PWM_Start+0x3e>
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80054a8:	b2db      	uxtb	r3, r3
 80054aa:	2b01      	cmp	r3, #1
 80054ac:	bf14      	ite	ne
 80054ae:	2301      	movne	r3, #1
 80054b0:	2300      	moveq	r3, #0
 80054b2:	b2db      	uxtb	r3, r3
 80054b4:	e02f      	b.n	8005516 <HAL_TIM_PWM_Start+0x9e>
 80054b6:	683b      	ldr	r3, [r7, #0]
 80054b8:	2b08      	cmp	r3, #8
 80054ba:	d109      	bne.n	80054d0 <HAL_TIM_PWM_Start+0x58>
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80054c2:	b2db      	uxtb	r3, r3
 80054c4:	2b01      	cmp	r3, #1
 80054c6:	bf14      	ite	ne
 80054c8:	2301      	movne	r3, #1
 80054ca:	2300      	moveq	r3, #0
 80054cc:	b2db      	uxtb	r3, r3
 80054ce:	e022      	b.n	8005516 <HAL_TIM_PWM_Start+0x9e>
 80054d0:	683b      	ldr	r3, [r7, #0]
 80054d2:	2b0c      	cmp	r3, #12
 80054d4:	d109      	bne.n	80054ea <HAL_TIM_PWM_Start+0x72>
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80054dc:	b2db      	uxtb	r3, r3
 80054de:	2b01      	cmp	r3, #1
 80054e0:	bf14      	ite	ne
 80054e2:	2301      	movne	r3, #1
 80054e4:	2300      	moveq	r3, #0
 80054e6:	b2db      	uxtb	r3, r3
 80054e8:	e015      	b.n	8005516 <HAL_TIM_PWM_Start+0x9e>
 80054ea:	683b      	ldr	r3, [r7, #0]
 80054ec:	2b10      	cmp	r3, #16
 80054ee:	d109      	bne.n	8005504 <HAL_TIM_PWM_Start+0x8c>
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80054f6:	b2db      	uxtb	r3, r3
 80054f8:	2b01      	cmp	r3, #1
 80054fa:	bf14      	ite	ne
 80054fc:	2301      	movne	r3, #1
 80054fe:	2300      	moveq	r3, #0
 8005500:	b2db      	uxtb	r3, r3
 8005502:	e008      	b.n	8005516 <HAL_TIM_PWM_Start+0x9e>
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800550a:	b2db      	uxtb	r3, r3
 800550c:	2b01      	cmp	r3, #1
 800550e:	bf14      	ite	ne
 8005510:	2301      	movne	r3, #1
 8005512:	2300      	moveq	r3, #0
 8005514:	b2db      	uxtb	r3, r3
 8005516:	2b00      	cmp	r3, #0
 8005518:	d001      	beq.n	800551e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800551a:	2301      	movs	r3, #1
 800551c:	e079      	b.n	8005612 <HAL_TIM_PWM_Start+0x19a>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800551e:	683b      	ldr	r3, [r7, #0]
 8005520:	2b00      	cmp	r3, #0
 8005522:	d104      	bne.n	800552e <HAL_TIM_PWM_Start+0xb6>
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2202      	movs	r2, #2
 8005528:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800552c:	e023      	b.n	8005576 <HAL_TIM_PWM_Start+0xfe>
 800552e:	683b      	ldr	r3, [r7, #0]
 8005530:	2b04      	cmp	r3, #4
 8005532:	d104      	bne.n	800553e <HAL_TIM_PWM_Start+0xc6>
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2202      	movs	r2, #2
 8005538:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800553c:	e01b      	b.n	8005576 <HAL_TIM_PWM_Start+0xfe>
 800553e:	683b      	ldr	r3, [r7, #0]
 8005540:	2b08      	cmp	r3, #8
 8005542:	d104      	bne.n	800554e <HAL_TIM_PWM_Start+0xd6>
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	2202      	movs	r2, #2
 8005548:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800554c:	e013      	b.n	8005576 <HAL_TIM_PWM_Start+0xfe>
 800554e:	683b      	ldr	r3, [r7, #0]
 8005550:	2b0c      	cmp	r3, #12
 8005552:	d104      	bne.n	800555e <HAL_TIM_PWM_Start+0xe6>
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2202      	movs	r2, #2
 8005558:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800555c:	e00b      	b.n	8005576 <HAL_TIM_PWM_Start+0xfe>
 800555e:	683b      	ldr	r3, [r7, #0]
 8005560:	2b10      	cmp	r3, #16
 8005562:	d104      	bne.n	800556e <HAL_TIM_PWM_Start+0xf6>
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2202      	movs	r2, #2
 8005568:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800556c:	e003      	b.n	8005576 <HAL_TIM_PWM_Start+0xfe>
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	2202      	movs	r2, #2
 8005572:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	2201      	movs	r2, #1
 800557c:	6839      	ldr	r1, [r7, #0]
 800557e:	4618      	mov	r0, r3
 8005580:	f001 f81a 	bl	80065b8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	4a24      	ldr	r2, [pc, #144]	@ (800561c <HAL_TIM_PWM_Start+0x1a4>)
 800558a:	4293      	cmp	r3, r2
 800558c:	d009      	beq.n	80055a2 <HAL_TIM_PWM_Start+0x12a>
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	4a23      	ldr	r2, [pc, #140]	@ (8005620 <HAL_TIM_PWM_Start+0x1a8>)
 8005594:	4293      	cmp	r3, r2
 8005596:	d004      	beq.n	80055a2 <HAL_TIM_PWM_Start+0x12a>
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	4a21      	ldr	r2, [pc, #132]	@ (8005624 <HAL_TIM_PWM_Start+0x1ac>)
 800559e:	4293      	cmp	r3, r2
 80055a0:	d101      	bne.n	80055a6 <HAL_TIM_PWM_Start+0x12e>
 80055a2:	2301      	movs	r3, #1
 80055a4:	e000      	b.n	80055a8 <HAL_TIM_PWM_Start+0x130>
 80055a6:	2300      	movs	r3, #0
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d007      	beq.n	80055bc <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80055ba:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	4a16      	ldr	r2, [pc, #88]	@ (800561c <HAL_TIM_PWM_Start+0x1a4>)
 80055c2:	4293      	cmp	r3, r2
 80055c4:	d004      	beq.n	80055d0 <HAL_TIM_PWM_Start+0x158>
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80055ce:	d115      	bne.n	80055fc <HAL_TIM_PWM_Start+0x184>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	689a      	ldr	r2, [r3, #8]
 80055d6:	4b14      	ldr	r3, [pc, #80]	@ (8005628 <HAL_TIM_PWM_Start+0x1b0>)
 80055d8:	4013      	ands	r3, r2
 80055da:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	2b06      	cmp	r3, #6
 80055e0:	d015      	beq.n	800560e <HAL_TIM_PWM_Start+0x196>
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80055e8:	d011      	beq.n	800560e <HAL_TIM_PWM_Start+0x196>
    {
      __HAL_TIM_ENABLE(htim);
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	681a      	ldr	r2, [r3, #0]
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f042 0201 	orr.w	r2, r2, #1
 80055f8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055fa:	e008      	b.n	800560e <HAL_TIM_PWM_Start+0x196>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	681a      	ldr	r2, [r3, #0]
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f042 0201 	orr.w	r2, r2, #1
 800560a:	601a      	str	r2, [r3, #0]
 800560c:	e000      	b.n	8005610 <HAL_TIM_PWM_Start+0x198>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800560e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005610:	2300      	movs	r3, #0
}
 8005612:	4618      	mov	r0, r3
 8005614:	3710      	adds	r7, #16
 8005616:	46bd      	mov	sp, r7
 8005618:	bd80      	pop	{r7, pc}
 800561a:	bf00      	nop
 800561c:	40012c00 	.word	0x40012c00
 8005620:	40014400 	.word	0x40014400
 8005624:	40014800 	.word	0x40014800
 8005628:	00010007 	.word	0x00010007

0800562c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800562c:	b580      	push	{r7, lr}
 800562e:	b086      	sub	sp, #24
 8005630:	af00      	add	r7, sp, #0
 8005632:	6078      	str	r0, [r7, #4]
 8005634:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	2b00      	cmp	r3, #0
 800563a:	d101      	bne.n	8005640 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800563c:	2301      	movs	r3, #1
 800563e:	e097      	b.n	8005770 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005646:	b2db      	uxtb	r3, r3
 8005648:	2b00      	cmp	r3, #0
 800564a:	d106      	bne.n	800565a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2200      	movs	r2, #0
 8005650:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005654:	6878      	ldr	r0, [r7, #4]
 8005656:	f7fc fbf7 	bl	8001e48 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	2202      	movs	r2, #2
 800565e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	689b      	ldr	r3, [r3, #8]
 8005668:	687a      	ldr	r2, [r7, #4]
 800566a:	6812      	ldr	r2, [r2, #0]
 800566c:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8005670:	f023 0307 	bic.w	r3, r3, #7
 8005674:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681a      	ldr	r2, [r3, #0]
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	3304      	adds	r3, #4
 800567e:	4619      	mov	r1, r3
 8005680:	4610      	mov	r0, r2
 8005682:	f000 fc15 	bl	8005eb0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	689b      	ldr	r3, [r3, #8]
 800568c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	699b      	ldr	r3, [r3, #24]
 8005694:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	6a1b      	ldr	r3, [r3, #32]
 800569c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800569e:	683b      	ldr	r3, [r7, #0]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	697a      	ldr	r2, [r7, #20]
 80056a4:	4313      	orrs	r3, r2
 80056a6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80056a8:	693b      	ldr	r3, [r7, #16]
 80056aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80056ae:	f023 0303 	bic.w	r3, r3, #3
 80056b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80056b4:	683b      	ldr	r3, [r7, #0]
 80056b6:	689a      	ldr	r2, [r3, #8]
 80056b8:	683b      	ldr	r3, [r7, #0]
 80056ba:	699b      	ldr	r3, [r3, #24]
 80056bc:	021b      	lsls	r3, r3, #8
 80056be:	4313      	orrs	r3, r2
 80056c0:	693a      	ldr	r2, [r7, #16]
 80056c2:	4313      	orrs	r3, r2
 80056c4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80056c6:	693b      	ldr	r3, [r7, #16]
 80056c8:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80056cc:	f023 030c 	bic.w	r3, r3, #12
 80056d0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80056d2:	693b      	ldr	r3, [r7, #16]
 80056d4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80056d8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80056dc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80056de:	683b      	ldr	r3, [r7, #0]
 80056e0:	68da      	ldr	r2, [r3, #12]
 80056e2:	683b      	ldr	r3, [r7, #0]
 80056e4:	69db      	ldr	r3, [r3, #28]
 80056e6:	021b      	lsls	r3, r3, #8
 80056e8:	4313      	orrs	r3, r2
 80056ea:	693a      	ldr	r2, [r7, #16]
 80056ec:	4313      	orrs	r3, r2
 80056ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80056f0:	683b      	ldr	r3, [r7, #0]
 80056f2:	691b      	ldr	r3, [r3, #16]
 80056f4:	011a      	lsls	r2, r3, #4
 80056f6:	683b      	ldr	r3, [r7, #0]
 80056f8:	6a1b      	ldr	r3, [r3, #32]
 80056fa:	031b      	lsls	r3, r3, #12
 80056fc:	4313      	orrs	r3, r2
 80056fe:	693a      	ldr	r2, [r7, #16]
 8005700:	4313      	orrs	r3, r2
 8005702:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800570a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8005712:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005714:	683b      	ldr	r3, [r7, #0]
 8005716:	685a      	ldr	r2, [r3, #4]
 8005718:	683b      	ldr	r3, [r7, #0]
 800571a:	695b      	ldr	r3, [r3, #20]
 800571c:	011b      	lsls	r3, r3, #4
 800571e:	4313      	orrs	r3, r2
 8005720:	68fa      	ldr	r2, [r7, #12]
 8005722:	4313      	orrs	r3, r2
 8005724:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	697a      	ldr	r2, [r7, #20]
 800572c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	693a      	ldr	r2, [r7, #16]
 8005734:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	68fa      	ldr	r2, [r7, #12]
 800573c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	2201      	movs	r2, #1
 8005742:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	2201      	movs	r2, #1
 800574a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	2201      	movs	r2, #1
 8005752:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	2201      	movs	r2, #1
 800575a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	2201      	movs	r2, #1
 8005762:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	2201      	movs	r2, #1
 800576a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800576e:	2300      	movs	r3, #0
}
 8005770:	4618      	mov	r0, r3
 8005772:	3718      	adds	r7, #24
 8005774:	46bd      	mov	sp, r7
 8005776:	bd80      	pop	{r7, pc}

08005778 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005778:	b580      	push	{r7, lr}
 800577a:	b084      	sub	sp, #16
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
 8005780:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005788:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005790:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005798:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80057a0:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80057a2:	683b      	ldr	r3, [r7, #0]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d110      	bne.n	80057ca <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80057a8:	7bfb      	ldrb	r3, [r7, #15]
 80057aa:	2b01      	cmp	r3, #1
 80057ac:	d102      	bne.n	80057b4 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80057ae:	7b7b      	ldrb	r3, [r7, #13]
 80057b0:	2b01      	cmp	r3, #1
 80057b2:	d001      	beq.n	80057b8 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80057b4:	2301      	movs	r3, #1
 80057b6:	e069      	b.n	800588c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	2202      	movs	r2, #2
 80057bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	2202      	movs	r2, #2
 80057c4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80057c8:	e031      	b.n	800582e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80057ca:	683b      	ldr	r3, [r7, #0]
 80057cc:	2b04      	cmp	r3, #4
 80057ce:	d110      	bne.n	80057f2 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80057d0:	7bbb      	ldrb	r3, [r7, #14]
 80057d2:	2b01      	cmp	r3, #1
 80057d4:	d102      	bne.n	80057dc <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80057d6:	7b3b      	ldrb	r3, [r7, #12]
 80057d8:	2b01      	cmp	r3, #1
 80057da:	d001      	beq.n	80057e0 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80057dc:	2301      	movs	r3, #1
 80057de:	e055      	b.n	800588c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	2202      	movs	r2, #2
 80057e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2202      	movs	r2, #2
 80057ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80057f0:	e01d      	b.n	800582e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80057f2:	7bfb      	ldrb	r3, [r7, #15]
 80057f4:	2b01      	cmp	r3, #1
 80057f6:	d108      	bne.n	800580a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80057f8:	7bbb      	ldrb	r3, [r7, #14]
 80057fa:	2b01      	cmp	r3, #1
 80057fc:	d105      	bne.n	800580a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80057fe:	7b7b      	ldrb	r3, [r7, #13]
 8005800:	2b01      	cmp	r3, #1
 8005802:	d102      	bne.n	800580a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005804:	7b3b      	ldrb	r3, [r7, #12]
 8005806:	2b01      	cmp	r3, #1
 8005808:	d001      	beq.n	800580e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800580a:	2301      	movs	r3, #1
 800580c:	e03e      	b.n	800588c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	2202      	movs	r2, #2
 8005812:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	2202      	movs	r2, #2
 800581a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	2202      	movs	r2, #2
 8005822:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	2202      	movs	r2, #2
 800582a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800582e:	683b      	ldr	r3, [r7, #0]
 8005830:	2b00      	cmp	r3, #0
 8005832:	d003      	beq.n	800583c <HAL_TIM_Encoder_Start+0xc4>
 8005834:	683b      	ldr	r3, [r7, #0]
 8005836:	2b04      	cmp	r3, #4
 8005838:	d008      	beq.n	800584c <HAL_TIM_Encoder_Start+0xd4>
 800583a:	e00f      	b.n	800585c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	2201      	movs	r2, #1
 8005842:	2100      	movs	r1, #0
 8005844:	4618      	mov	r0, r3
 8005846:	f000 feb7 	bl	80065b8 <TIM_CCxChannelCmd>
      break;
 800584a:	e016      	b.n	800587a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	2201      	movs	r2, #1
 8005852:	2104      	movs	r1, #4
 8005854:	4618      	mov	r0, r3
 8005856:	f000 feaf 	bl	80065b8 <TIM_CCxChannelCmd>
      break;
 800585a:	e00e      	b.n	800587a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	2201      	movs	r2, #1
 8005862:	2100      	movs	r1, #0
 8005864:	4618      	mov	r0, r3
 8005866:	f000 fea7 	bl	80065b8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	2201      	movs	r2, #1
 8005870:	2104      	movs	r1, #4
 8005872:	4618      	mov	r0, r3
 8005874:	f000 fea0 	bl	80065b8 <TIM_CCxChannelCmd>
      break;
 8005878:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	681a      	ldr	r2, [r3, #0]
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	f042 0201 	orr.w	r2, r2, #1
 8005888:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800588a:	2300      	movs	r3, #0
}
 800588c:	4618      	mov	r0, r3
 800588e:	3710      	adds	r7, #16
 8005890:	46bd      	mov	sp, r7
 8005892:	bd80      	pop	{r7, pc}

08005894 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005894:	b580      	push	{r7, lr}
 8005896:	b084      	sub	sp, #16
 8005898:	af00      	add	r7, sp, #0
 800589a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	68db      	ldr	r3, [r3, #12]
 80058a2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	691b      	ldr	r3, [r3, #16]
 80058aa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80058ac:	68bb      	ldr	r3, [r7, #8]
 80058ae:	f003 0302 	and.w	r3, r3, #2
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d020      	beq.n	80058f8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	f003 0302 	and.w	r3, r3, #2
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d01b      	beq.n	80058f8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f06f 0202 	mvn.w	r2, #2
 80058c8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	2201      	movs	r2, #1
 80058ce:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	699b      	ldr	r3, [r3, #24]
 80058d6:	f003 0303 	and.w	r3, r3, #3
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d003      	beq.n	80058e6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80058de:	6878      	ldr	r0, [r7, #4]
 80058e0:	f000 fac7 	bl	8005e72 <HAL_TIM_IC_CaptureCallback>
 80058e4:	e005      	b.n	80058f2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80058e6:	6878      	ldr	r0, [r7, #4]
 80058e8:	f000 fab9 	bl	8005e5e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058ec:	6878      	ldr	r0, [r7, #4]
 80058ee:	f000 faca 	bl	8005e86 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	2200      	movs	r2, #0
 80058f6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80058f8:	68bb      	ldr	r3, [r7, #8]
 80058fa:	f003 0304 	and.w	r3, r3, #4
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d020      	beq.n	8005944 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	f003 0304 	and.w	r3, r3, #4
 8005908:	2b00      	cmp	r3, #0
 800590a:	d01b      	beq.n	8005944 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	f06f 0204 	mvn.w	r2, #4
 8005914:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	2202      	movs	r2, #2
 800591a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	699b      	ldr	r3, [r3, #24]
 8005922:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005926:	2b00      	cmp	r3, #0
 8005928:	d003      	beq.n	8005932 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800592a:	6878      	ldr	r0, [r7, #4]
 800592c:	f000 faa1 	bl	8005e72 <HAL_TIM_IC_CaptureCallback>
 8005930:	e005      	b.n	800593e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005932:	6878      	ldr	r0, [r7, #4]
 8005934:	f000 fa93 	bl	8005e5e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005938:	6878      	ldr	r0, [r7, #4]
 800593a:	f000 faa4 	bl	8005e86 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	2200      	movs	r2, #0
 8005942:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005944:	68bb      	ldr	r3, [r7, #8]
 8005946:	f003 0308 	and.w	r3, r3, #8
 800594a:	2b00      	cmp	r3, #0
 800594c:	d020      	beq.n	8005990 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	f003 0308 	and.w	r3, r3, #8
 8005954:	2b00      	cmp	r3, #0
 8005956:	d01b      	beq.n	8005990 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	f06f 0208 	mvn.w	r2, #8
 8005960:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	2204      	movs	r2, #4
 8005966:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	69db      	ldr	r3, [r3, #28]
 800596e:	f003 0303 	and.w	r3, r3, #3
 8005972:	2b00      	cmp	r3, #0
 8005974:	d003      	beq.n	800597e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005976:	6878      	ldr	r0, [r7, #4]
 8005978:	f000 fa7b 	bl	8005e72 <HAL_TIM_IC_CaptureCallback>
 800597c:	e005      	b.n	800598a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800597e:	6878      	ldr	r0, [r7, #4]
 8005980:	f000 fa6d 	bl	8005e5e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005984:	6878      	ldr	r0, [r7, #4]
 8005986:	f000 fa7e 	bl	8005e86 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	2200      	movs	r2, #0
 800598e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005990:	68bb      	ldr	r3, [r7, #8]
 8005992:	f003 0310 	and.w	r3, r3, #16
 8005996:	2b00      	cmp	r3, #0
 8005998:	d020      	beq.n	80059dc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	f003 0310 	and.w	r3, r3, #16
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d01b      	beq.n	80059dc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f06f 0210 	mvn.w	r2, #16
 80059ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	2208      	movs	r2, #8
 80059b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	69db      	ldr	r3, [r3, #28]
 80059ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d003      	beq.n	80059ca <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80059c2:	6878      	ldr	r0, [r7, #4]
 80059c4:	f000 fa55 	bl	8005e72 <HAL_TIM_IC_CaptureCallback>
 80059c8:	e005      	b.n	80059d6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80059ca:	6878      	ldr	r0, [r7, #4]
 80059cc:	f000 fa47 	bl	8005e5e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059d0:	6878      	ldr	r0, [r7, #4]
 80059d2:	f000 fa58 	bl	8005e86 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	2200      	movs	r2, #0
 80059da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80059dc:	68bb      	ldr	r3, [r7, #8]
 80059de:	f003 0301 	and.w	r3, r3, #1
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d00c      	beq.n	8005a00 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	f003 0301 	and.w	r3, r3, #1
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d007      	beq.n	8005a00 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f06f 0201 	mvn.w	r2, #1
 80059f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80059fa:	6878      	ldr	r0, [r7, #4]
 80059fc:	f7fb fe80 	bl	8001700 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005a00:	68bb      	ldr	r3, [r7, #8]
 8005a02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d104      	bne.n	8005a14 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005a0a:	68bb      	ldr	r3, [r7, #8]
 8005a0c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d00c      	beq.n	8005a2e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d007      	beq.n	8005a2e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005a26:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005a28:	6878      	ldr	r0, [r7, #4]
 8005a2a:	f000 fedb 	bl	80067e4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005a2e:	68bb      	ldr	r3, [r7, #8]
 8005a30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d00c      	beq.n	8005a52 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d007      	beq.n	8005a52 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005a4a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005a4c:	6878      	ldr	r0, [r7, #4]
 8005a4e:	f000 fed3 	bl	80067f8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005a52:	68bb      	ldr	r3, [r7, #8]
 8005a54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d00c      	beq.n	8005a76 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d007      	beq.n	8005a76 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005a6e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005a70:	6878      	ldr	r0, [r7, #4]
 8005a72:	f000 fa12 	bl	8005e9a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005a76:	68bb      	ldr	r3, [r7, #8]
 8005a78:	f003 0320 	and.w	r3, r3, #32
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d00c      	beq.n	8005a9a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	f003 0320 	and.w	r3, r3, #32
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d007      	beq.n	8005a9a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f06f 0220 	mvn.w	r2, #32
 8005a92:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005a94:	6878      	ldr	r0, [r7, #4]
 8005a96:	f000 fe9b 	bl	80067d0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005a9a:	bf00      	nop
 8005a9c:	3710      	adds	r7, #16
 8005a9e:	46bd      	mov	sp, r7
 8005aa0:	bd80      	pop	{r7, pc}
	...

08005aa4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005aa4:	b580      	push	{r7, lr}
 8005aa6:	b086      	sub	sp, #24
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	60f8      	str	r0, [r7, #12]
 8005aac:	60b9      	str	r1, [r7, #8]
 8005aae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005ab0:	2300      	movs	r3, #0
 8005ab2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005aba:	2b01      	cmp	r3, #1
 8005abc:	d101      	bne.n	8005ac2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005abe:	2302      	movs	r3, #2
 8005ac0:	e0ff      	b.n	8005cc2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	2201      	movs	r2, #1
 8005ac6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	2b14      	cmp	r3, #20
 8005ace:	f200 80f0 	bhi.w	8005cb2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005ad2:	a201      	add	r2, pc, #4	@ (adr r2, 8005ad8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005ad4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ad8:	08005b2d 	.word	0x08005b2d
 8005adc:	08005cb3 	.word	0x08005cb3
 8005ae0:	08005cb3 	.word	0x08005cb3
 8005ae4:	08005cb3 	.word	0x08005cb3
 8005ae8:	08005b6d 	.word	0x08005b6d
 8005aec:	08005cb3 	.word	0x08005cb3
 8005af0:	08005cb3 	.word	0x08005cb3
 8005af4:	08005cb3 	.word	0x08005cb3
 8005af8:	08005baf 	.word	0x08005baf
 8005afc:	08005cb3 	.word	0x08005cb3
 8005b00:	08005cb3 	.word	0x08005cb3
 8005b04:	08005cb3 	.word	0x08005cb3
 8005b08:	08005bef 	.word	0x08005bef
 8005b0c:	08005cb3 	.word	0x08005cb3
 8005b10:	08005cb3 	.word	0x08005cb3
 8005b14:	08005cb3 	.word	0x08005cb3
 8005b18:	08005c31 	.word	0x08005c31
 8005b1c:	08005cb3 	.word	0x08005cb3
 8005b20:	08005cb3 	.word	0x08005cb3
 8005b24:	08005cb3 	.word	0x08005cb3
 8005b28:	08005c71 	.word	0x08005c71
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	68b9      	ldr	r1, [r7, #8]
 8005b32:	4618      	mov	r0, r3
 8005b34:	f000 fa26 	bl	8005f84 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	699a      	ldr	r2, [r3, #24]
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	f042 0208 	orr.w	r2, r2, #8
 8005b46:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	699a      	ldr	r2, [r3, #24]
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f022 0204 	bic.w	r2, r2, #4
 8005b56:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	6999      	ldr	r1, [r3, #24]
 8005b5e:	68bb      	ldr	r3, [r7, #8]
 8005b60:	691a      	ldr	r2, [r3, #16]
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	430a      	orrs	r2, r1
 8005b68:	619a      	str	r2, [r3, #24]
      break;
 8005b6a:	e0a5      	b.n	8005cb8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	68b9      	ldr	r1, [r7, #8]
 8005b72:	4618      	mov	r0, r3
 8005b74:	f000 fa82 	bl	800607c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	699a      	ldr	r2, [r3, #24]
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005b86:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	699a      	ldr	r2, [r3, #24]
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005b96:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	6999      	ldr	r1, [r3, #24]
 8005b9e:	68bb      	ldr	r3, [r7, #8]
 8005ba0:	691b      	ldr	r3, [r3, #16]
 8005ba2:	021a      	lsls	r2, r3, #8
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	430a      	orrs	r2, r1
 8005baa:	619a      	str	r2, [r3, #24]
      break;
 8005bac:	e084      	b.n	8005cb8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	68b9      	ldr	r1, [r7, #8]
 8005bb4:	4618      	mov	r0, r3
 8005bb6:	f000 fadb 	bl	8006170 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	69da      	ldr	r2, [r3, #28]
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f042 0208 	orr.w	r2, r2, #8
 8005bc8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	69da      	ldr	r2, [r3, #28]
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	f022 0204 	bic.w	r2, r2, #4
 8005bd8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	69d9      	ldr	r1, [r3, #28]
 8005be0:	68bb      	ldr	r3, [r7, #8]
 8005be2:	691a      	ldr	r2, [r3, #16]
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	430a      	orrs	r2, r1
 8005bea:	61da      	str	r2, [r3, #28]
      break;
 8005bec:	e064      	b.n	8005cb8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	68b9      	ldr	r1, [r7, #8]
 8005bf4:	4618      	mov	r0, r3
 8005bf6:	f000 fb33 	bl	8006260 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	69da      	ldr	r2, [r3, #28]
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005c08:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	69da      	ldr	r2, [r3, #28]
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005c18:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	69d9      	ldr	r1, [r3, #28]
 8005c20:	68bb      	ldr	r3, [r7, #8]
 8005c22:	691b      	ldr	r3, [r3, #16]
 8005c24:	021a      	lsls	r2, r3, #8
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	430a      	orrs	r2, r1
 8005c2c:	61da      	str	r2, [r3, #28]
      break;
 8005c2e:	e043      	b.n	8005cb8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	68b9      	ldr	r1, [r7, #8]
 8005c36:	4618      	mov	r0, r3
 8005c38:	f000 fb70 	bl	800631c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	f042 0208 	orr.w	r2, r2, #8
 8005c4a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f022 0204 	bic.w	r2, r2, #4
 8005c5a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005c62:	68bb      	ldr	r3, [r7, #8]
 8005c64:	691a      	ldr	r2, [r3, #16]
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	430a      	orrs	r2, r1
 8005c6c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005c6e:	e023      	b.n	8005cb8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	68b9      	ldr	r1, [r7, #8]
 8005c76:	4618      	mov	r0, r3
 8005c78:	f000 fba8 	bl	80063cc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005c8a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005c9a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005ca2:	68bb      	ldr	r3, [r7, #8]
 8005ca4:	691b      	ldr	r3, [r3, #16]
 8005ca6:	021a      	lsls	r2, r3, #8
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	430a      	orrs	r2, r1
 8005cae:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005cb0:	e002      	b.n	8005cb8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005cb2:	2301      	movs	r3, #1
 8005cb4:	75fb      	strb	r3, [r7, #23]
      break;
 8005cb6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	2200      	movs	r2, #0
 8005cbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005cc0:	7dfb      	ldrb	r3, [r7, #23]
}
 8005cc2:	4618      	mov	r0, r3
 8005cc4:	3718      	adds	r7, #24
 8005cc6:	46bd      	mov	sp, r7
 8005cc8:	bd80      	pop	{r7, pc}
 8005cca:	bf00      	nop

08005ccc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005ccc:	b580      	push	{r7, lr}
 8005cce:	b084      	sub	sp, #16
 8005cd0:	af00      	add	r7, sp, #0
 8005cd2:	6078      	str	r0, [r7, #4]
 8005cd4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005cd6:	2300      	movs	r3, #0
 8005cd8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005ce0:	2b01      	cmp	r3, #1
 8005ce2:	d101      	bne.n	8005ce8 <HAL_TIM_ConfigClockSource+0x1c>
 8005ce4:	2302      	movs	r3, #2
 8005ce6:	e0b6      	b.n	8005e56 <HAL_TIM_ConfigClockSource+0x18a>
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	2201      	movs	r2, #1
 8005cec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	2202      	movs	r2, #2
 8005cf4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	689b      	ldr	r3, [r3, #8]
 8005cfe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005d00:	68bb      	ldr	r3, [r7, #8]
 8005d02:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8005d06:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005d0a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d0c:	68bb      	ldr	r3, [r7, #8]
 8005d0e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005d12:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	68ba      	ldr	r2, [r7, #8]
 8005d1a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005d1c:	683b      	ldr	r3, [r7, #0]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005d24:	d03e      	beq.n	8005da4 <HAL_TIM_ConfigClockSource+0xd8>
 8005d26:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005d2a:	f200 8087 	bhi.w	8005e3c <HAL_TIM_ConfigClockSource+0x170>
 8005d2e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d32:	f000 8086 	beq.w	8005e42 <HAL_TIM_ConfigClockSource+0x176>
 8005d36:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d3a:	d87f      	bhi.n	8005e3c <HAL_TIM_ConfigClockSource+0x170>
 8005d3c:	2b70      	cmp	r3, #112	@ 0x70
 8005d3e:	d01a      	beq.n	8005d76 <HAL_TIM_ConfigClockSource+0xaa>
 8005d40:	2b70      	cmp	r3, #112	@ 0x70
 8005d42:	d87b      	bhi.n	8005e3c <HAL_TIM_ConfigClockSource+0x170>
 8005d44:	2b60      	cmp	r3, #96	@ 0x60
 8005d46:	d050      	beq.n	8005dea <HAL_TIM_ConfigClockSource+0x11e>
 8005d48:	2b60      	cmp	r3, #96	@ 0x60
 8005d4a:	d877      	bhi.n	8005e3c <HAL_TIM_ConfigClockSource+0x170>
 8005d4c:	2b50      	cmp	r3, #80	@ 0x50
 8005d4e:	d03c      	beq.n	8005dca <HAL_TIM_ConfigClockSource+0xfe>
 8005d50:	2b50      	cmp	r3, #80	@ 0x50
 8005d52:	d873      	bhi.n	8005e3c <HAL_TIM_ConfigClockSource+0x170>
 8005d54:	2b40      	cmp	r3, #64	@ 0x40
 8005d56:	d058      	beq.n	8005e0a <HAL_TIM_ConfigClockSource+0x13e>
 8005d58:	2b40      	cmp	r3, #64	@ 0x40
 8005d5a:	d86f      	bhi.n	8005e3c <HAL_TIM_ConfigClockSource+0x170>
 8005d5c:	2b30      	cmp	r3, #48	@ 0x30
 8005d5e:	d064      	beq.n	8005e2a <HAL_TIM_ConfigClockSource+0x15e>
 8005d60:	2b30      	cmp	r3, #48	@ 0x30
 8005d62:	d86b      	bhi.n	8005e3c <HAL_TIM_ConfigClockSource+0x170>
 8005d64:	2b20      	cmp	r3, #32
 8005d66:	d060      	beq.n	8005e2a <HAL_TIM_ConfigClockSource+0x15e>
 8005d68:	2b20      	cmp	r3, #32
 8005d6a:	d867      	bhi.n	8005e3c <HAL_TIM_ConfigClockSource+0x170>
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d05c      	beq.n	8005e2a <HAL_TIM_ConfigClockSource+0x15e>
 8005d70:	2b10      	cmp	r3, #16
 8005d72:	d05a      	beq.n	8005e2a <HAL_TIM_ConfigClockSource+0x15e>
 8005d74:	e062      	b.n	8005e3c <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005d7a:	683b      	ldr	r3, [r7, #0]
 8005d7c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005d7e:	683b      	ldr	r3, [r7, #0]
 8005d80:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005d82:	683b      	ldr	r3, [r7, #0]
 8005d84:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005d86:	f000 fbf7 	bl	8006578 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	689b      	ldr	r3, [r3, #8]
 8005d90:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005d92:	68bb      	ldr	r3, [r7, #8]
 8005d94:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005d98:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	68ba      	ldr	r2, [r7, #8]
 8005da0:	609a      	str	r2, [r3, #8]
      break;
 8005da2:	e04f      	b.n	8005e44 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005da8:	683b      	ldr	r3, [r7, #0]
 8005daa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005dac:	683b      	ldr	r3, [r7, #0]
 8005dae:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005db0:	683b      	ldr	r3, [r7, #0]
 8005db2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005db4:	f000 fbe0 	bl	8006578 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	689a      	ldr	r2, [r3, #8]
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005dc6:	609a      	str	r2, [r3, #8]
      break;
 8005dc8:	e03c      	b.n	8005e44 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005dce:	683b      	ldr	r3, [r7, #0]
 8005dd0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005dd2:	683b      	ldr	r3, [r7, #0]
 8005dd4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005dd6:	461a      	mov	r2, r3
 8005dd8:	f000 fb52 	bl	8006480 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	2150      	movs	r1, #80	@ 0x50
 8005de2:	4618      	mov	r0, r3
 8005de4:	f000 fbab 	bl	800653e <TIM_ITRx_SetConfig>
      break;
 8005de8:	e02c      	b.n	8005e44 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005dee:	683b      	ldr	r3, [r7, #0]
 8005df0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005df2:	683b      	ldr	r3, [r7, #0]
 8005df4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005df6:	461a      	mov	r2, r3
 8005df8:	f000 fb71 	bl	80064de <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	2160      	movs	r1, #96	@ 0x60
 8005e02:	4618      	mov	r0, r3
 8005e04:	f000 fb9b 	bl	800653e <TIM_ITRx_SetConfig>
      break;
 8005e08:	e01c      	b.n	8005e44 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005e0e:	683b      	ldr	r3, [r7, #0]
 8005e10:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005e12:	683b      	ldr	r3, [r7, #0]
 8005e14:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e16:	461a      	mov	r2, r3
 8005e18:	f000 fb32 	bl	8006480 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	2140      	movs	r1, #64	@ 0x40
 8005e22:	4618      	mov	r0, r3
 8005e24:	f000 fb8b 	bl	800653e <TIM_ITRx_SetConfig>
      break;
 8005e28:	e00c      	b.n	8005e44 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681a      	ldr	r2, [r3, #0]
 8005e2e:	683b      	ldr	r3, [r7, #0]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	4619      	mov	r1, r3
 8005e34:	4610      	mov	r0, r2
 8005e36:	f000 fb82 	bl	800653e <TIM_ITRx_SetConfig>
      break;
 8005e3a:	e003      	b.n	8005e44 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8005e3c:	2301      	movs	r3, #1
 8005e3e:	73fb      	strb	r3, [r7, #15]
      break;
 8005e40:	e000      	b.n	8005e44 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8005e42:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	2201      	movs	r2, #1
 8005e48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2200      	movs	r2, #0
 8005e50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005e54:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e56:	4618      	mov	r0, r3
 8005e58:	3710      	adds	r7, #16
 8005e5a:	46bd      	mov	sp, r7
 8005e5c:	bd80      	pop	{r7, pc}

08005e5e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005e5e:	b480      	push	{r7}
 8005e60:	b083      	sub	sp, #12
 8005e62:	af00      	add	r7, sp, #0
 8005e64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005e66:	bf00      	nop
 8005e68:	370c      	adds	r7, #12
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e70:	4770      	bx	lr

08005e72 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005e72:	b480      	push	{r7}
 8005e74:	b083      	sub	sp, #12
 8005e76:	af00      	add	r7, sp, #0
 8005e78:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005e7a:	bf00      	nop
 8005e7c:	370c      	adds	r7, #12
 8005e7e:	46bd      	mov	sp, r7
 8005e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e84:	4770      	bx	lr

08005e86 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005e86:	b480      	push	{r7}
 8005e88:	b083      	sub	sp, #12
 8005e8a:	af00      	add	r7, sp, #0
 8005e8c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005e8e:	bf00      	nop
 8005e90:	370c      	adds	r7, #12
 8005e92:	46bd      	mov	sp, r7
 8005e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e98:	4770      	bx	lr

08005e9a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005e9a:	b480      	push	{r7}
 8005e9c:	b083      	sub	sp, #12
 8005e9e:	af00      	add	r7, sp, #0
 8005ea0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005ea2:	bf00      	nop
 8005ea4:	370c      	adds	r7, #12
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eac:	4770      	bx	lr
	...

08005eb0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005eb0:	b480      	push	{r7}
 8005eb2:	b085      	sub	sp, #20
 8005eb4:	af00      	add	r7, sp, #0
 8005eb6:	6078      	str	r0, [r7, #4]
 8005eb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	4a2d      	ldr	r2, [pc, #180]	@ (8005f78 <TIM_Base_SetConfig+0xc8>)
 8005ec4:	4293      	cmp	r3, r2
 8005ec6:	d003      	beq.n	8005ed0 <TIM_Base_SetConfig+0x20>
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ece:	d108      	bne.n	8005ee2 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ed6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005ed8:	683b      	ldr	r3, [r7, #0]
 8005eda:	685b      	ldr	r3, [r3, #4]
 8005edc:	68fa      	ldr	r2, [r7, #12]
 8005ede:	4313      	orrs	r3, r2
 8005ee0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	4a24      	ldr	r2, [pc, #144]	@ (8005f78 <TIM_Base_SetConfig+0xc8>)
 8005ee6:	4293      	cmp	r3, r2
 8005ee8:	d00b      	beq.n	8005f02 <TIM_Base_SetConfig+0x52>
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ef0:	d007      	beq.n	8005f02 <TIM_Base_SetConfig+0x52>
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	4a21      	ldr	r2, [pc, #132]	@ (8005f7c <TIM_Base_SetConfig+0xcc>)
 8005ef6:	4293      	cmp	r3, r2
 8005ef8:	d003      	beq.n	8005f02 <TIM_Base_SetConfig+0x52>
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	4a20      	ldr	r2, [pc, #128]	@ (8005f80 <TIM_Base_SetConfig+0xd0>)
 8005efe:	4293      	cmp	r3, r2
 8005f00:	d108      	bne.n	8005f14 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005f08:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005f0a:	683b      	ldr	r3, [r7, #0]
 8005f0c:	68db      	ldr	r3, [r3, #12]
 8005f0e:	68fa      	ldr	r2, [r7, #12]
 8005f10:	4313      	orrs	r3, r2
 8005f12:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005f1a:	683b      	ldr	r3, [r7, #0]
 8005f1c:	695b      	ldr	r3, [r3, #20]
 8005f1e:	4313      	orrs	r3, r2
 8005f20:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005f22:	683b      	ldr	r3, [r7, #0]
 8005f24:	689a      	ldr	r2, [r3, #8]
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005f2a:	683b      	ldr	r3, [r7, #0]
 8005f2c:	681a      	ldr	r2, [r3, #0]
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	4a10      	ldr	r2, [pc, #64]	@ (8005f78 <TIM_Base_SetConfig+0xc8>)
 8005f36:	4293      	cmp	r3, r2
 8005f38:	d007      	beq.n	8005f4a <TIM_Base_SetConfig+0x9a>
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	4a0f      	ldr	r2, [pc, #60]	@ (8005f7c <TIM_Base_SetConfig+0xcc>)
 8005f3e:	4293      	cmp	r3, r2
 8005f40:	d003      	beq.n	8005f4a <TIM_Base_SetConfig+0x9a>
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	4a0e      	ldr	r2, [pc, #56]	@ (8005f80 <TIM_Base_SetConfig+0xd0>)
 8005f46:	4293      	cmp	r3, r2
 8005f48:	d103      	bne.n	8005f52 <TIM_Base_SetConfig+0xa2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005f4a:	683b      	ldr	r3, [r7, #0]
 8005f4c:	691a      	ldr	r2, [r3, #16]
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	f043 0204 	orr.w	r2, r3, #4
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	2201      	movs	r2, #1
 8005f62:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	68fa      	ldr	r2, [r7, #12]
 8005f68:	601a      	str	r2, [r3, #0]
}
 8005f6a:	bf00      	nop
 8005f6c:	3714      	adds	r7, #20
 8005f6e:	46bd      	mov	sp, r7
 8005f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f74:	4770      	bx	lr
 8005f76:	bf00      	nop
 8005f78:	40012c00 	.word	0x40012c00
 8005f7c:	40014400 	.word	0x40014400
 8005f80:	40014800 	.word	0x40014800

08005f84 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005f84:	b480      	push	{r7}
 8005f86:	b087      	sub	sp, #28
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	6078      	str	r0, [r7, #4]
 8005f8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	6a1b      	ldr	r3, [r3, #32]
 8005f92:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	6a1b      	ldr	r3, [r3, #32]
 8005f98:	f023 0201 	bic.w	r2, r3, #1
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	685b      	ldr	r3, [r3, #4]
 8005fa4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	699b      	ldr	r3, [r3, #24]
 8005faa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005fb2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005fb6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	f023 0303 	bic.w	r3, r3, #3
 8005fbe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005fc0:	683b      	ldr	r3, [r7, #0]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	68fa      	ldr	r2, [r7, #12]
 8005fc6:	4313      	orrs	r3, r2
 8005fc8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005fca:	697b      	ldr	r3, [r7, #20]
 8005fcc:	f023 0302 	bic.w	r3, r3, #2
 8005fd0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005fd2:	683b      	ldr	r3, [r7, #0]
 8005fd4:	689b      	ldr	r3, [r3, #8]
 8005fd6:	697a      	ldr	r2, [r7, #20]
 8005fd8:	4313      	orrs	r3, r2
 8005fda:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	4a24      	ldr	r2, [pc, #144]	@ (8006070 <TIM_OC1_SetConfig+0xec>)
 8005fe0:	4293      	cmp	r3, r2
 8005fe2:	d007      	beq.n	8005ff4 <TIM_OC1_SetConfig+0x70>
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	4a23      	ldr	r2, [pc, #140]	@ (8006074 <TIM_OC1_SetConfig+0xf0>)
 8005fe8:	4293      	cmp	r3, r2
 8005fea:	d003      	beq.n	8005ff4 <TIM_OC1_SetConfig+0x70>
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	4a22      	ldr	r2, [pc, #136]	@ (8006078 <TIM_OC1_SetConfig+0xf4>)
 8005ff0:	4293      	cmp	r3, r2
 8005ff2:	d10c      	bne.n	800600e <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005ff4:	697b      	ldr	r3, [r7, #20]
 8005ff6:	f023 0308 	bic.w	r3, r3, #8
 8005ffa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005ffc:	683b      	ldr	r3, [r7, #0]
 8005ffe:	68db      	ldr	r3, [r3, #12]
 8006000:	697a      	ldr	r2, [r7, #20]
 8006002:	4313      	orrs	r3, r2
 8006004:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006006:	697b      	ldr	r3, [r7, #20]
 8006008:	f023 0304 	bic.w	r3, r3, #4
 800600c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	4a17      	ldr	r2, [pc, #92]	@ (8006070 <TIM_OC1_SetConfig+0xec>)
 8006012:	4293      	cmp	r3, r2
 8006014:	d007      	beq.n	8006026 <TIM_OC1_SetConfig+0xa2>
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	4a17      	ldr	r2, [pc, #92]	@ (8006078 <TIM_OC1_SetConfig+0xf4>)
 800601a:	4293      	cmp	r3, r2
 800601c:	d003      	beq.n	8006026 <TIM_OC1_SetConfig+0xa2>
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	4a14      	ldr	r2, [pc, #80]	@ (8006074 <TIM_OC1_SetConfig+0xf0>)
 8006022:	4293      	cmp	r3, r2
 8006024:	d111      	bne.n	800604a <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006026:	693b      	ldr	r3, [r7, #16]
 8006028:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800602c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800602e:	693b      	ldr	r3, [r7, #16]
 8006030:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006034:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006036:	683b      	ldr	r3, [r7, #0]
 8006038:	695b      	ldr	r3, [r3, #20]
 800603a:	693a      	ldr	r2, [r7, #16]
 800603c:	4313      	orrs	r3, r2
 800603e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006040:	683b      	ldr	r3, [r7, #0]
 8006042:	699b      	ldr	r3, [r3, #24]
 8006044:	693a      	ldr	r2, [r7, #16]
 8006046:	4313      	orrs	r3, r2
 8006048:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	693a      	ldr	r2, [r7, #16]
 800604e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	68fa      	ldr	r2, [r7, #12]
 8006054:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006056:	683b      	ldr	r3, [r7, #0]
 8006058:	685a      	ldr	r2, [r3, #4]
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	697a      	ldr	r2, [r7, #20]
 8006062:	621a      	str	r2, [r3, #32]
}
 8006064:	bf00      	nop
 8006066:	371c      	adds	r7, #28
 8006068:	46bd      	mov	sp, r7
 800606a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606e:	4770      	bx	lr
 8006070:	40012c00 	.word	0x40012c00
 8006074:	40014800 	.word	0x40014800
 8006078:	40014400 	.word	0x40014400

0800607c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800607c:	b480      	push	{r7}
 800607e:	b087      	sub	sp, #28
 8006080:	af00      	add	r7, sp, #0
 8006082:	6078      	str	r0, [r7, #4]
 8006084:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	6a1b      	ldr	r3, [r3, #32]
 800608a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	6a1b      	ldr	r3, [r3, #32]
 8006090:	f023 0210 	bic.w	r2, r3, #16
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	685b      	ldr	r3, [r3, #4]
 800609c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	699b      	ldr	r3, [r3, #24]
 80060a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80060aa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80060ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80060b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80060b8:	683b      	ldr	r3, [r7, #0]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	021b      	lsls	r3, r3, #8
 80060be:	68fa      	ldr	r2, [r7, #12]
 80060c0:	4313      	orrs	r3, r2
 80060c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80060c4:	697b      	ldr	r3, [r7, #20]
 80060c6:	f023 0320 	bic.w	r3, r3, #32
 80060ca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80060cc:	683b      	ldr	r3, [r7, #0]
 80060ce:	689b      	ldr	r3, [r3, #8]
 80060d0:	011b      	lsls	r3, r3, #4
 80060d2:	697a      	ldr	r2, [r7, #20]
 80060d4:	4313      	orrs	r3, r2
 80060d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	4a22      	ldr	r2, [pc, #136]	@ (8006164 <TIM_OC2_SetConfig+0xe8>)
 80060dc:	4293      	cmp	r3, r2
 80060de:	d10d      	bne.n	80060fc <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80060e0:	697b      	ldr	r3, [r7, #20]
 80060e2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80060e6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80060e8:	683b      	ldr	r3, [r7, #0]
 80060ea:	68db      	ldr	r3, [r3, #12]
 80060ec:	011b      	lsls	r3, r3, #4
 80060ee:	697a      	ldr	r2, [r7, #20]
 80060f0:	4313      	orrs	r3, r2
 80060f2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80060f4:	697b      	ldr	r3, [r7, #20]
 80060f6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80060fa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	4a19      	ldr	r2, [pc, #100]	@ (8006164 <TIM_OC2_SetConfig+0xe8>)
 8006100:	4293      	cmp	r3, r2
 8006102:	d007      	beq.n	8006114 <TIM_OC2_SetConfig+0x98>
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	4a18      	ldr	r2, [pc, #96]	@ (8006168 <TIM_OC2_SetConfig+0xec>)
 8006108:	4293      	cmp	r3, r2
 800610a:	d003      	beq.n	8006114 <TIM_OC2_SetConfig+0x98>
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	4a17      	ldr	r2, [pc, #92]	@ (800616c <TIM_OC2_SetConfig+0xf0>)
 8006110:	4293      	cmp	r3, r2
 8006112:	d113      	bne.n	800613c <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006114:	693b      	ldr	r3, [r7, #16]
 8006116:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800611a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800611c:	693b      	ldr	r3, [r7, #16]
 800611e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006122:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006124:	683b      	ldr	r3, [r7, #0]
 8006126:	695b      	ldr	r3, [r3, #20]
 8006128:	009b      	lsls	r3, r3, #2
 800612a:	693a      	ldr	r2, [r7, #16]
 800612c:	4313      	orrs	r3, r2
 800612e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006130:	683b      	ldr	r3, [r7, #0]
 8006132:	699b      	ldr	r3, [r3, #24]
 8006134:	009b      	lsls	r3, r3, #2
 8006136:	693a      	ldr	r2, [r7, #16]
 8006138:	4313      	orrs	r3, r2
 800613a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	693a      	ldr	r2, [r7, #16]
 8006140:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	68fa      	ldr	r2, [r7, #12]
 8006146:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006148:	683b      	ldr	r3, [r7, #0]
 800614a:	685a      	ldr	r2, [r3, #4]
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	697a      	ldr	r2, [r7, #20]
 8006154:	621a      	str	r2, [r3, #32]
}
 8006156:	bf00      	nop
 8006158:	371c      	adds	r7, #28
 800615a:	46bd      	mov	sp, r7
 800615c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006160:	4770      	bx	lr
 8006162:	bf00      	nop
 8006164:	40012c00 	.word	0x40012c00
 8006168:	40014400 	.word	0x40014400
 800616c:	40014800 	.word	0x40014800

08006170 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006170:	b480      	push	{r7}
 8006172:	b087      	sub	sp, #28
 8006174:	af00      	add	r7, sp, #0
 8006176:	6078      	str	r0, [r7, #4]
 8006178:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	6a1b      	ldr	r3, [r3, #32]
 800617e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	6a1b      	ldr	r3, [r3, #32]
 8006184:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	685b      	ldr	r3, [r3, #4]
 8006190:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	69db      	ldr	r3, [r3, #28]
 8006196:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800619e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80061a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	f023 0303 	bic.w	r3, r3, #3
 80061aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80061ac:	683b      	ldr	r3, [r7, #0]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	68fa      	ldr	r2, [r7, #12]
 80061b2:	4313      	orrs	r3, r2
 80061b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80061b6:	697b      	ldr	r3, [r7, #20]
 80061b8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80061bc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80061be:	683b      	ldr	r3, [r7, #0]
 80061c0:	689b      	ldr	r3, [r3, #8]
 80061c2:	021b      	lsls	r3, r3, #8
 80061c4:	697a      	ldr	r2, [r7, #20]
 80061c6:	4313      	orrs	r3, r2
 80061c8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	4a21      	ldr	r2, [pc, #132]	@ (8006254 <TIM_OC3_SetConfig+0xe4>)
 80061ce:	4293      	cmp	r3, r2
 80061d0:	d10d      	bne.n	80061ee <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80061d2:	697b      	ldr	r3, [r7, #20]
 80061d4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80061d8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80061da:	683b      	ldr	r3, [r7, #0]
 80061dc:	68db      	ldr	r3, [r3, #12]
 80061de:	021b      	lsls	r3, r3, #8
 80061e0:	697a      	ldr	r2, [r7, #20]
 80061e2:	4313      	orrs	r3, r2
 80061e4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80061e6:	697b      	ldr	r3, [r7, #20]
 80061e8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80061ec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	4a18      	ldr	r2, [pc, #96]	@ (8006254 <TIM_OC3_SetConfig+0xe4>)
 80061f2:	4293      	cmp	r3, r2
 80061f4:	d007      	beq.n	8006206 <TIM_OC3_SetConfig+0x96>
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	4a17      	ldr	r2, [pc, #92]	@ (8006258 <TIM_OC3_SetConfig+0xe8>)
 80061fa:	4293      	cmp	r3, r2
 80061fc:	d003      	beq.n	8006206 <TIM_OC3_SetConfig+0x96>
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	4a16      	ldr	r2, [pc, #88]	@ (800625c <TIM_OC3_SetConfig+0xec>)
 8006202:	4293      	cmp	r3, r2
 8006204:	d113      	bne.n	800622e <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006206:	693b      	ldr	r3, [r7, #16]
 8006208:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800620c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800620e:	693b      	ldr	r3, [r7, #16]
 8006210:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006214:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006216:	683b      	ldr	r3, [r7, #0]
 8006218:	695b      	ldr	r3, [r3, #20]
 800621a:	011b      	lsls	r3, r3, #4
 800621c:	693a      	ldr	r2, [r7, #16]
 800621e:	4313      	orrs	r3, r2
 8006220:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006222:	683b      	ldr	r3, [r7, #0]
 8006224:	699b      	ldr	r3, [r3, #24]
 8006226:	011b      	lsls	r3, r3, #4
 8006228:	693a      	ldr	r2, [r7, #16]
 800622a:	4313      	orrs	r3, r2
 800622c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	693a      	ldr	r2, [r7, #16]
 8006232:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	68fa      	ldr	r2, [r7, #12]
 8006238:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800623a:	683b      	ldr	r3, [r7, #0]
 800623c:	685a      	ldr	r2, [r3, #4]
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	697a      	ldr	r2, [r7, #20]
 8006246:	621a      	str	r2, [r3, #32]
}
 8006248:	bf00      	nop
 800624a:	371c      	adds	r7, #28
 800624c:	46bd      	mov	sp, r7
 800624e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006252:	4770      	bx	lr
 8006254:	40012c00 	.word	0x40012c00
 8006258:	40014400 	.word	0x40014400
 800625c:	40014800 	.word	0x40014800

08006260 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006260:	b480      	push	{r7}
 8006262:	b087      	sub	sp, #28
 8006264:	af00      	add	r7, sp, #0
 8006266:	6078      	str	r0, [r7, #4]
 8006268:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	6a1b      	ldr	r3, [r3, #32]
 800626e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	6a1b      	ldr	r3, [r3, #32]
 8006274:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	685b      	ldr	r3, [r3, #4]
 8006280:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	69db      	ldr	r3, [r3, #28]
 8006286:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800628e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006292:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800629a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800629c:	683b      	ldr	r3, [r7, #0]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	021b      	lsls	r3, r3, #8
 80062a2:	68fa      	ldr	r2, [r7, #12]
 80062a4:	4313      	orrs	r3, r2
 80062a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80062a8:	693b      	ldr	r3, [r7, #16]
 80062aa:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80062ae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80062b0:	683b      	ldr	r3, [r7, #0]
 80062b2:	689b      	ldr	r3, [r3, #8]
 80062b4:	031b      	lsls	r3, r3, #12
 80062b6:	693a      	ldr	r2, [r7, #16]
 80062b8:	4313      	orrs	r3, r2
 80062ba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	4a14      	ldr	r2, [pc, #80]	@ (8006310 <TIM_OC4_SetConfig+0xb0>)
 80062c0:	4293      	cmp	r3, r2
 80062c2:	d007      	beq.n	80062d4 <TIM_OC4_SetConfig+0x74>
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	4a13      	ldr	r2, [pc, #76]	@ (8006314 <TIM_OC4_SetConfig+0xb4>)
 80062c8:	4293      	cmp	r3, r2
 80062ca:	d003      	beq.n	80062d4 <TIM_OC4_SetConfig+0x74>
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	4a12      	ldr	r2, [pc, #72]	@ (8006318 <TIM_OC4_SetConfig+0xb8>)
 80062d0:	4293      	cmp	r3, r2
 80062d2:	d109      	bne.n	80062e8 <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80062d4:	697b      	ldr	r3, [r7, #20]
 80062d6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80062da:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80062dc:	683b      	ldr	r3, [r7, #0]
 80062de:	695b      	ldr	r3, [r3, #20]
 80062e0:	019b      	lsls	r3, r3, #6
 80062e2:	697a      	ldr	r2, [r7, #20]
 80062e4:	4313      	orrs	r3, r2
 80062e6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	697a      	ldr	r2, [r7, #20]
 80062ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	68fa      	ldr	r2, [r7, #12]
 80062f2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80062f4:	683b      	ldr	r3, [r7, #0]
 80062f6:	685a      	ldr	r2, [r3, #4]
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	693a      	ldr	r2, [r7, #16]
 8006300:	621a      	str	r2, [r3, #32]
}
 8006302:	bf00      	nop
 8006304:	371c      	adds	r7, #28
 8006306:	46bd      	mov	sp, r7
 8006308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630c:	4770      	bx	lr
 800630e:	bf00      	nop
 8006310:	40012c00 	.word	0x40012c00
 8006314:	40014400 	.word	0x40014400
 8006318:	40014800 	.word	0x40014800

0800631c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800631c:	b480      	push	{r7}
 800631e:	b087      	sub	sp, #28
 8006320:	af00      	add	r7, sp, #0
 8006322:	6078      	str	r0, [r7, #4]
 8006324:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	6a1b      	ldr	r3, [r3, #32]
 800632a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	6a1b      	ldr	r3, [r3, #32]
 8006330:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	685b      	ldr	r3, [r3, #4]
 800633c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006342:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800634a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800634e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006350:	683b      	ldr	r3, [r7, #0]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	68fa      	ldr	r2, [r7, #12]
 8006356:	4313      	orrs	r3, r2
 8006358:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800635a:	693b      	ldr	r3, [r7, #16]
 800635c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006360:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006362:	683b      	ldr	r3, [r7, #0]
 8006364:	689b      	ldr	r3, [r3, #8]
 8006366:	041b      	lsls	r3, r3, #16
 8006368:	693a      	ldr	r2, [r7, #16]
 800636a:	4313      	orrs	r3, r2
 800636c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	4a13      	ldr	r2, [pc, #76]	@ (80063c0 <TIM_OC5_SetConfig+0xa4>)
 8006372:	4293      	cmp	r3, r2
 8006374:	d007      	beq.n	8006386 <TIM_OC5_SetConfig+0x6a>
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	4a12      	ldr	r2, [pc, #72]	@ (80063c4 <TIM_OC5_SetConfig+0xa8>)
 800637a:	4293      	cmp	r3, r2
 800637c:	d003      	beq.n	8006386 <TIM_OC5_SetConfig+0x6a>
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	4a11      	ldr	r2, [pc, #68]	@ (80063c8 <TIM_OC5_SetConfig+0xac>)
 8006382:	4293      	cmp	r3, r2
 8006384:	d109      	bne.n	800639a <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006386:	697b      	ldr	r3, [r7, #20]
 8006388:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800638c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800638e:	683b      	ldr	r3, [r7, #0]
 8006390:	695b      	ldr	r3, [r3, #20]
 8006392:	021b      	lsls	r3, r3, #8
 8006394:	697a      	ldr	r2, [r7, #20]
 8006396:	4313      	orrs	r3, r2
 8006398:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	697a      	ldr	r2, [r7, #20]
 800639e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	68fa      	ldr	r2, [r7, #12]
 80063a4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80063a6:	683b      	ldr	r3, [r7, #0]
 80063a8:	685a      	ldr	r2, [r3, #4]
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	693a      	ldr	r2, [r7, #16]
 80063b2:	621a      	str	r2, [r3, #32]
}
 80063b4:	bf00      	nop
 80063b6:	371c      	adds	r7, #28
 80063b8:	46bd      	mov	sp, r7
 80063ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063be:	4770      	bx	lr
 80063c0:	40012c00 	.word	0x40012c00
 80063c4:	40014400 	.word	0x40014400
 80063c8:	40014800 	.word	0x40014800

080063cc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80063cc:	b480      	push	{r7}
 80063ce:	b087      	sub	sp, #28
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	6078      	str	r0, [r7, #4]
 80063d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	6a1b      	ldr	r3, [r3, #32]
 80063da:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	6a1b      	ldr	r3, [r3, #32]
 80063e0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	685b      	ldr	r3, [r3, #4]
 80063ec:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80063fa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80063fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006400:	683b      	ldr	r3, [r7, #0]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	021b      	lsls	r3, r3, #8
 8006406:	68fa      	ldr	r2, [r7, #12]
 8006408:	4313      	orrs	r3, r2
 800640a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800640c:	693b      	ldr	r3, [r7, #16]
 800640e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006412:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006414:	683b      	ldr	r3, [r7, #0]
 8006416:	689b      	ldr	r3, [r3, #8]
 8006418:	051b      	lsls	r3, r3, #20
 800641a:	693a      	ldr	r2, [r7, #16]
 800641c:	4313      	orrs	r3, r2
 800641e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	4a14      	ldr	r2, [pc, #80]	@ (8006474 <TIM_OC6_SetConfig+0xa8>)
 8006424:	4293      	cmp	r3, r2
 8006426:	d007      	beq.n	8006438 <TIM_OC6_SetConfig+0x6c>
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	4a13      	ldr	r2, [pc, #76]	@ (8006478 <TIM_OC6_SetConfig+0xac>)
 800642c:	4293      	cmp	r3, r2
 800642e:	d003      	beq.n	8006438 <TIM_OC6_SetConfig+0x6c>
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	4a12      	ldr	r2, [pc, #72]	@ (800647c <TIM_OC6_SetConfig+0xb0>)
 8006434:	4293      	cmp	r3, r2
 8006436:	d109      	bne.n	800644c <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006438:	697b      	ldr	r3, [r7, #20]
 800643a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800643e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006440:	683b      	ldr	r3, [r7, #0]
 8006442:	695b      	ldr	r3, [r3, #20]
 8006444:	029b      	lsls	r3, r3, #10
 8006446:	697a      	ldr	r2, [r7, #20]
 8006448:	4313      	orrs	r3, r2
 800644a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	697a      	ldr	r2, [r7, #20]
 8006450:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	68fa      	ldr	r2, [r7, #12]
 8006456:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006458:	683b      	ldr	r3, [r7, #0]
 800645a:	685a      	ldr	r2, [r3, #4]
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	693a      	ldr	r2, [r7, #16]
 8006464:	621a      	str	r2, [r3, #32]
}
 8006466:	bf00      	nop
 8006468:	371c      	adds	r7, #28
 800646a:	46bd      	mov	sp, r7
 800646c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006470:	4770      	bx	lr
 8006472:	bf00      	nop
 8006474:	40012c00 	.word	0x40012c00
 8006478:	40014400 	.word	0x40014400
 800647c:	40014800 	.word	0x40014800

08006480 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006480:	b480      	push	{r7}
 8006482:	b087      	sub	sp, #28
 8006484:	af00      	add	r7, sp, #0
 8006486:	60f8      	str	r0, [r7, #12]
 8006488:	60b9      	str	r1, [r7, #8]
 800648a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	6a1b      	ldr	r3, [r3, #32]
 8006490:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	6a1b      	ldr	r3, [r3, #32]
 8006496:	f023 0201 	bic.w	r2, r3, #1
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	699b      	ldr	r3, [r3, #24]
 80064a2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80064a4:	693b      	ldr	r3, [r7, #16]
 80064a6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80064aa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	011b      	lsls	r3, r3, #4
 80064b0:	693a      	ldr	r2, [r7, #16]
 80064b2:	4313      	orrs	r3, r2
 80064b4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80064b6:	697b      	ldr	r3, [r7, #20]
 80064b8:	f023 030a 	bic.w	r3, r3, #10
 80064bc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80064be:	697a      	ldr	r2, [r7, #20]
 80064c0:	68bb      	ldr	r3, [r7, #8]
 80064c2:	4313      	orrs	r3, r2
 80064c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	693a      	ldr	r2, [r7, #16]
 80064ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	697a      	ldr	r2, [r7, #20]
 80064d0:	621a      	str	r2, [r3, #32]
}
 80064d2:	bf00      	nop
 80064d4:	371c      	adds	r7, #28
 80064d6:	46bd      	mov	sp, r7
 80064d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064dc:	4770      	bx	lr

080064de <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80064de:	b480      	push	{r7}
 80064e0:	b087      	sub	sp, #28
 80064e2:	af00      	add	r7, sp, #0
 80064e4:	60f8      	str	r0, [r7, #12]
 80064e6:	60b9      	str	r1, [r7, #8]
 80064e8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	6a1b      	ldr	r3, [r3, #32]
 80064ee:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	6a1b      	ldr	r3, [r3, #32]
 80064f4:	f023 0210 	bic.w	r2, r3, #16
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	699b      	ldr	r3, [r3, #24]
 8006500:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006502:	693b      	ldr	r3, [r7, #16]
 8006504:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006508:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	031b      	lsls	r3, r3, #12
 800650e:	693a      	ldr	r2, [r7, #16]
 8006510:	4313      	orrs	r3, r2
 8006512:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006514:	697b      	ldr	r3, [r7, #20]
 8006516:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800651a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800651c:	68bb      	ldr	r3, [r7, #8]
 800651e:	011b      	lsls	r3, r3, #4
 8006520:	697a      	ldr	r2, [r7, #20]
 8006522:	4313      	orrs	r3, r2
 8006524:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	693a      	ldr	r2, [r7, #16]
 800652a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	697a      	ldr	r2, [r7, #20]
 8006530:	621a      	str	r2, [r3, #32]
}
 8006532:	bf00      	nop
 8006534:	371c      	adds	r7, #28
 8006536:	46bd      	mov	sp, r7
 8006538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800653c:	4770      	bx	lr

0800653e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800653e:	b480      	push	{r7}
 8006540:	b085      	sub	sp, #20
 8006542:	af00      	add	r7, sp, #0
 8006544:	6078      	str	r0, [r7, #4]
 8006546:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	689b      	ldr	r3, [r3, #8]
 800654c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8006554:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006558:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800655a:	683a      	ldr	r2, [r7, #0]
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	4313      	orrs	r3, r2
 8006560:	f043 0307 	orr.w	r3, r3, #7
 8006564:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	68fa      	ldr	r2, [r7, #12]
 800656a:	609a      	str	r2, [r3, #8]
}
 800656c:	bf00      	nop
 800656e:	3714      	adds	r7, #20
 8006570:	46bd      	mov	sp, r7
 8006572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006576:	4770      	bx	lr

08006578 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006578:	b480      	push	{r7}
 800657a:	b087      	sub	sp, #28
 800657c:	af00      	add	r7, sp, #0
 800657e:	60f8      	str	r0, [r7, #12]
 8006580:	60b9      	str	r1, [r7, #8]
 8006582:	607a      	str	r2, [r7, #4]
 8006584:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	689b      	ldr	r3, [r3, #8]
 800658a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800658c:	697b      	ldr	r3, [r7, #20]
 800658e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006592:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006594:	683b      	ldr	r3, [r7, #0]
 8006596:	021a      	lsls	r2, r3, #8
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	431a      	orrs	r2, r3
 800659c:	68bb      	ldr	r3, [r7, #8]
 800659e:	4313      	orrs	r3, r2
 80065a0:	697a      	ldr	r2, [r7, #20]
 80065a2:	4313      	orrs	r3, r2
 80065a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	697a      	ldr	r2, [r7, #20]
 80065aa:	609a      	str	r2, [r3, #8]
}
 80065ac:	bf00      	nop
 80065ae:	371c      	adds	r7, #28
 80065b0:	46bd      	mov	sp, r7
 80065b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b6:	4770      	bx	lr

080065b8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80065b8:	b480      	push	{r7}
 80065ba:	b087      	sub	sp, #28
 80065bc:	af00      	add	r7, sp, #0
 80065be:	60f8      	str	r0, [r7, #12]
 80065c0:	60b9      	str	r1, [r7, #8]
 80065c2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80065c4:	68bb      	ldr	r3, [r7, #8]
 80065c6:	f003 031f 	and.w	r3, r3, #31
 80065ca:	2201      	movs	r2, #1
 80065cc:	fa02 f303 	lsl.w	r3, r2, r3
 80065d0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	6a1a      	ldr	r2, [r3, #32]
 80065d6:	697b      	ldr	r3, [r7, #20]
 80065d8:	43db      	mvns	r3, r3
 80065da:	401a      	ands	r2, r3
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	6a1a      	ldr	r2, [r3, #32]
 80065e4:	68bb      	ldr	r3, [r7, #8]
 80065e6:	f003 031f 	and.w	r3, r3, #31
 80065ea:	6879      	ldr	r1, [r7, #4]
 80065ec:	fa01 f303 	lsl.w	r3, r1, r3
 80065f0:	431a      	orrs	r2, r3
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	621a      	str	r2, [r3, #32]
}
 80065f6:	bf00      	nop
 80065f8:	371c      	adds	r7, #28
 80065fa:	46bd      	mov	sp, r7
 80065fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006600:	4770      	bx	lr
	...

08006604 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006604:	b480      	push	{r7}
 8006606:	b085      	sub	sp, #20
 8006608:	af00      	add	r7, sp, #0
 800660a:	6078      	str	r0, [r7, #4]
 800660c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006614:	2b01      	cmp	r3, #1
 8006616:	d101      	bne.n	800661c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006618:	2302      	movs	r3, #2
 800661a:	e04a      	b.n	80066b2 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2201      	movs	r2, #1
 8006620:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	2202      	movs	r2, #2
 8006628:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	685b      	ldr	r3, [r3, #4]
 8006632:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	689b      	ldr	r3, [r3, #8]
 800663a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	4a1f      	ldr	r2, [pc, #124]	@ (80066c0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8006642:	4293      	cmp	r3, r2
 8006644:	d108      	bne.n	8006658 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800664c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800664e:	683b      	ldr	r3, [r7, #0]
 8006650:	685b      	ldr	r3, [r3, #4]
 8006652:	68fa      	ldr	r2, [r7, #12]
 8006654:	4313      	orrs	r3, r2
 8006656:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800665e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006660:	683b      	ldr	r3, [r7, #0]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	68fa      	ldr	r2, [r7, #12]
 8006666:	4313      	orrs	r3, r2
 8006668:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	68fa      	ldr	r2, [r7, #12]
 8006670:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	4a12      	ldr	r2, [pc, #72]	@ (80066c0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8006678:	4293      	cmp	r3, r2
 800667a:	d004      	beq.n	8006686 <HAL_TIMEx_MasterConfigSynchronization+0x82>
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006684:	d10c      	bne.n	80066a0 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006686:	68bb      	ldr	r3, [r7, #8]
 8006688:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800668c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800668e:	683b      	ldr	r3, [r7, #0]
 8006690:	689b      	ldr	r3, [r3, #8]
 8006692:	68ba      	ldr	r2, [r7, #8]
 8006694:	4313      	orrs	r3, r2
 8006696:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	68ba      	ldr	r2, [r7, #8]
 800669e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	2201      	movs	r2, #1
 80066a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	2200      	movs	r2, #0
 80066ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80066b0:	2300      	movs	r3, #0
}
 80066b2:	4618      	mov	r0, r3
 80066b4:	3714      	adds	r7, #20
 80066b6:	46bd      	mov	sp, r7
 80066b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066bc:	4770      	bx	lr
 80066be:	bf00      	nop
 80066c0:	40012c00 	.word	0x40012c00

080066c4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80066c4:	b480      	push	{r7}
 80066c6:	b085      	sub	sp, #20
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	6078      	str	r0, [r7, #4]
 80066cc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80066ce:	2300      	movs	r3, #0
 80066d0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80066d8:	2b01      	cmp	r3, #1
 80066da:	d101      	bne.n	80066e0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80066dc:	2302      	movs	r3, #2
 80066de:	e06e      	b.n	80067be <HAL_TIMEx_ConfigBreakDeadTime+0xfa>
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	2201      	movs	r2, #1
 80066e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80066ee:	683b      	ldr	r3, [r7, #0]
 80066f0:	68db      	ldr	r3, [r3, #12]
 80066f2:	4313      	orrs	r3, r2
 80066f4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80066fc:	683b      	ldr	r3, [r7, #0]
 80066fe:	689b      	ldr	r3, [r3, #8]
 8006700:	4313      	orrs	r3, r2
 8006702:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800670a:	683b      	ldr	r3, [r7, #0]
 800670c:	685b      	ldr	r3, [r3, #4]
 800670e:	4313      	orrs	r3, r2
 8006710:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006718:	683b      	ldr	r3, [r7, #0]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	4313      	orrs	r3, r2
 800671e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006726:	683b      	ldr	r3, [r7, #0]
 8006728:	691b      	ldr	r3, [r3, #16]
 800672a:	4313      	orrs	r3, r2
 800672c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006734:	683b      	ldr	r3, [r7, #0]
 8006736:	695b      	ldr	r3, [r3, #20]
 8006738:	4313      	orrs	r3, r2
 800673a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8006742:	683b      	ldr	r3, [r7, #0]
 8006744:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006746:	4313      	orrs	r3, r2
 8006748:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8006750:	683b      	ldr	r3, [r7, #0]
 8006752:	699b      	ldr	r3, [r3, #24]
 8006754:	041b      	lsls	r3, r3, #16
 8006756:	4313      	orrs	r3, r2
 8006758:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8006760:	683b      	ldr	r3, [r7, #0]
 8006762:	69db      	ldr	r3, [r3, #28]
 8006764:	4313      	orrs	r3, r2
 8006766:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	4a17      	ldr	r2, [pc, #92]	@ (80067cc <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 800676e:	4293      	cmp	r3, r2
 8006770:	d11c      	bne.n	80067ac <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8006778:	683b      	ldr	r3, [r7, #0]
 800677a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800677c:	051b      	lsls	r3, r3, #20
 800677e:	4313      	orrs	r3, r2
 8006780:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8006788:	683b      	ldr	r3, [r7, #0]
 800678a:	6a1b      	ldr	r3, [r3, #32]
 800678c:	4313      	orrs	r3, r2
 800678e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8006796:	683b      	ldr	r3, [r7, #0]
 8006798:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800679a:	4313      	orrs	r3, r2
 800679c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80067a4:	683b      	ldr	r3, [r7, #0]
 80067a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067a8:	4313      	orrs	r3, r2
 80067aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	68fa      	ldr	r2, [r7, #12]
 80067b2:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	2200      	movs	r2, #0
 80067b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80067bc:	2300      	movs	r3, #0
}
 80067be:	4618      	mov	r0, r3
 80067c0:	3714      	adds	r7, #20
 80067c2:	46bd      	mov	sp, r7
 80067c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c8:	4770      	bx	lr
 80067ca:	bf00      	nop
 80067cc:	40012c00 	.word	0x40012c00

080067d0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80067d0:	b480      	push	{r7}
 80067d2:	b083      	sub	sp, #12
 80067d4:	af00      	add	r7, sp, #0
 80067d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80067d8:	bf00      	nop
 80067da:	370c      	adds	r7, #12
 80067dc:	46bd      	mov	sp, r7
 80067de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e2:	4770      	bx	lr

080067e4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80067e4:	b480      	push	{r7}
 80067e6:	b083      	sub	sp, #12
 80067e8:	af00      	add	r7, sp, #0
 80067ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80067ec:	bf00      	nop
 80067ee:	370c      	adds	r7, #12
 80067f0:	46bd      	mov	sp, r7
 80067f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f6:	4770      	bx	lr

080067f8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80067f8:	b480      	push	{r7}
 80067fa:	b083      	sub	sp, #12
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006800:	bf00      	nop
 8006802:	370c      	adds	r7, #12
 8006804:	46bd      	mov	sp, r7
 8006806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800680a:	4770      	bx	lr

0800680c <LL_RCC_GetUSARTClockSource>:
{
 800680c:	b480      	push	{r7}
 800680e:	b083      	sub	sp, #12
 8006810:	af00      	add	r7, sp, #0
 8006812:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 8006814:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006818:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	4013      	ands	r3, r2
}
 8006820:	4618      	mov	r0, r3
 8006822:	370c      	adds	r7, #12
 8006824:	46bd      	mov	sp, r7
 8006826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800682a:	4770      	bx	lr

0800682c <LL_RCC_GetLPUARTClockSource>:
{
 800682c:	b480      	push	{r7}
 800682e:	b083      	sub	sp, #12
 8006830:	af00      	add	r7, sp, #0
 8006832:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8006834:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006838:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	4013      	ands	r3, r2
}
 8006840:	4618      	mov	r0, r3
 8006842:	370c      	adds	r7, #12
 8006844:	46bd      	mov	sp, r7
 8006846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800684a:	4770      	bx	lr

0800684c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800684c:	b580      	push	{r7, lr}
 800684e:	b082      	sub	sp, #8
 8006850:	af00      	add	r7, sp, #0
 8006852:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	2b00      	cmp	r3, #0
 8006858:	d101      	bne.n	800685e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800685a:	2301      	movs	r3, #1
 800685c:	e042      	b.n	80068e4 <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006864:	2b00      	cmp	r3, #0
 8006866:	d106      	bne.n	8006876 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	2200      	movs	r2, #0
 800686c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006870:	6878      	ldr	r0, [r7, #4]
 8006872:	f7fb fc25 	bl	80020c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	2224      	movs	r2, #36	@ 0x24
 800687a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	681a      	ldr	r2, [r3, #0]
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	f022 0201 	bic.w	r2, r2, #1
 800688c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006892:	2b00      	cmp	r3, #0
 8006894:	d002      	beq.n	800689c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006896:	6878      	ldr	r0, [r7, #4]
 8006898:	f000 fb36 	bl	8006f08 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800689c:	6878      	ldr	r0, [r7, #4]
 800689e:	f000 f90b 	bl	8006ab8 <UART_SetConfig>
 80068a2:	4603      	mov	r3, r0
 80068a4:	2b01      	cmp	r3, #1
 80068a6:	d101      	bne.n	80068ac <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80068a8:	2301      	movs	r3, #1
 80068aa:	e01b      	b.n	80068e4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	685a      	ldr	r2, [r3, #4]
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80068ba:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	689a      	ldr	r2, [r3, #8]
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80068ca:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	681a      	ldr	r2, [r3, #0]
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	f042 0201 	orr.w	r2, r2, #1
 80068da:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80068dc:	6878      	ldr	r0, [r7, #4]
 80068de:	f000 fbb5 	bl	800704c <UART_CheckIdleState>
 80068e2:	4603      	mov	r3, r0
}
 80068e4:	4618      	mov	r0, r3
 80068e6:	3708      	adds	r7, #8
 80068e8:	46bd      	mov	sp, r7
 80068ea:	bd80      	pop	{r7, pc}

080068ec <HAL_HalfDuplex_Init>:
  *        parameters in the UART_InitTypeDef and creates the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 80068ec:	b580      	push	{r7, lr}
 80068ee:	b082      	sub	sp, #8
 80068f0:	af00      	add	r7, sp, #0
 80068f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d101      	bne.n	80068fe <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 80068fa:	2301      	movs	r3, #1
 80068fc:	e04a      	b.n	8006994 <HAL_HalfDuplex_Init+0xa8>
  }

  /* Check UART instance */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));

  if (huart->gState == HAL_UART_STATE_RESET)
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006904:	2b00      	cmp	r3, #0
 8006906:	d106      	bne.n	8006916 <HAL_HalfDuplex_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	2200      	movs	r2, #0
 800690c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006910:	6878      	ldr	r0, [r7, #4]
 8006912:	f7fb fbd5 	bl	80020c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	2224      	movs	r2, #36	@ 0x24
 800691a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	681a      	ldr	r2, [r3, #0]
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	f022 0201 	bic.w	r2, r2, #1
 800692c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006932:	2b00      	cmp	r3, #0
 8006934:	d002      	beq.n	800693c <HAL_HalfDuplex_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006936:	6878      	ldr	r0, [r7, #4]
 8006938:	f000 fae6 	bl	8006f08 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800693c:	6878      	ldr	r0, [r7, #4]
 800693e:	f000 f8bb 	bl	8006ab8 <UART_SetConfig>
 8006942:	4603      	mov	r3, r0
 8006944:	2b01      	cmp	r3, #1
 8006946:	d101      	bne.n	800694c <HAL_HalfDuplex_Init+0x60>
  {
    return HAL_ERROR;
 8006948:	2301      	movs	r3, #1
 800694a:	e023      	b.n	8006994 <HAL_HalfDuplex_Init+0xa8>
  }

  /* In half-duplex mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	685a      	ldr	r2, [r3, #4]
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800695a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	689a      	ldr	r2, [r3, #8]
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	f022 0222 	bic.w	r2, r2, #34	@ 0x22
 800696a:	609a      	str	r2, [r3, #8]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	689a      	ldr	r2, [r3, #8]
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	f042 0208 	orr.w	r2, r2, #8
 800697a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	681a      	ldr	r2, [r3, #0]
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	f042 0201 	orr.w	r2, r2, #1
 800698a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800698c:	6878      	ldr	r0, [r7, #4]
 800698e:	f000 fb5d 	bl	800704c <UART_CheckIdleState>
 8006992:	4603      	mov	r3, r0
}
 8006994:	4618      	mov	r0, r3
 8006996:	3708      	adds	r7, #8
 8006998:	46bd      	mov	sp, r7
 800699a:	bd80      	pop	{r7, pc}

0800699c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800699c:	b580      	push	{r7, lr}
 800699e:	b08a      	sub	sp, #40	@ 0x28
 80069a0:	af02      	add	r7, sp, #8
 80069a2:	60f8      	str	r0, [r7, #12]
 80069a4:	60b9      	str	r1, [r7, #8]
 80069a6:	603b      	str	r3, [r7, #0]
 80069a8:	4613      	mov	r3, r2
 80069aa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80069b2:	2b20      	cmp	r3, #32
 80069b4:	d17b      	bne.n	8006aae <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80069b6:	68bb      	ldr	r3, [r7, #8]
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d002      	beq.n	80069c2 <HAL_UART_Transmit+0x26>
 80069bc:	88fb      	ldrh	r3, [r7, #6]
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d101      	bne.n	80069c6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80069c2:	2301      	movs	r3, #1
 80069c4:	e074      	b.n	8006ab0 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	2200      	movs	r2, #0
 80069ca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	2221      	movs	r2, #33	@ 0x21
 80069d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80069d6:	f7fc f90f 	bl	8002bf8 <HAL_GetTick>
 80069da:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	88fa      	ldrh	r2, [r7, #6]
 80069e0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	88fa      	ldrh	r2, [r7, #6]
 80069e8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	689b      	ldr	r3, [r3, #8]
 80069f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80069f4:	d108      	bne.n	8006a08 <HAL_UART_Transmit+0x6c>
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	691b      	ldr	r3, [r3, #16]
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d104      	bne.n	8006a08 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80069fe:	2300      	movs	r3, #0
 8006a00:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006a02:	68bb      	ldr	r3, [r7, #8]
 8006a04:	61bb      	str	r3, [r7, #24]
 8006a06:	e003      	b.n	8006a10 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006a08:	68bb      	ldr	r3, [r7, #8]
 8006a0a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006a0c:	2300      	movs	r3, #0
 8006a0e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006a10:	e030      	b.n	8006a74 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006a12:	683b      	ldr	r3, [r7, #0]
 8006a14:	9300      	str	r3, [sp, #0]
 8006a16:	697b      	ldr	r3, [r7, #20]
 8006a18:	2200      	movs	r2, #0
 8006a1a:	2180      	movs	r1, #128	@ 0x80
 8006a1c:	68f8      	ldr	r0, [r7, #12]
 8006a1e:	f000 fbbf 	bl	80071a0 <UART_WaitOnFlagUntilTimeout>
 8006a22:	4603      	mov	r3, r0
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d005      	beq.n	8006a34 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	2220      	movs	r2, #32
 8006a2c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8006a30:	2303      	movs	r3, #3
 8006a32:	e03d      	b.n	8006ab0 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8006a34:	69fb      	ldr	r3, [r7, #28]
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d10b      	bne.n	8006a52 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006a3a:	69bb      	ldr	r3, [r7, #24]
 8006a3c:	881b      	ldrh	r3, [r3, #0]
 8006a3e:	461a      	mov	r2, r3
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006a48:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006a4a:	69bb      	ldr	r3, [r7, #24]
 8006a4c:	3302      	adds	r3, #2
 8006a4e:	61bb      	str	r3, [r7, #24]
 8006a50:	e007      	b.n	8006a62 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006a52:	69fb      	ldr	r3, [r7, #28]
 8006a54:	781a      	ldrb	r2, [r3, #0]
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006a5c:	69fb      	ldr	r3, [r7, #28]
 8006a5e:	3301      	adds	r3, #1
 8006a60:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006a68:	b29b      	uxth	r3, r3
 8006a6a:	3b01      	subs	r3, #1
 8006a6c:	b29a      	uxth	r2, r3
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006a7a:	b29b      	uxth	r3, r3
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d1c8      	bne.n	8006a12 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006a80:	683b      	ldr	r3, [r7, #0]
 8006a82:	9300      	str	r3, [sp, #0]
 8006a84:	697b      	ldr	r3, [r7, #20]
 8006a86:	2200      	movs	r2, #0
 8006a88:	2140      	movs	r1, #64	@ 0x40
 8006a8a:	68f8      	ldr	r0, [r7, #12]
 8006a8c:	f000 fb88 	bl	80071a0 <UART_WaitOnFlagUntilTimeout>
 8006a90:	4603      	mov	r3, r0
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d005      	beq.n	8006aa2 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	2220      	movs	r2, #32
 8006a9a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8006a9e:	2303      	movs	r3, #3
 8006aa0:	e006      	b.n	8006ab0 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	2220      	movs	r2, #32
 8006aa6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8006aaa:	2300      	movs	r3, #0
 8006aac:	e000      	b.n	8006ab0 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8006aae:	2302      	movs	r3, #2
  }
}
 8006ab0:	4618      	mov	r0, r3
 8006ab2:	3720      	adds	r7, #32
 8006ab4:	46bd      	mov	sp, r7
 8006ab6:	bd80      	pop	{r7, pc}

08006ab8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006ab8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006abc:	b08c      	sub	sp, #48	@ 0x30
 8006abe:	af00      	add	r7, sp, #0
 8006ac0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006ac2:	2300      	movs	r3, #0
 8006ac4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006ac8:	697b      	ldr	r3, [r7, #20]
 8006aca:	689a      	ldr	r2, [r3, #8]
 8006acc:	697b      	ldr	r3, [r7, #20]
 8006ace:	691b      	ldr	r3, [r3, #16]
 8006ad0:	431a      	orrs	r2, r3
 8006ad2:	697b      	ldr	r3, [r7, #20]
 8006ad4:	695b      	ldr	r3, [r3, #20]
 8006ad6:	431a      	orrs	r2, r3
 8006ad8:	697b      	ldr	r3, [r7, #20]
 8006ada:	69db      	ldr	r3, [r3, #28]
 8006adc:	4313      	orrs	r3, r2
 8006ade:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006ae0:	697b      	ldr	r3, [r7, #20]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	681a      	ldr	r2, [r3, #0]
 8006ae6:	4baf      	ldr	r3, [pc, #700]	@ (8006da4 <UART_SetConfig+0x2ec>)
 8006ae8:	4013      	ands	r3, r2
 8006aea:	697a      	ldr	r2, [r7, #20]
 8006aec:	6812      	ldr	r2, [r2, #0]
 8006aee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006af0:	430b      	orrs	r3, r1
 8006af2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006af4:	697b      	ldr	r3, [r7, #20]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	685b      	ldr	r3, [r3, #4]
 8006afa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006afe:	697b      	ldr	r3, [r7, #20]
 8006b00:	68da      	ldr	r2, [r3, #12]
 8006b02:	697b      	ldr	r3, [r7, #20]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	430a      	orrs	r2, r1
 8006b08:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006b0a:	697b      	ldr	r3, [r7, #20]
 8006b0c:	699b      	ldr	r3, [r3, #24]
 8006b0e:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006b10:	697b      	ldr	r3, [r7, #20]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	4aa4      	ldr	r2, [pc, #656]	@ (8006da8 <UART_SetConfig+0x2f0>)
 8006b16:	4293      	cmp	r3, r2
 8006b18:	d004      	beq.n	8006b24 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006b1a:	697b      	ldr	r3, [r7, #20]
 8006b1c:	6a1b      	ldr	r3, [r3, #32]
 8006b1e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006b20:	4313      	orrs	r3, r2
 8006b22:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006b24:	697b      	ldr	r3, [r7, #20]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	689b      	ldr	r3, [r3, #8]
 8006b2a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8006b2e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8006b32:	697a      	ldr	r2, [r7, #20]
 8006b34:	6812      	ldr	r2, [r2, #0]
 8006b36:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006b38:	430b      	orrs	r3, r1
 8006b3a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006b3c:	697b      	ldr	r3, [r7, #20]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b42:	f023 010f 	bic.w	r1, r3, #15
 8006b46:	697b      	ldr	r3, [r7, #20]
 8006b48:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006b4a:	697b      	ldr	r3, [r7, #20]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	430a      	orrs	r2, r1
 8006b50:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006b52:	697b      	ldr	r3, [r7, #20]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	4a95      	ldr	r2, [pc, #596]	@ (8006dac <UART_SetConfig+0x2f4>)
 8006b58:	4293      	cmp	r3, r2
 8006b5a:	d125      	bne.n	8006ba8 <UART_SetConfig+0xf0>
 8006b5c:	2003      	movs	r0, #3
 8006b5e:	f7ff fe55 	bl	800680c <LL_RCC_GetUSARTClockSource>
 8006b62:	4603      	mov	r3, r0
 8006b64:	2b03      	cmp	r3, #3
 8006b66:	d81b      	bhi.n	8006ba0 <UART_SetConfig+0xe8>
 8006b68:	a201      	add	r2, pc, #4	@ (adr r2, 8006b70 <UART_SetConfig+0xb8>)
 8006b6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b6e:	bf00      	nop
 8006b70:	08006b81 	.word	0x08006b81
 8006b74:	08006b91 	.word	0x08006b91
 8006b78:	08006b89 	.word	0x08006b89
 8006b7c:	08006b99 	.word	0x08006b99
 8006b80:	2301      	movs	r3, #1
 8006b82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b86:	e042      	b.n	8006c0e <UART_SetConfig+0x156>
 8006b88:	2302      	movs	r3, #2
 8006b8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b8e:	e03e      	b.n	8006c0e <UART_SetConfig+0x156>
 8006b90:	2304      	movs	r3, #4
 8006b92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b96:	e03a      	b.n	8006c0e <UART_SetConfig+0x156>
 8006b98:	2308      	movs	r3, #8
 8006b9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b9e:	e036      	b.n	8006c0e <UART_SetConfig+0x156>
 8006ba0:	2310      	movs	r3, #16
 8006ba2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006ba6:	e032      	b.n	8006c0e <UART_SetConfig+0x156>
 8006ba8:	697b      	ldr	r3, [r7, #20]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	4a7e      	ldr	r2, [pc, #504]	@ (8006da8 <UART_SetConfig+0x2f0>)
 8006bae:	4293      	cmp	r3, r2
 8006bb0:	d12a      	bne.n	8006c08 <UART_SetConfig+0x150>
 8006bb2:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 8006bb6:	f7ff fe39 	bl	800682c <LL_RCC_GetLPUARTClockSource>
 8006bba:	4603      	mov	r3, r0
 8006bbc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006bc0:	d01a      	beq.n	8006bf8 <UART_SetConfig+0x140>
 8006bc2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006bc6:	d81b      	bhi.n	8006c00 <UART_SetConfig+0x148>
 8006bc8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006bcc:	d00c      	beq.n	8006be8 <UART_SetConfig+0x130>
 8006bce:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006bd2:	d815      	bhi.n	8006c00 <UART_SetConfig+0x148>
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d003      	beq.n	8006be0 <UART_SetConfig+0x128>
 8006bd8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006bdc:	d008      	beq.n	8006bf0 <UART_SetConfig+0x138>
 8006bde:	e00f      	b.n	8006c00 <UART_SetConfig+0x148>
 8006be0:	2300      	movs	r3, #0
 8006be2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006be6:	e012      	b.n	8006c0e <UART_SetConfig+0x156>
 8006be8:	2302      	movs	r3, #2
 8006bea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006bee:	e00e      	b.n	8006c0e <UART_SetConfig+0x156>
 8006bf0:	2304      	movs	r3, #4
 8006bf2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006bf6:	e00a      	b.n	8006c0e <UART_SetConfig+0x156>
 8006bf8:	2308      	movs	r3, #8
 8006bfa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006bfe:	e006      	b.n	8006c0e <UART_SetConfig+0x156>
 8006c00:	2310      	movs	r3, #16
 8006c02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c06:	e002      	b.n	8006c0e <UART_SetConfig+0x156>
 8006c08:	2310      	movs	r3, #16
 8006c0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006c0e:	697b      	ldr	r3, [r7, #20]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	4a65      	ldr	r2, [pc, #404]	@ (8006da8 <UART_SetConfig+0x2f0>)
 8006c14:	4293      	cmp	r3, r2
 8006c16:	f040 8097 	bne.w	8006d48 <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006c1a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006c1e:	2b08      	cmp	r3, #8
 8006c20:	d823      	bhi.n	8006c6a <UART_SetConfig+0x1b2>
 8006c22:	a201      	add	r2, pc, #4	@ (adr r2, 8006c28 <UART_SetConfig+0x170>)
 8006c24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c28:	08006c4d 	.word	0x08006c4d
 8006c2c:	08006c6b 	.word	0x08006c6b
 8006c30:	08006c55 	.word	0x08006c55
 8006c34:	08006c6b 	.word	0x08006c6b
 8006c38:	08006c5b 	.word	0x08006c5b
 8006c3c:	08006c6b 	.word	0x08006c6b
 8006c40:	08006c6b 	.word	0x08006c6b
 8006c44:	08006c6b 	.word	0x08006c6b
 8006c48:	08006c63 	.word	0x08006c63
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006c4c:	f7fd fdd6 	bl	80047fc <HAL_RCC_GetPCLK1Freq>
 8006c50:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006c52:	e010      	b.n	8006c76 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006c54:	4b56      	ldr	r3, [pc, #344]	@ (8006db0 <UART_SetConfig+0x2f8>)
 8006c56:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006c58:	e00d      	b.n	8006c76 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006c5a:	f7fd fd4f 	bl	80046fc <HAL_RCC_GetSysClockFreq>
 8006c5e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006c60:	e009      	b.n	8006c76 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006c62:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006c66:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006c68:	e005      	b.n	8006c76 <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 8006c6a:	2300      	movs	r3, #0
 8006c6c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006c6e:	2301      	movs	r3, #1
 8006c70:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006c74:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006c76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	f000 812b 	beq.w	8006ed4 <UART_SetConfig+0x41c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006c7e:	697b      	ldr	r3, [r7, #20]
 8006c80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c82:	4a4c      	ldr	r2, [pc, #304]	@ (8006db4 <UART_SetConfig+0x2fc>)
 8006c84:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006c88:	461a      	mov	r2, r3
 8006c8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c8c:	fbb3 f3f2 	udiv	r3, r3, r2
 8006c90:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006c92:	697b      	ldr	r3, [r7, #20]
 8006c94:	685a      	ldr	r2, [r3, #4]
 8006c96:	4613      	mov	r3, r2
 8006c98:	005b      	lsls	r3, r3, #1
 8006c9a:	4413      	add	r3, r2
 8006c9c:	69ba      	ldr	r2, [r7, #24]
 8006c9e:	429a      	cmp	r2, r3
 8006ca0:	d305      	bcc.n	8006cae <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006ca2:	697b      	ldr	r3, [r7, #20]
 8006ca4:	685b      	ldr	r3, [r3, #4]
 8006ca6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006ca8:	69ba      	ldr	r2, [r7, #24]
 8006caa:	429a      	cmp	r2, r3
 8006cac:	d903      	bls.n	8006cb6 <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 8006cae:	2301      	movs	r3, #1
 8006cb0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006cb4:	e10e      	b.n	8006ed4 <UART_SetConfig+0x41c>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006cb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cb8:	2200      	movs	r2, #0
 8006cba:	60bb      	str	r3, [r7, #8]
 8006cbc:	60fa      	str	r2, [r7, #12]
 8006cbe:	697b      	ldr	r3, [r7, #20]
 8006cc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cc2:	4a3c      	ldr	r2, [pc, #240]	@ (8006db4 <UART_SetConfig+0x2fc>)
 8006cc4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006cc8:	b29b      	uxth	r3, r3
 8006cca:	2200      	movs	r2, #0
 8006ccc:	603b      	str	r3, [r7, #0]
 8006cce:	607a      	str	r2, [r7, #4]
 8006cd0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006cd4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006cd8:	f7f9 ff8e 	bl	8000bf8 <__aeabi_uldivmod>
 8006cdc:	4602      	mov	r2, r0
 8006cde:	460b      	mov	r3, r1
 8006ce0:	4610      	mov	r0, r2
 8006ce2:	4619      	mov	r1, r3
 8006ce4:	f04f 0200 	mov.w	r2, #0
 8006ce8:	f04f 0300 	mov.w	r3, #0
 8006cec:	020b      	lsls	r3, r1, #8
 8006cee:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006cf2:	0202      	lsls	r2, r0, #8
 8006cf4:	6979      	ldr	r1, [r7, #20]
 8006cf6:	6849      	ldr	r1, [r1, #4]
 8006cf8:	0849      	lsrs	r1, r1, #1
 8006cfa:	2000      	movs	r0, #0
 8006cfc:	460c      	mov	r4, r1
 8006cfe:	4605      	mov	r5, r0
 8006d00:	eb12 0804 	adds.w	r8, r2, r4
 8006d04:	eb43 0905 	adc.w	r9, r3, r5
 8006d08:	697b      	ldr	r3, [r7, #20]
 8006d0a:	685b      	ldr	r3, [r3, #4]
 8006d0c:	2200      	movs	r2, #0
 8006d0e:	469a      	mov	sl, r3
 8006d10:	4693      	mov	fp, r2
 8006d12:	4652      	mov	r2, sl
 8006d14:	465b      	mov	r3, fp
 8006d16:	4640      	mov	r0, r8
 8006d18:	4649      	mov	r1, r9
 8006d1a:	f7f9 ff6d 	bl	8000bf8 <__aeabi_uldivmod>
 8006d1e:	4602      	mov	r2, r0
 8006d20:	460b      	mov	r3, r1
 8006d22:	4613      	mov	r3, r2
 8006d24:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006d26:	6a3b      	ldr	r3, [r7, #32]
 8006d28:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006d2c:	d308      	bcc.n	8006d40 <UART_SetConfig+0x288>
 8006d2e:	6a3b      	ldr	r3, [r7, #32]
 8006d30:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006d34:	d204      	bcs.n	8006d40 <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 8006d36:	697b      	ldr	r3, [r7, #20]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	6a3a      	ldr	r2, [r7, #32]
 8006d3c:	60da      	str	r2, [r3, #12]
 8006d3e:	e0c9      	b.n	8006ed4 <UART_SetConfig+0x41c>
        }
        else
        {
          ret = HAL_ERROR;
 8006d40:	2301      	movs	r3, #1
 8006d42:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006d46:	e0c5      	b.n	8006ed4 <UART_SetConfig+0x41c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006d48:	697b      	ldr	r3, [r7, #20]
 8006d4a:	69db      	ldr	r3, [r3, #28]
 8006d4c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006d50:	d16d      	bne.n	8006e2e <UART_SetConfig+0x376>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 8006d52:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006d56:	3b01      	subs	r3, #1
 8006d58:	2b07      	cmp	r3, #7
 8006d5a:	d82d      	bhi.n	8006db8 <UART_SetConfig+0x300>
 8006d5c:	a201      	add	r2, pc, #4	@ (adr r2, 8006d64 <UART_SetConfig+0x2ac>)
 8006d5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d62:	bf00      	nop
 8006d64:	08006d85 	.word	0x08006d85
 8006d68:	08006d8d 	.word	0x08006d8d
 8006d6c:	08006db9 	.word	0x08006db9
 8006d70:	08006d93 	.word	0x08006d93
 8006d74:	08006db9 	.word	0x08006db9
 8006d78:	08006db9 	.word	0x08006db9
 8006d7c:	08006db9 	.word	0x08006db9
 8006d80:	08006d9b 	.word	0x08006d9b
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006d84:	f7fd fd50 	bl	8004828 <HAL_RCC_GetPCLK2Freq>
 8006d88:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006d8a:	e01b      	b.n	8006dc4 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006d8c:	4b08      	ldr	r3, [pc, #32]	@ (8006db0 <UART_SetConfig+0x2f8>)
 8006d8e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006d90:	e018      	b.n	8006dc4 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006d92:	f7fd fcb3 	bl	80046fc <HAL_RCC_GetSysClockFreq>
 8006d96:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006d98:	e014      	b.n	8006dc4 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006d9a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006d9e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006da0:	e010      	b.n	8006dc4 <UART_SetConfig+0x30c>
 8006da2:	bf00      	nop
 8006da4:	cfff69f3 	.word	0xcfff69f3
 8006da8:	40008000 	.word	0x40008000
 8006dac:	40013800 	.word	0x40013800
 8006db0:	00f42400 	.word	0x00f42400
 8006db4:	0800cdec 	.word	0x0800cdec
      default:
        pclk = 0U;
 8006db8:	2300      	movs	r3, #0
 8006dba:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006dbc:	2301      	movs	r3, #1
 8006dbe:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006dc2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006dc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	f000 8084 	beq.w	8006ed4 <UART_SetConfig+0x41c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006dcc:	697b      	ldr	r3, [r7, #20]
 8006dce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006dd0:	4a4b      	ldr	r2, [pc, #300]	@ (8006f00 <UART_SetConfig+0x448>)
 8006dd2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006dd6:	461a      	mov	r2, r3
 8006dd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dda:	fbb3 f3f2 	udiv	r3, r3, r2
 8006dde:	005a      	lsls	r2, r3, #1
 8006de0:	697b      	ldr	r3, [r7, #20]
 8006de2:	685b      	ldr	r3, [r3, #4]
 8006de4:	085b      	lsrs	r3, r3, #1
 8006de6:	441a      	add	r2, r3
 8006de8:	697b      	ldr	r3, [r7, #20]
 8006dea:	685b      	ldr	r3, [r3, #4]
 8006dec:	fbb2 f3f3 	udiv	r3, r2, r3
 8006df0:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006df2:	6a3b      	ldr	r3, [r7, #32]
 8006df4:	2b0f      	cmp	r3, #15
 8006df6:	d916      	bls.n	8006e26 <UART_SetConfig+0x36e>
 8006df8:	6a3b      	ldr	r3, [r7, #32]
 8006dfa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006dfe:	d212      	bcs.n	8006e26 <UART_SetConfig+0x36e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006e00:	6a3b      	ldr	r3, [r7, #32]
 8006e02:	b29b      	uxth	r3, r3
 8006e04:	f023 030f 	bic.w	r3, r3, #15
 8006e08:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006e0a:	6a3b      	ldr	r3, [r7, #32]
 8006e0c:	085b      	lsrs	r3, r3, #1
 8006e0e:	b29b      	uxth	r3, r3
 8006e10:	f003 0307 	and.w	r3, r3, #7
 8006e14:	b29a      	uxth	r2, r3
 8006e16:	8bfb      	ldrh	r3, [r7, #30]
 8006e18:	4313      	orrs	r3, r2
 8006e1a:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8006e1c:	697b      	ldr	r3, [r7, #20]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	8bfa      	ldrh	r2, [r7, #30]
 8006e22:	60da      	str	r2, [r3, #12]
 8006e24:	e056      	b.n	8006ed4 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 8006e26:	2301      	movs	r3, #1
 8006e28:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006e2c:	e052      	b.n	8006ed4 <UART_SetConfig+0x41c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006e2e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006e32:	3b01      	subs	r3, #1
 8006e34:	2b07      	cmp	r3, #7
 8006e36:	d822      	bhi.n	8006e7e <UART_SetConfig+0x3c6>
 8006e38:	a201      	add	r2, pc, #4	@ (adr r2, 8006e40 <UART_SetConfig+0x388>)
 8006e3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e3e:	bf00      	nop
 8006e40:	08006e61 	.word	0x08006e61
 8006e44:	08006e69 	.word	0x08006e69
 8006e48:	08006e7f 	.word	0x08006e7f
 8006e4c:	08006e6f 	.word	0x08006e6f
 8006e50:	08006e7f 	.word	0x08006e7f
 8006e54:	08006e7f 	.word	0x08006e7f
 8006e58:	08006e7f 	.word	0x08006e7f
 8006e5c:	08006e77 	.word	0x08006e77
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006e60:	f7fd fce2 	bl	8004828 <HAL_RCC_GetPCLK2Freq>
 8006e64:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006e66:	e010      	b.n	8006e8a <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006e68:	4b26      	ldr	r3, [pc, #152]	@ (8006f04 <UART_SetConfig+0x44c>)
 8006e6a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006e6c:	e00d      	b.n	8006e8a <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006e6e:	f7fd fc45 	bl	80046fc <HAL_RCC_GetSysClockFreq>
 8006e72:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006e74:	e009      	b.n	8006e8a <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006e76:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006e7a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006e7c:	e005      	b.n	8006e8a <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 8006e7e:	2300      	movs	r3, #0
 8006e80:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006e82:	2301      	movs	r3, #1
 8006e84:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006e88:	bf00      	nop
    }

    if (pclk != 0U)
 8006e8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d021      	beq.n	8006ed4 <UART_SetConfig+0x41c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006e90:	697b      	ldr	r3, [r7, #20]
 8006e92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e94:	4a1a      	ldr	r2, [pc, #104]	@ (8006f00 <UART_SetConfig+0x448>)
 8006e96:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006e9a:	461a      	mov	r2, r3
 8006e9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e9e:	fbb3 f2f2 	udiv	r2, r3, r2
 8006ea2:	697b      	ldr	r3, [r7, #20]
 8006ea4:	685b      	ldr	r3, [r3, #4]
 8006ea6:	085b      	lsrs	r3, r3, #1
 8006ea8:	441a      	add	r2, r3
 8006eaa:	697b      	ldr	r3, [r7, #20]
 8006eac:	685b      	ldr	r3, [r3, #4]
 8006eae:	fbb2 f3f3 	udiv	r3, r2, r3
 8006eb2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006eb4:	6a3b      	ldr	r3, [r7, #32]
 8006eb6:	2b0f      	cmp	r3, #15
 8006eb8:	d909      	bls.n	8006ece <UART_SetConfig+0x416>
 8006eba:	6a3b      	ldr	r3, [r7, #32]
 8006ebc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006ec0:	d205      	bcs.n	8006ece <UART_SetConfig+0x416>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006ec2:	6a3b      	ldr	r3, [r7, #32]
 8006ec4:	b29a      	uxth	r2, r3
 8006ec6:	697b      	ldr	r3, [r7, #20]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	60da      	str	r2, [r3, #12]
 8006ecc:	e002      	b.n	8006ed4 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 8006ece:	2301      	movs	r3, #1
 8006ed0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006ed4:	697b      	ldr	r3, [r7, #20]
 8006ed6:	2201      	movs	r2, #1
 8006ed8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006edc:	697b      	ldr	r3, [r7, #20]
 8006ede:	2201      	movs	r2, #1
 8006ee0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006ee4:	697b      	ldr	r3, [r7, #20]
 8006ee6:	2200      	movs	r2, #0
 8006ee8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006eea:	697b      	ldr	r3, [r7, #20]
 8006eec:	2200      	movs	r2, #0
 8006eee:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006ef0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8006ef4:	4618      	mov	r0, r3
 8006ef6:	3730      	adds	r7, #48	@ 0x30
 8006ef8:	46bd      	mov	sp, r7
 8006efa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006efe:	bf00      	nop
 8006f00:	0800cdec 	.word	0x0800cdec
 8006f04:	00f42400 	.word	0x00f42400

08006f08 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006f08:	b480      	push	{r7}
 8006f0a:	b083      	sub	sp, #12
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f14:	f003 0308 	and.w	r3, r3, #8
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d00a      	beq.n	8006f32 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	685b      	ldr	r3, [r3, #4]
 8006f22:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	430a      	orrs	r2, r1
 8006f30:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f36:	f003 0301 	and.w	r3, r3, #1
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d00a      	beq.n	8006f54 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	685b      	ldr	r3, [r3, #4]
 8006f44:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	430a      	orrs	r2, r1
 8006f52:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f58:	f003 0302 	and.w	r3, r3, #2
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d00a      	beq.n	8006f76 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	685b      	ldr	r3, [r3, #4]
 8006f66:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	430a      	orrs	r2, r1
 8006f74:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f7a:	f003 0304 	and.w	r3, r3, #4
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d00a      	beq.n	8006f98 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	685b      	ldr	r3, [r3, #4]
 8006f88:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	430a      	orrs	r2, r1
 8006f96:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f9c:	f003 0310 	and.w	r3, r3, #16
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d00a      	beq.n	8006fba <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	689b      	ldr	r3, [r3, #8]
 8006faa:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	430a      	orrs	r2, r1
 8006fb8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fbe:	f003 0320 	and.w	r3, r3, #32
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d00a      	beq.n	8006fdc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	689b      	ldr	r3, [r3, #8]
 8006fcc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	430a      	orrs	r2, r1
 8006fda:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fe0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d01a      	beq.n	800701e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	685b      	ldr	r3, [r3, #4]
 8006fee:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	430a      	orrs	r2, r1
 8006ffc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007002:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007006:	d10a      	bne.n	800701e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	685b      	ldr	r3, [r3, #4]
 800700e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	430a      	orrs	r2, r1
 800701c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007022:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007026:	2b00      	cmp	r3, #0
 8007028:	d00a      	beq.n	8007040 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	685b      	ldr	r3, [r3, #4]
 8007030:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	430a      	orrs	r2, r1
 800703e:	605a      	str	r2, [r3, #4]
  }
}
 8007040:	bf00      	nop
 8007042:	370c      	adds	r7, #12
 8007044:	46bd      	mov	sp, r7
 8007046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800704a:	4770      	bx	lr

0800704c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800704c:	b580      	push	{r7, lr}
 800704e:	b098      	sub	sp, #96	@ 0x60
 8007050:	af02      	add	r7, sp, #8
 8007052:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	2200      	movs	r2, #0
 8007058:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800705c:	f7fb fdcc 	bl	8002bf8 <HAL_GetTick>
 8007060:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	f003 0308 	and.w	r3, r3, #8
 800706c:	2b08      	cmp	r3, #8
 800706e:	d12f      	bne.n	80070d0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007070:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007074:	9300      	str	r3, [sp, #0]
 8007076:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007078:	2200      	movs	r2, #0
 800707a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800707e:	6878      	ldr	r0, [r7, #4]
 8007080:	f000 f88e 	bl	80071a0 <UART_WaitOnFlagUntilTimeout>
 8007084:	4603      	mov	r3, r0
 8007086:	2b00      	cmp	r3, #0
 8007088:	d022      	beq.n	80070d0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007090:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007092:	e853 3f00 	ldrex	r3, [r3]
 8007096:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007098:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800709a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800709e:	653b      	str	r3, [r7, #80]	@ 0x50
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	461a      	mov	r2, r3
 80070a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80070a8:	647b      	str	r3, [r7, #68]	@ 0x44
 80070aa:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070ac:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80070ae:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80070b0:	e841 2300 	strex	r3, r2, [r1]
 80070b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80070b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d1e6      	bne.n	800708a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	2220      	movs	r2, #32
 80070c0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	2200      	movs	r2, #0
 80070c8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80070cc:	2303      	movs	r3, #3
 80070ce:	e063      	b.n	8007198 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	f003 0304 	and.w	r3, r3, #4
 80070da:	2b04      	cmp	r3, #4
 80070dc:	d149      	bne.n	8007172 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80070de:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80070e2:	9300      	str	r3, [sp, #0]
 80070e4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80070e6:	2200      	movs	r2, #0
 80070e8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80070ec:	6878      	ldr	r0, [r7, #4]
 80070ee:	f000 f857 	bl	80071a0 <UART_WaitOnFlagUntilTimeout>
 80070f2:	4603      	mov	r3, r0
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d03c      	beq.n	8007172 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007100:	e853 3f00 	ldrex	r3, [r3]
 8007104:	623b      	str	r3, [r7, #32]
   return(result);
 8007106:	6a3b      	ldr	r3, [r7, #32]
 8007108:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800710c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	461a      	mov	r2, r3
 8007114:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007116:	633b      	str	r3, [r7, #48]	@ 0x30
 8007118:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800711a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800711c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800711e:	e841 2300 	strex	r3, r2, [r1]
 8007122:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007124:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007126:	2b00      	cmp	r3, #0
 8007128:	d1e6      	bne.n	80070f8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	3308      	adds	r3, #8
 8007130:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007132:	693b      	ldr	r3, [r7, #16]
 8007134:	e853 3f00 	ldrex	r3, [r3]
 8007138:	60fb      	str	r3, [r7, #12]
   return(result);
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	f023 0301 	bic.w	r3, r3, #1
 8007140:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	3308      	adds	r3, #8
 8007148:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800714a:	61fa      	str	r2, [r7, #28]
 800714c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800714e:	69b9      	ldr	r1, [r7, #24]
 8007150:	69fa      	ldr	r2, [r7, #28]
 8007152:	e841 2300 	strex	r3, r2, [r1]
 8007156:	617b      	str	r3, [r7, #20]
   return(result);
 8007158:	697b      	ldr	r3, [r7, #20]
 800715a:	2b00      	cmp	r3, #0
 800715c:	d1e5      	bne.n	800712a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	2220      	movs	r2, #32
 8007162:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	2200      	movs	r2, #0
 800716a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800716e:	2303      	movs	r3, #3
 8007170:	e012      	b.n	8007198 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	2220      	movs	r2, #32
 8007176:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	2220      	movs	r2, #32
 800717e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	2200      	movs	r2, #0
 8007186:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	2200      	movs	r2, #0
 800718c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	2200      	movs	r2, #0
 8007192:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007196:	2300      	movs	r3, #0
}
 8007198:	4618      	mov	r0, r3
 800719a:	3758      	adds	r7, #88	@ 0x58
 800719c:	46bd      	mov	sp, r7
 800719e:	bd80      	pop	{r7, pc}

080071a0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80071a0:	b580      	push	{r7, lr}
 80071a2:	b084      	sub	sp, #16
 80071a4:	af00      	add	r7, sp, #0
 80071a6:	60f8      	str	r0, [r7, #12]
 80071a8:	60b9      	str	r1, [r7, #8]
 80071aa:	603b      	str	r3, [r7, #0]
 80071ac:	4613      	mov	r3, r2
 80071ae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80071b0:	e04f      	b.n	8007252 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80071b2:	69bb      	ldr	r3, [r7, #24]
 80071b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071b8:	d04b      	beq.n	8007252 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80071ba:	f7fb fd1d 	bl	8002bf8 <HAL_GetTick>
 80071be:	4602      	mov	r2, r0
 80071c0:	683b      	ldr	r3, [r7, #0]
 80071c2:	1ad3      	subs	r3, r2, r3
 80071c4:	69ba      	ldr	r2, [r7, #24]
 80071c6:	429a      	cmp	r2, r3
 80071c8:	d302      	bcc.n	80071d0 <UART_WaitOnFlagUntilTimeout+0x30>
 80071ca:	69bb      	ldr	r3, [r7, #24]
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d101      	bne.n	80071d4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80071d0:	2303      	movs	r3, #3
 80071d2:	e04e      	b.n	8007272 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	f003 0304 	and.w	r3, r3, #4
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d037      	beq.n	8007252 <UART_WaitOnFlagUntilTimeout+0xb2>
 80071e2:	68bb      	ldr	r3, [r7, #8]
 80071e4:	2b80      	cmp	r3, #128	@ 0x80
 80071e6:	d034      	beq.n	8007252 <UART_WaitOnFlagUntilTimeout+0xb2>
 80071e8:	68bb      	ldr	r3, [r7, #8]
 80071ea:	2b40      	cmp	r3, #64	@ 0x40
 80071ec:	d031      	beq.n	8007252 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	69db      	ldr	r3, [r3, #28]
 80071f4:	f003 0308 	and.w	r3, r3, #8
 80071f8:	2b08      	cmp	r3, #8
 80071fa:	d110      	bne.n	800721e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	2208      	movs	r2, #8
 8007202:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007204:	68f8      	ldr	r0, [r7, #12]
 8007206:	f000 f838 	bl	800727a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	2208      	movs	r2, #8
 800720e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	2200      	movs	r2, #0
 8007216:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800721a:	2301      	movs	r3, #1
 800721c:	e029      	b.n	8007272 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	69db      	ldr	r3, [r3, #28]
 8007224:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007228:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800722c:	d111      	bne.n	8007252 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007236:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007238:	68f8      	ldr	r0, [r7, #12]
 800723a:	f000 f81e 	bl	800727a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	2220      	movs	r2, #32
 8007242:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	2200      	movs	r2, #0
 800724a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800724e:	2303      	movs	r3, #3
 8007250:	e00f      	b.n	8007272 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	69da      	ldr	r2, [r3, #28]
 8007258:	68bb      	ldr	r3, [r7, #8]
 800725a:	4013      	ands	r3, r2
 800725c:	68ba      	ldr	r2, [r7, #8]
 800725e:	429a      	cmp	r2, r3
 8007260:	bf0c      	ite	eq
 8007262:	2301      	moveq	r3, #1
 8007264:	2300      	movne	r3, #0
 8007266:	b2db      	uxtb	r3, r3
 8007268:	461a      	mov	r2, r3
 800726a:	79fb      	ldrb	r3, [r7, #7]
 800726c:	429a      	cmp	r2, r3
 800726e:	d0a0      	beq.n	80071b2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007270:	2300      	movs	r3, #0
}
 8007272:	4618      	mov	r0, r3
 8007274:	3710      	adds	r7, #16
 8007276:	46bd      	mov	sp, r7
 8007278:	bd80      	pop	{r7, pc}

0800727a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800727a:	b480      	push	{r7}
 800727c:	b095      	sub	sp, #84	@ 0x54
 800727e:	af00      	add	r7, sp, #0
 8007280:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007288:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800728a:	e853 3f00 	ldrex	r3, [r3]
 800728e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007290:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007292:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007296:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	461a      	mov	r2, r3
 800729e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80072a0:	643b      	str	r3, [r7, #64]	@ 0x40
 80072a2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072a4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80072a6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80072a8:	e841 2300 	strex	r3, r2, [r1]
 80072ac:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80072ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d1e6      	bne.n	8007282 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	3308      	adds	r3, #8
 80072ba:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072bc:	6a3b      	ldr	r3, [r7, #32]
 80072be:	e853 3f00 	ldrex	r3, [r3]
 80072c2:	61fb      	str	r3, [r7, #28]
   return(result);
 80072c4:	69fb      	ldr	r3, [r7, #28]
 80072c6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80072ca:	f023 0301 	bic.w	r3, r3, #1
 80072ce:	64bb      	str	r3, [r7, #72]	@ 0x48
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	3308      	adds	r3, #8
 80072d6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80072d8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80072da:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072dc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80072de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80072e0:	e841 2300 	strex	r3, r2, [r1]
 80072e4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80072e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d1e3      	bne.n	80072b4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80072f0:	2b01      	cmp	r3, #1
 80072f2:	d118      	bne.n	8007326 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	e853 3f00 	ldrex	r3, [r3]
 8007300:	60bb      	str	r3, [r7, #8]
   return(result);
 8007302:	68bb      	ldr	r3, [r7, #8]
 8007304:	f023 0310 	bic.w	r3, r3, #16
 8007308:	647b      	str	r3, [r7, #68]	@ 0x44
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	461a      	mov	r2, r3
 8007310:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007312:	61bb      	str	r3, [r7, #24]
 8007314:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007316:	6979      	ldr	r1, [r7, #20]
 8007318:	69ba      	ldr	r2, [r7, #24]
 800731a:	e841 2300 	strex	r3, r2, [r1]
 800731e:	613b      	str	r3, [r7, #16]
   return(result);
 8007320:	693b      	ldr	r3, [r7, #16]
 8007322:	2b00      	cmp	r3, #0
 8007324:	d1e6      	bne.n	80072f4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	2220      	movs	r2, #32
 800732a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	2200      	movs	r2, #0
 8007332:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	2200      	movs	r2, #0
 8007338:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800733a:	bf00      	nop
 800733c:	3754      	adds	r7, #84	@ 0x54
 800733e:	46bd      	mov	sp, r7
 8007340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007344:	4770      	bx	lr

08007346 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007346:	b480      	push	{r7}
 8007348:	b085      	sub	sp, #20
 800734a:	af00      	add	r7, sp, #0
 800734c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007354:	2b01      	cmp	r3, #1
 8007356:	d101      	bne.n	800735c <HAL_UARTEx_DisableFifoMode+0x16>
 8007358:	2302      	movs	r3, #2
 800735a:	e027      	b.n	80073ac <HAL_UARTEx_DisableFifoMode+0x66>
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	2201      	movs	r2, #1
 8007360:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	2224      	movs	r2, #36	@ 0x24
 8007368:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	681a      	ldr	r2, [r3, #0]
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	f022 0201 	bic.w	r2, r2, #1
 8007382:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800738a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	2200      	movs	r2, #0
 8007390:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	68fa      	ldr	r2, [r7, #12]
 8007398:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	2220      	movs	r2, #32
 800739e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	2200      	movs	r2, #0
 80073a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80073aa:	2300      	movs	r3, #0
}
 80073ac:	4618      	mov	r0, r3
 80073ae:	3714      	adds	r7, #20
 80073b0:	46bd      	mov	sp, r7
 80073b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b6:	4770      	bx	lr

080073b8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80073b8:	b580      	push	{r7, lr}
 80073ba:	b084      	sub	sp, #16
 80073bc:	af00      	add	r7, sp, #0
 80073be:	6078      	str	r0, [r7, #4]
 80073c0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80073c8:	2b01      	cmp	r3, #1
 80073ca:	d101      	bne.n	80073d0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80073cc:	2302      	movs	r3, #2
 80073ce:	e02d      	b.n	800742c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	2201      	movs	r2, #1
 80073d4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	2224      	movs	r2, #36	@ 0x24
 80073dc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	681a      	ldr	r2, [r3, #0]
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	f022 0201 	bic.w	r2, r2, #1
 80073f6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	689b      	ldr	r3, [r3, #8]
 80073fe:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	683a      	ldr	r2, [r7, #0]
 8007408:	430a      	orrs	r2, r1
 800740a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800740c:	6878      	ldr	r0, [r7, #4]
 800740e:	f000 f84f 	bl	80074b0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	68fa      	ldr	r2, [r7, #12]
 8007418:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	2220      	movs	r2, #32
 800741e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	2200      	movs	r2, #0
 8007426:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800742a:	2300      	movs	r3, #0
}
 800742c:	4618      	mov	r0, r3
 800742e:	3710      	adds	r7, #16
 8007430:	46bd      	mov	sp, r7
 8007432:	bd80      	pop	{r7, pc}

08007434 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007434:	b580      	push	{r7, lr}
 8007436:	b084      	sub	sp, #16
 8007438:	af00      	add	r7, sp, #0
 800743a:	6078      	str	r0, [r7, #4]
 800743c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007444:	2b01      	cmp	r3, #1
 8007446:	d101      	bne.n	800744c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007448:	2302      	movs	r3, #2
 800744a:	e02d      	b.n	80074a8 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	2201      	movs	r2, #1
 8007450:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	2224      	movs	r2, #36	@ 0x24
 8007458:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	681a      	ldr	r2, [r3, #0]
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	f022 0201 	bic.w	r2, r2, #1
 8007472:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	689b      	ldr	r3, [r3, #8]
 800747a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	683a      	ldr	r2, [r7, #0]
 8007484:	430a      	orrs	r2, r1
 8007486:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007488:	6878      	ldr	r0, [r7, #4]
 800748a:	f000 f811 	bl	80074b0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	68fa      	ldr	r2, [r7, #12]
 8007494:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	2220      	movs	r2, #32
 800749a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	2200      	movs	r2, #0
 80074a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80074a6:	2300      	movs	r3, #0
}
 80074a8:	4618      	mov	r0, r3
 80074aa:	3710      	adds	r7, #16
 80074ac:	46bd      	mov	sp, r7
 80074ae:	bd80      	pop	{r7, pc}

080074b0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80074b0:	b480      	push	{r7}
 80074b2:	b085      	sub	sp, #20
 80074b4:	af00      	add	r7, sp, #0
 80074b6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d108      	bne.n	80074d2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	2201      	movs	r2, #1
 80074c4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	2201      	movs	r2, #1
 80074cc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80074d0:	e031      	b.n	8007536 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80074d2:	2308      	movs	r3, #8
 80074d4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80074d6:	2308      	movs	r3, #8
 80074d8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	689b      	ldr	r3, [r3, #8]
 80074e0:	0e5b      	lsrs	r3, r3, #25
 80074e2:	b2db      	uxtb	r3, r3
 80074e4:	f003 0307 	and.w	r3, r3, #7
 80074e8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	689b      	ldr	r3, [r3, #8]
 80074f0:	0f5b      	lsrs	r3, r3, #29
 80074f2:	b2db      	uxtb	r3, r3
 80074f4:	f003 0307 	and.w	r3, r3, #7
 80074f8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80074fa:	7bbb      	ldrb	r3, [r7, #14]
 80074fc:	7b3a      	ldrb	r2, [r7, #12]
 80074fe:	4911      	ldr	r1, [pc, #68]	@ (8007544 <UARTEx_SetNbDataToProcess+0x94>)
 8007500:	5c8a      	ldrb	r2, [r1, r2]
 8007502:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007506:	7b3a      	ldrb	r2, [r7, #12]
 8007508:	490f      	ldr	r1, [pc, #60]	@ (8007548 <UARTEx_SetNbDataToProcess+0x98>)
 800750a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800750c:	fb93 f3f2 	sdiv	r3, r3, r2
 8007510:	b29a      	uxth	r2, r3
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007518:	7bfb      	ldrb	r3, [r7, #15]
 800751a:	7b7a      	ldrb	r2, [r7, #13]
 800751c:	4909      	ldr	r1, [pc, #36]	@ (8007544 <UARTEx_SetNbDataToProcess+0x94>)
 800751e:	5c8a      	ldrb	r2, [r1, r2]
 8007520:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007524:	7b7a      	ldrb	r2, [r7, #13]
 8007526:	4908      	ldr	r1, [pc, #32]	@ (8007548 <UARTEx_SetNbDataToProcess+0x98>)
 8007528:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800752a:	fb93 f3f2 	sdiv	r3, r3, r2
 800752e:	b29a      	uxth	r2, r3
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007536:	bf00      	nop
 8007538:	3714      	adds	r7, #20
 800753a:	46bd      	mov	sp, r7
 800753c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007540:	4770      	bx	lr
 8007542:	bf00      	nop
 8007544:	0800ce04 	.word	0x0800ce04
 8007548:	0800ce0c 	.word	0x0800ce0c

0800754c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800754c:	b480      	push	{r7}
 800754e:	b085      	sub	sp, #20
 8007550:	af00      	add	r7, sp, #0
 8007552:	4603      	mov	r3, r0
 8007554:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8007556:	2300      	movs	r3, #0
 8007558:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800755a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800755e:	2b84      	cmp	r3, #132	@ 0x84
 8007560:	d005      	beq.n	800756e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8007562:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	4413      	add	r3, r2
 800756a:	3303      	adds	r3, #3
 800756c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800756e:	68fb      	ldr	r3, [r7, #12]
}
 8007570:	4618      	mov	r0, r3
 8007572:	3714      	adds	r7, #20
 8007574:	46bd      	mov	sp, r7
 8007576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800757a:	4770      	bx	lr

0800757c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800757c:	b580      	push	{r7, lr}
 800757e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8007580:	f000 fe7a 	bl	8008278 <vTaskStartScheduler>
  
  return osOK;
 8007584:	2300      	movs	r3, #0
}
 8007586:	4618      	mov	r0, r3
 8007588:	bd80      	pop	{r7, pc}

0800758a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800758a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800758c:	b087      	sub	sp, #28
 800758e:	af02      	add	r7, sp, #8
 8007590:	6078      	str	r0, [r7, #4]
 8007592:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	685c      	ldr	r4, [r3, #4]
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80075a0:	b29e      	uxth	r6, r3
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80075a8:	4618      	mov	r0, r3
 80075aa:	f7ff ffcf 	bl	800754c <makeFreeRtosPriority>
 80075ae:	4602      	mov	r2, r0
 80075b0:	f107 030c 	add.w	r3, r7, #12
 80075b4:	9301      	str	r3, [sp, #4]
 80075b6:	9200      	str	r2, [sp, #0]
 80075b8:	683b      	ldr	r3, [r7, #0]
 80075ba:	4632      	mov	r2, r6
 80075bc:	4629      	mov	r1, r5
 80075be:	4620      	mov	r0, r4
 80075c0:	f000 fcd8 	bl	8007f74 <xTaskCreate>
 80075c4:	4603      	mov	r3, r0
 80075c6:	2b01      	cmp	r3, #1
 80075c8:	d001      	beq.n	80075ce <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 80075ca:	2300      	movs	r3, #0
 80075cc:	e000      	b.n	80075d0 <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 80075ce:	68fb      	ldr	r3, [r7, #12]
}
 80075d0:	4618      	mov	r0, r3
 80075d2:	3714      	adds	r7, #20
 80075d4:	46bd      	mov	sp, r7
 80075d6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080075d8 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80075d8:	b580      	push	{r7, lr}
 80075da:	b084      	sub	sp, #16
 80075dc:	af00      	add	r7, sp, #0
 80075de:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d001      	beq.n	80075ee <osDelay+0x16>
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	e000      	b.n	80075f0 <osDelay+0x18>
 80075ee:	2301      	movs	r3, #1
 80075f0:	4618      	mov	r0, r3
 80075f2:	f000 fe0b 	bl	800820c <vTaskDelay>
  
  return osOK;
 80075f6:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80075f8:	4618      	mov	r0, r3
 80075fa:	3710      	adds	r7, #16
 80075fc:	46bd      	mov	sp, r7
 80075fe:	bd80      	pop	{r7, pc}

08007600 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007600:	b480      	push	{r7}
 8007602:	b083      	sub	sp, #12
 8007604:	af00      	add	r7, sp, #0
 8007606:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	f103 0208 	add.w	r2, r3, #8
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	f04f 32ff 	mov.w	r2, #4294967295
 8007618:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	f103 0208 	add.w	r2, r3, #8
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	f103 0208 	add.w	r2, r3, #8
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	2200      	movs	r2, #0
 8007632:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007634:	bf00      	nop
 8007636:	370c      	adds	r7, #12
 8007638:	46bd      	mov	sp, r7
 800763a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800763e:	4770      	bx	lr

08007640 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007640:	b480      	push	{r7}
 8007642:	b083      	sub	sp, #12
 8007644:	af00      	add	r7, sp, #0
 8007646:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	2200      	movs	r2, #0
 800764c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800764e:	bf00      	nop
 8007650:	370c      	adds	r7, #12
 8007652:	46bd      	mov	sp, r7
 8007654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007658:	4770      	bx	lr

0800765a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800765a:	b480      	push	{r7}
 800765c:	b085      	sub	sp, #20
 800765e:	af00      	add	r7, sp, #0
 8007660:	6078      	str	r0, [r7, #4]
 8007662:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	685b      	ldr	r3, [r3, #4]
 8007668:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800766a:	683b      	ldr	r3, [r7, #0]
 800766c:	68fa      	ldr	r2, [r7, #12]
 800766e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	689a      	ldr	r2, [r3, #8]
 8007674:	683b      	ldr	r3, [r7, #0]
 8007676:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	689b      	ldr	r3, [r3, #8]
 800767c:	683a      	ldr	r2, [r7, #0]
 800767e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	683a      	ldr	r2, [r7, #0]
 8007684:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007686:	683b      	ldr	r3, [r7, #0]
 8007688:	687a      	ldr	r2, [r7, #4]
 800768a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	1c5a      	adds	r2, r3, #1
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	601a      	str	r2, [r3, #0]
}
 8007696:	bf00      	nop
 8007698:	3714      	adds	r7, #20
 800769a:	46bd      	mov	sp, r7
 800769c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a0:	4770      	bx	lr

080076a2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80076a2:	b480      	push	{r7}
 80076a4:	b085      	sub	sp, #20
 80076a6:	af00      	add	r7, sp, #0
 80076a8:	6078      	str	r0, [r7, #4]
 80076aa:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80076ac:	683b      	ldr	r3, [r7, #0]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80076b2:	68bb      	ldr	r3, [r7, #8]
 80076b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076b8:	d103      	bne.n	80076c2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	691b      	ldr	r3, [r3, #16]
 80076be:	60fb      	str	r3, [r7, #12]
 80076c0:	e00c      	b.n	80076dc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	3308      	adds	r3, #8
 80076c6:	60fb      	str	r3, [r7, #12]
 80076c8:	e002      	b.n	80076d0 <vListInsert+0x2e>
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	685b      	ldr	r3, [r3, #4]
 80076ce:	60fb      	str	r3, [r7, #12]
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	685b      	ldr	r3, [r3, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	68ba      	ldr	r2, [r7, #8]
 80076d8:	429a      	cmp	r2, r3
 80076da:	d2f6      	bcs.n	80076ca <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	685a      	ldr	r2, [r3, #4]
 80076e0:	683b      	ldr	r3, [r7, #0]
 80076e2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80076e4:	683b      	ldr	r3, [r7, #0]
 80076e6:	685b      	ldr	r3, [r3, #4]
 80076e8:	683a      	ldr	r2, [r7, #0]
 80076ea:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80076ec:	683b      	ldr	r3, [r7, #0]
 80076ee:	68fa      	ldr	r2, [r7, #12]
 80076f0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	683a      	ldr	r2, [r7, #0]
 80076f6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80076f8:	683b      	ldr	r3, [r7, #0]
 80076fa:	687a      	ldr	r2, [r7, #4]
 80076fc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	1c5a      	adds	r2, r3, #1
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	601a      	str	r2, [r3, #0]
}
 8007708:	bf00      	nop
 800770a:	3714      	adds	r7, #20
 800770c:	46bd      	mov	sp, r7
 800770e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007712:	4770      	bx	lr

08007714 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007714:	b480      	push	{r7}
 8007716:	b085      	sub	sp, #20
 8007718:	af00      	add	r7, sp, #0
 800771a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	691b      	ldr	r3, [r3, #16]
 8007720:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	685b      	ldr	r3, [r3, #4]
 8007726:	687a      	ldr	r2, [r7, #4]
 8007728:	6892      	ldr	r2, [r2, #8]
 800772a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	689b      	ldr	r3, [r3, #8]
 8007730:	687a      	ldr	r2, [r7, #4]
 8007732:	6852      	ldr	r2, [r2, #4]
 8007734:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	685b      	ldr	r3, [r3, #4]
 800773a:	687a      	ldr	r2, [r7, #4]
 800773c:	429a      	cmp	r2, r3
 800773e:	d103      	bne.n	8007748 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	689a      	ldr	r2, [r3, #8]
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	2200      	movs	r2, #0
 800774c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	1e5a      	subs	r2, r3, #1
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	681b      	ldr	r3, [r3, #0]
}
 800775c:	4618      	mov	r0, r3
 800775e:	3714      	adds	r7, #20
 8007760:	46bd      	mov	sp, r7
 8007762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007766:	4770      	bx	lr

08007768 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007768:	b580      	push	{r7, lr}
 800776a:	b084      	sub	sp, #16
 800776c:	af00      	add	r7, sp, #0
 800776e:	6078      	str	r0, [r7, #4]
 8007770:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	2b00      	cmp	r3, #0
 800777a:	d10b      	bne.n	8007794 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800777c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007780:	f383 8811 	msr	BASEPRI, r3
 8007784:	f3bf 8f6f 	isb	sy
 8007788:	f3bf 8f4f 	dsb	sy
 800778c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800778e:	bf00      	nop
 8007790:	bf00      	nop
 8007792:	e7fd      	b.n	8007790 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007794:	f001 fcc0 	bl	8009118 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	681a      	ldr	r2, [r3, #0]
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80077a0:	68f9      	ldr	r1, [r7, #12]
 80077a2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80077a4:	fb01 f303 	mul.w	r3, r1, r3
 80077a8:	441a      	add	r2, r3
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	2200      	movs	r2, #0
 80077b2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	681a      	ldr	r2, [r3, #0]
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	681a      	ldr	r2, [r3, #0]
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80077c4:	3b01      	subs	r3, #1
 80077c6:	68f9      	ldr	r1, [r7, #12]
 80077c8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80077ca:	fb01 f303 	mul.w	r3, r1, r3
 80077ce:	441a      	add	r2, r3
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	22ff      	movs	r2, #255	@ 0xff
 80077d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	22ff      	movs	r2, #255	@ 0xff
 80077e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80077e4:	683b      	ldr	r3, [r7, #0]
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d114      	bne.n	8007814 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	691b      	ldr	r3, [r3, #16]
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d01a      	beq.n	8007828 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	3310      	adds	r3, #16
 80077f6:	4618      	mov	r0, r3
 80077f8:	f000 ff90 	bl	800871c <xTaskRemoveFromEventList>
 80077fc:	4603      	mov	r3, r0
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d012      	beq.n	8007828 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007802:	4b0d      	ldr	r3, [pc, #52]	@ (8007838 <xQueueGenericReset+0xd0>)
 8007804:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007808:	601a      	str	r2, [r3, #0]
 800780a:	f3bf 8f4f 	dsb	sy
 800780e:	f3bf 8f6f 	isb	sy
 8007812:	e009      	b.n	8007828 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	3310      	adds	r3, #16
 8007818:	4618      	mov	r0, r3
 800781a:	f7ff fef1 	bl	8007600 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	3324      	adds	r3, #36	@ 0x24
 8007822:	4618      	mov	r0, r3
 8007824:	f7ff feec 	bl	8007600 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007828:	f001 fca8 	bl	800917c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800782c:	2301      	movs	r3, #1
}
 800782e:	4618      	mov	r0, r3
 8007830:	3710      	adds	r7, #16
 8007832:	46bd      	mov	sp, r7
 8007834:	bd80      	pop	{r7, pc}
 8007836:	bf00      	nop
 8007838:	e000ed04 	.word	0xe000ed04

0800783c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800783c:	b580      	push	{r7, lr}
 800783e:	b08a      	sub	sp, #40	@ 0x28
 8007840:	af02      	add	r7, sp, #8
 8007842:	60f8      	str	r0, [r7, #12]
 8007844:	60b9      	str	r1, [r7, #8]
 8007846:	4613      	mov	r3, r2
 8007848:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	2b00      	cmp	r3, #0
 800784e:	d10b      	bne.n	8007868 <xQueueGenericCreate+0x2c>
	__asm volatile
 8007850:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007854:	f383 8811 	msr	BASEPRI, r3
 8007858:	f3bf 8f6f 	isb	sy
 800785c:	f3bf 8f4f 	dsb	sy
 8007860:	613b      	str	r3, [r7, #16]
}
 8007862:	bf00      	nop
 8007864:	bf00      	nop
 8007866:	e7fd      	b.n	8007864 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	68ba      	ldr	r2, [r7, #8]
 800786c:	fb02 f303 	mul.w	r3, r2, r3
 8007870:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8007872:	69fb      	ldr	r3, [r7, #28]
 8007874:	3348      	adds	r3, #72	@ 0x48
 8007876:	4618      	mov	r0, r3
 8007878:	f001 fd2e 	bl	80092d8 <pvPortMalloc>
 800787c:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800787e:	69bb      	ldr	r3, [r7, #24]
 8007880:	2b00      	cmp	r3, #0
 8007882:	d00d      	beq.n	80078a0 <xQueueGenericCreate+0x64>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8007884:	69bb      	ldr	r3, [r7, #24]
 8007886:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007888:	697b      	ldr	r3, [r7, #20]
 800788a:	3348      	adds	r3, #72	@ 0x48
 800788c:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800788e:	79fa      	ldrb	r2, [r7, #7]
 8007890:	69bb      	ldr	r3, [r7, #24]
 8007892:	9300      	str	r3, [sp, #0]
 8007894:	4613      	mov	r3, r2
 8007896:	697a      	ldr	r2, [r7, #20]
 8007898:	68b9      	ldr	r1, [r7, #8]
 800789a:	68f8      	ldr	r0, [r7, #12]
 800789c:	f000 f805 	bl	80078aa <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80078a0:	69bb      	ldr	r3, [r7, #24]
	}
 80078a2:	4618      	mov	r0, r3
 80078a4:	3720      	adds	r7, #32
 80078a6:	46bd      	mov	sp, r7
 80078a8:	bd80      	pop	{r7, pc}

080078aa <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80078aa:	b580      	push	{r7, lr}
 80078ac:	b084      	sub	sp, #16
 80078ae:	af00      	add	r7, sp, #0
 80078b0:	60f8      	str	r0, [r7, #12]
 80078b2:	60b9      	str	r1, [r7, #8]
 80078b4:	607a      	str	r2, [r7, #4]
 80078b6:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80078b8:	68bb      	ldr	r3, [r7, #8]
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d103      	bne.n	80078c6 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80078be:	69bb      	ldr	r3, [r7, #24]
 80078c0:	69ba      	ldr	r2, [r7, #24]
 80078c2:	601a      	str	r2, [r3, #0]
 80078c4:	e002      	b.n	80078cc <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80078c6:	69bb      	ldr	r3, [r7, #24]
 80078c8:	687a      	ldr	r2, [r7, #4]
 80078ca:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80078cc:	69bb      	ldr	r3, [r7, #24]
 80078ce:	68fa      	ldr	r2, [r7, #12]
 80078d0:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80078d2:	69bb      	ldr	r3, [r7, #24]
 80078d4:	68ba      	ldr	r2, [r7, #8]
 80078d6:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80078d8:	2101      	movs	r1, #1
 80078da:	69b8      	ldr	r0, [r7, #24]
 80078dc:	f7ff ff44 	bl	8007768 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80078e0:	bf00      	nop
 80078e2:	3710      	adds	r7, #16
 80078e4:	46bd      	mov	sp, r7
 80078e6:	bd80      	pop	{r7, pc}

080078e8 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80078e8:	b580      	push	{r7, lr}
 80078ea:	b082      	sub	sp, #8
 80078ec:	af00      	add	r7, sp, #0
 80078ee:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d00e      	beq.n	8007914 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	2200      	movs	r2, #0
 80078fa:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	2200      	movs	r2, #0
 8007900:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	2200      	movs	r2, #0
 8007906:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8007908:	2300      	movs	r3, #0
 800790a:	2200      	movs	r2, #0
 800790c:	2100      	movs	r1, #0
 800790e:	6878      	ldr	r0, [r7, #4]
 8007910:	f000 f81c 	bl	800794c <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8007914:	bf00      	nop
 8007916:	3708      	adds	r7, #8
 8007918:	46bd      	mov	sp, r7
 800791a:	bd80      	pop	{r7, pc}

0800791c <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800791c:	b580      	push	{r7, lr}
 800791e:	b086      	sub	sp, #24
 8007920:	af00      	add	r7, sp, #0
 8007922:	4603      	mov	r3, r0
 8007924:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8007926:	2301      	movs	r3, #1
 8007928:	617b      	str	r3, [r7, #20]
 800792a:	2300      	movs	r3, #0
 800792c:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800792e:	79fb      	ldrb	r3, [r7, #7]
 8007930:	461a      	mov	r2, r3
 8007932:	6939      	ldr	r1, [r7, #16]
 8007934:	6978      	ldr	r0, [r7, #20]
 8007936:	f7ff ff81 	bl	800783c <xQueueGenericCreate>
 800793a:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800793c:	68f8      	ldr	r0, [r7, #12]
 800793e:	f7ff ffd3 	bl	80078e8 <prvInitialiseMutex>

		return xNewQueue;
 8007942:	68fb      	ldr	r3, [r7, #12]
	}
 8007944:	4618      	mov	r0, r3
 8007946:	3718      	adds	r7, #24
 8007948:	46bd      	mov	sp, r7
 800794a:	bd80      	pop	{r7, pc}

0800794c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800794c:	b580      	push	{r7, lr}
 800794e:	b08e      	sub	sp, #56	@ 0x38
 8007950:	af00      	add	r7, sp, #0
 8007952:	60f8      	str	r0, [r7, #12]
 8007954:	60b9      	str	r1, [r7, #8]
 8007956:	607a      	str	r2, [r7, #4]
 8007958:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800795a:	2300      	movs	r3, #0
 800795c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007962:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007964:	2b00      	cmp	r3, #0
 8007966:	d10b      	bne.n	8007980 <xQueueGenericSend+0x34>
	__asm volatile
 8007968:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800796c:	f383 8811 	msr	BASEPRI, r3
 8007970:	f3bf 8f6f 	isb	sy
 8007974:	f3bf 8f4f 	dsb	sy
 8007978:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800797a:	bf00      	nop
 800797c:	bf00      	nop
 800797e:	e7fd      	b.n	800797c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007980:	68bb      	ldr	r3, [r7, #8]
 8007982:	2b00      	cmp	r3, #0
 8007984:	d103      	bne.n	800798e <xQueueGenericSend+0x42>
 8007986:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007988:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800798a:	2b00      	cmp	r3, #0
 800798c:	d101      	bne.n	8007992 <xQueueGenericSend+0x46>
 800798e:	2301      	movs	r3, #1
 8007990:	e000      	b.n	8007994 <xQueueGenericSend+0x48>
 8007992:	2300      	movs	r3, #0
 8007994:	2b00      	cmp	r3, #0
 8007996:	d10b      	bne.n	80079b0 <xQueueGenericSend+0x64>
	__asm volatile
 8007998:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800799c:	f383 8811 	msr	BASEPRI, r3
 80079a0:	f3bf 8f6f 	isb	sy
 80079a4:	f3bf 8f4f 	dsb	sy
 80079a8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80079aa:	bf00      	nop
 80079ac:	bf00      	nop
 80079ae:	e7fd      	b.n	80079ac <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80079b0:	683b      	ldr	r3, [r7, #0]
 80079b2:	2b02      	cmp	r3, #2
 80079b4:	d103      	bne.n	80079be <xQueueGenericSend+0x72>
 80079b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80079ba:	2b01      	cmp	r3, #1
 80079bc:	d101      	bne.n	80079c2 <xQueueGenericSend+0x76>
 80079be:	2301      	movs	r3, #1
 80079c0:	e000      	b.n	80079c4 <xQueueGenericSend+0x78>
 80079c2:	2300      	movs	r3, #0
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d10b      	bne.n	80079e0 <xQueueGenericSend+0x94>
	__asm volatile
 80079c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079cc:	f383 8811 	msr	BASEPRI, r3
 80079d0:	f3bf 8f6f 	isb	sy
 80079d4:	f3bf 8f4f 	dsb	sy
 80079d8:	623b      	str	r3, [r7, #32]
}
 80079da:	bf00      	nop
 80079dc:	bf00      	nop
 80079de:	e7fd      	b.n	80079dc <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80079e0:	f001 f842 	bl	8008a68 <xTaskGetSchedulerState>
 80079e4:	4603      	mov	r3, r0
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d102      	bne.n	80079f0 <xQueueGenericSend+0xa4>
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d101      	bne.n	80079f4 <xQueueGenericSend+0xa8>
 80079f0:	2301      	movs	r3, #1
 80079f2:	e000      	b.n	80079f6 <xQueueGenericSend+0xaa>
 80079f4:	2300      	movs	r3, #0
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d10b      	bne.n	8007a12 <xQueueGenericSend+0xc6>
	__asm volatile
 80079fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079fe:	f383 8811 	msr	BASEPRI, r3
 8007a02:	f3bf 8f6f 	isb	sy
 8007a06:	f3bf 8f4f 	dsb	sy
 8007a0a:	61fb      	str	r3, [r7, #28]
}
 8007a0c:	bf00      	nop
 8007a0e:	bf00      	nop
 8007a10:	e7fd      	b.n	8007a0e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007a12:	f001 fb81 	bl	8009118 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007a16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a18:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007a1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a1e:	429a      	cmp	r2, r3
 8007a20:	d302      	bcc.n	8007a28 <xQueueGenericSend+0xdc>
 8007a22:	683b      	ldr	r3, [r7, #0]
 8007a24:	2b02      	cmp	r3, #2
 8007a26:	d129      	bne.n	8007a7c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007a28:	683a      	ldr	r2, [r7, #0]
 8007a2a:	68b9      	ldr	r1, [r7, #8]
 8007a2c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007a2e:	f000 f9b7 	bl	8007da0 <prvCopyDataToQueue>
 8007a32:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007a34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d010      	beq.n	8007a5e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007a3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a3e:	3324      	adds	r3, #36	@ 0x24
 8007a40:	4618      	mov	r0, r3
 8007a42:	f000 fe6b 	bl	800871c <xTaskRemoveFromEventList>
 8007a46:	4603      	mov	r3, r0
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d013      	beq.n	8007a74 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007a4c:	4b3f      	ldr	r3, [pc, #252]	@ (8007b4c <xQueueGenericSend+0x200>)
 8007a4e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007a52:	601a      	str	r2, [r3, #0]
 8007a54:	f3bf 8f4f 	dsb	sy
 8007a58:	f3bf 8f6f 	isb	sy
 8007a5c:	e00a      	b.n	8007a74 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007a5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d007      	beq.n	8007a74 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007a64:	4b39      	ldr	r3, [pc, #228]	@ (8007b4c <xQueueGenericSend+0x200>)
 8007a66:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007a6a:	601a      	str	r2, [r3, #0]
 8007a6c:	f3bf 8f4f 	dsb	sy
 8007a70:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007a74:	f001 fb82 	bl	800917c <vPortExitCritical>
				return pdPASS;
 8007a78:	2301      	movs	r3, #1
 8007a7a:	e063      	b.n	8007b44 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d103      	bne.n	8007a8a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007a82:	f001 fb7b 	bl	800917c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007a86:	2300      	movs	r3, #0
 8007a88:	e05c      	b.n	8007b44 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007a8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d106      	bne.n	8007a9e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007a90:	f107 0314 	add.w	r3, r7, #20
 8007a94:	4618      	mov	r0, r3
 8007a96:	f000 fea5 	bl	80087e4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007a9a:	2301      	movs	r3, #1
 8007a9c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007a9e:	f001 fb6d 	bl	800917c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007aa2:	f000 fc3b 	bl	800831c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007aa6:	f001 fb37 	bl	8009118 <vPortEnterCritical>
 8007aaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007aac:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007ab0:	b25b      	sxtb	r3, r3
 8007ab2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ab6:	d103      	bne.n	8007ac0 <xQueueGenericSend+0x174>
 8007ab8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007aba:	2200      	movs	r2, #0
 8007abc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007ac0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ac2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007ac6:	b25b      	sxtb	r3, r3
 8007ac8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007acc:	d103      	bne.n	8007ad6 <xQueueGenericSend+0x18a>
 8007ace:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ad0:	2200      	movs	r2, #0
 8007ad2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007ad6:	f001 fb51 	bl	800917c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007ada:	1d3a      	adds	r2, r7, #4
 8007adc:	f107 0314 	add.w	r3, r7, #20
 8007ae0:	4611      	mov	r1, r2
 8007ae2:	4618      	mov	r0, r3
 8007ae4:	f000 fe94 	bl	8008810 <xTaskCheckForTimeOut>
 8007ae8:	4603      	mov	r3, r0
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d124      	bne.n	8007b38 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007aee:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007af0:	f000 fa28 	bl	8007f44 <prvIsQueueFull>
 8007af4:	4603      	mov	r3, r0
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d018      	beq.n	8007b2c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007afa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007afc:	3310      	adds	r3, #16
 8007afe:	687a      	ldr	r2, [r7, #4]
 8007b00:	4611      	mov	r1, r2
 8007b02:	4618      	mov	r0, r3
 8007b04:	f000 fde4 	bl	80086d0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007b08:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007b0a:	f000 f9b3 	bl	8007e74 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007b0e:	f000 fc13 	bl	8008338 <xTaskResumeAll>
 8007b12:	4603      	mov	r3, r0
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	f47f af7c 	bne.w	8007a12 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8007b1a:	4b0c      	ldr	r3, [pc, #48]	@ (8007b4c <xQueueGenericSend+0x200>)
 8007b1c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007b20:	601a      	str	r2, [r3, #0]
 8007b22:	f3bf 8f4f 	dsb	sy
 8007b26:	f3bf 8f6f 	isb	sy
 8007b2a:	e772      	b.n	8007a12 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007b2c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007b2e:	f000 f9a1 	bl	8007e74 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007b32:	f000 fc01 	bl	8008338 <xTaskResumeAll>
 8007b36:	e76c      	b.n	8007a12 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007b38:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007b3a:	f000 f99b 	bl	8007e74 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007b3e:	f000 fbfb 	bl	8008338 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007b42:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007b44:	4618      	mov	r0, r3
 8007b46:	3738      	adds	r7, #56	@ 0x38
 8007b48:	46bd      	mov	sp, r7
 8007b4a:	bd80      	pop	{r7, pc}
 8007b4c:	e000ed04 	.word	0xe000ed04

08007b50 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8007b50:	b580      	push	{r7, lr}
 8007b52:	b08e      	sub	sp, #56	@ 0x38
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	6078      	str	r0, [r7, #4]
 8007b58:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8007b5a:	2300      	movs	r3, #0
 8007b5c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8007b62:	2300      	movs	r3, #0
 8007b64:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007b66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d10b      	bne.n	8007b84 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8007b6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b70:	f383 8811 	msr	BASEPRI, r3
 8007b74:	f3bf 8f6f 	isb	sy
 8007b78:	f3bf 8f4f 	dsb	sy
 8007b7c:	623b      	str	r3, [r7, #32]
}
 8007b7e:	bf00      	nop
 8007b80:	bf00      	nop
 8007b82:	e7fd      	b.n	8007b80 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007b84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d00b      	beq.n	8007ba4 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8007b8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b90:	f383 8811 	msr	BASEPRI, r3
 8007b94:	f3bf 8f6f 	isb	sy
 8007b98:	f3bf 8f4f 	dsb	sy
 8007b9c:	61fb      	str	r3, [r7, #28]
}
 8007b9e:	bf00      	nop
 8007ba0:	bf00      	nop
 8007ba2:	e7fd      	b.n	8007ba0 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007ba4:	f000 ff60 	bl	8008a68 <xTaskGetSchedulerState>
 8007ba8:	4603      	mov	r3, r0
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d102      	bne.n	8007bb4 <xQueueSemaphoreTake+0x64>
 8007bae:	683b      	ldr	r3, [r7, #0]
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d101      	bne.n	8007bb8 <xQueueSemaphoreTake+0x68>
 8007bb4:	2301      	movs	r3, #1
 8007bb6:	e000      	b.n	8007bba <xQueueSemaphoreTake+0x6a>
 8007bb8:	2300      	movs	r3, #0
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d10b      	bne.n	8007bd6 <xQueueSemaphoreTake+0x86>
	__asm volatile
 8007bbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bc2:	f383 8811 	msr	BASEPRI, r3
 8007bc6:	f3bf 8f6f 	isb	sy
 8007bca:	f3bf 8f4f 	dsb	sy
 8007bce:	61bb      	str	r3, [r7, #24]
}
 8007bd0:	bf00      	nop
 8007bd2:	bf00      	nop
 8007bd4:	e7fd      	b.n	8007bd2 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007bd6:	f001 fa9f 	bl	8009118 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8007bda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007bdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007bde:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8007be0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d024      	beq.n	8007c30 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8007be6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007be8:	1e5a      	subs	r2, r3, #1
 8007bea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007bec:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007bee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d104      	bne.n	8007c00 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8007bf6:	f001 f8e3 	bl	8008dc0 <pvTaskIncrementMutexHeldCount>
 8007bfa:	4602      	mov	r2, r0
 8007bfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007bfe:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007c00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c02:	691b      	ldr	r3, [r3, #16]
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d00f      	beq.n	8007c28 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007c08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c0a:	3310      	adds	r3, #16
 8007c0c:	4618      	mov	r0, r3
 8007c0e:	f000 fd85 	bl	800871c <xTaskRemoveFromEventList>
 8007c12:	4603      	mov	r3, r0
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d007      	beq.n	8007c28 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007c18:	4b54      	ldr	r3, [pc, #336]	@ (8007d6c <xQueueSemaphoreTake+0x21c>)
 8007c1a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007c1e:	601a      	str	r2, [r3, #0]
 8007c20:	f3bf 8f4f 	dsb	sy
 8007c24:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007c28:	f001 faa8 	bl	800917c <vPortExitCritical>
				return pdPASS;
 8007c2c:	2301      	movs	r3, #1
 8007c2e:	e098      	b.n	8007d62 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007c30:	683b      	ldr	r3, [r7, #0]
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d112      	bne.n	8007c5c <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8007c36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d00b      	beq.n	8007c54 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8007c3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c40:	f383 8811 	msr	BASEPRI, r3
 8007c44:	f3bf 8f6f 	isb	sy
 8007c48:	f3bf 8f4f 	dsb	sy
 8007c4c:	617b      	str	r3, [r7, #20]
}
 8007c4e:	bf00      	nop
 8007c50:	bf00      	nop
 8007c52:	e7fd      	b.n	8007c50 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8007c54:	f001 fa92 	bl	800917c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007c58:	2300      	movs	r3, #0
 8007c5a:	e082      	b.n	8007d62 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007c5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d106      	bne.n	8007c70 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007c62:	f107 030c 	add.w	r3, r7, #12
 8007c66:	4618      	mov	r0, r3
 8007c68:	f000 fdbc 	bl	80087e4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007c6c:	2301      	movs	r3, #1
 8007c6e:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007c70:	f001 fa84 	bl	800917c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007c74:	f000 fb52 	bl	800831c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007c78:	f001 fa4e 	bl	8009118 <vPortEnterCritical>
 8007c7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c7e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007c82:	b25b      	sxtb	r3, r3
 8007c84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c88:	d103      	bne.n	8007c92 <xQueueSemaphoreTake+0x142>
 8007c8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c8c:	2200      	movs	r2, #0
 8007c8e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007c92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c94:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007c98:	b25b      	sxtb	r3, r3
 8007c9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c9e:	d103      	bne.n	8007ca8 <xQueueSemaphoreTake+0x158>
 8007ca0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ca2:	2200      	movs	r2, #0
 8007ca4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007ca8:	f001 fa68 	bl	800917c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007cac:	463a      	mov	r2, r7
 8007cae:	f107 030c 	add.w	r3, r7, #12
 8007cb2:	4611      	mov	r1, r2
 8007cb4:	4618      	mov	r0, r3
 8007cb6:	f000 fdab 	bl	8008810 <xTaskCheckForTimeOut>
 8007cba:	4603      	mov	r3, r0
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d132      	bne.n	8007d26 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007cc0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007cc2:	f000 f929 	bl	8007f18 <prvIsQueueEmpty>
 8007cc6:	4603      	mov	r3, r0
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d026      	beq.n	8007d1a <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007ccc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d109      	bne.n	8007ce8 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8007cd4:	f001 fa20 	bl	8009118 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007cd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007cda:	689b      	ldr	r3, [r3, #8]
 8007cdc:	4618      	mov	r0, r3
 8007cde:	f000 fee1 	bl	8008aa4 <xTaskPriorityInherit>
 8007ce2:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8007ce4:	f001 fa4a 	bl	800917c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007ce8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007cea:	3324      	adds	r3, #36	@ 0x24
 8007cec:	683a      	ldr	r2, [r7, #0]
 8007cee:	4611      	mov	r1, r2
 8007cf0:	4618      	mov	r0, r3
 8007cf2:	f000 fced 	bl	80086d0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007cf6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007cf8:	f000 f8bc 	bl	8007e74 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007cfc:	f000 fb1c 	bl	8008338 <xTaskResumeAll>
 8007d00:	4603      	mov	r3, r0
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	f47f af67 	bne.w	8007bd6 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8007d08:	4b18      	ldr	r3, [pc, #96]	@ (8007d6c <xQueueSemaphoreTake+0x21c>)
 8007d0a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007d0e:	601a      	str	r2, [r3, #0]
 8007d10:	f3bf 8f4f 	dsb	sy
 8007d14:	f3bf 8f6f 	isb	sy
 8007d18:	e75d      	b.n	8007bd6 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8007d1a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007d1c:	f000 f8aa 	bl	8007e74 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007d20:	f000 fb0a 	bl	8008338 <xTaskResumeAll>
 8007d24:	e757      	b.n	8007bd6 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8007d26:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007d28:	f000 f8a4 	bl	8007e74 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007d2c:	f000 fb04 	bl	8008338 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007d30:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007d32:	f000 f8f1 	bl	8007f18 <prvIsQueueEmpty>
 8007d36:	4603      	mov	r3, r0
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	f43f af4c 	beq.w	8007bd6 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8007d3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d00d      	beq.n	8007d60 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8007d44:	f001 f9e8 	bl	8009118 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8007d48:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007d4a:	f000 f811 	bl	8007d70 <prvGetDisinheritPriorityAfterTimeout>
 8007d4e:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8007d50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d52:	689b      	ldr	r3, [r3, #8]
 8007d54:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007d56:	4618      	mov	r0, r3
 8007d58:	f000 ffa2 	bl	8008ca0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8007d5c:	f001 fa0e 	bl	800917c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007d60:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007d62:	4618      	mov	r0, r3
 8007d64:	3738      	adds	r7, #56	@ 0x38
 8007d66:	46bd      	mov	sp, r7
 8007d68:	bd80      	pop	{r7, pc}
 8007d6a:	bf00      	nop
 8007d6c:	e000ed04 	.word	0xe000ed04

08007d70 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8007d70:	b480      	push	{r7}
 8007d72:	b085      	sub	sp, #20
 8007d74:	af00      	add	r7, sp, #0
 8007d76:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d006      	beq.n	8007d8e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	f1c3 0307 	rsb	r3, r3, #7
 8007d8a:	60fb      	str	r3, [r7, #12]
 8007d8c:	e001      	b.n	8007d92 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8007d8e:	2300      	movs	r3, #0
 8007d90:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8007d92:	68fb      	ldr	r3, [r7, #12]
	}
 8007d94:	4618      	mov	r0, r3
 8007d96:	3714      	adds	r7, #20
 8007d98:	46bd      	mov	sp, r7
 8007d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d9e:	4770      	bx	lr

08007da0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007da0:	b580      	push	{r7, lr}
 8007da2:	b086      	sub	sp, #24
 8007da4:	af00      	add	r7, sp, #0
 8007da6:	60f8      	str	r0, [r7, #12]
 8007da8:	60b9      	str	r1, [r7, #8]
 8007daa:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007dac:	2300      	movs	r3, #0
 8007dae:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007db4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d10d      	bne.n	8007dda <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d14d      	bne.n	8007e62 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	689b      	ldr	r3, [r3, #8]
 8007dca:	4618      	mov	r0, r3
 8007dcc:	f000 fee0 	bl	8008b90 <xTaskPriorityDisinherit>
 8007dd0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	2200      	movs	r2, #0
 8007dd6:	609a      	str	r2, [r3, #8]
 8007dd8:	e043      	b.n	8007e62 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d119      	bne.n	8007e14 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	6858      	ldr	r0, [r3, #4]
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007de8:	461a      	mov	r2, r3
 8007dea:	68b9      	ldr	r1, [r7, #8]
 8007dec:	f002 fb9f 	bl	800a52e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	685a      	ldr	r2, [r3, #4]
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007df8:	441a      	add	r2, r3
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	685a      	ldr	r2, [r3, #4]
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	689b      	ldr	r3, [r3, #8]
 8007e06:	429a      	cmp	r2, r3
 8007e08:	d32b      	bcc.n	8007e62 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	681a      	ldr	r2, [r3, #0]
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	605a      	str	r2, [r3, #4]
 8007e12:	e026      	b.n	8007e62 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	68d8      	ldr	r0, [r3, #12]
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e1c:	461a      	mov	r2, r3
 8007e1e:	68b9      	ldr	r1, [r7, #8]
 8007e20:	f002 fb85 	bl	800a52e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	68da      	ldr	r2, [r3, #12]
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e2c:	425b      	negs	r3, r3
 8007e2e:	441a      	add	r2, r3
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	68da      	ldr	r2, [r3, #12]
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	429a      	cmp	r2, r3
 8007e3e:	d207      	bcs.n	8007e50 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	689a      	ldr	r2, [r3, #8]
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e48:	425b      	negs	r3, r3
 8007e4a:	441a      	add	r2, r3
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	2b02      	cmp	r3, #2
 8007e54:	d105      	bne.n	8007e62 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007e56:	693b      	ldr	r3, [r7, #16]
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d002      	beq.n	8007e62 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007e5c:	693b      	ldr	r3, [r7, #16]
 8007e5e:	3b01      	subs	r3, #1
 8007e60:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007e62:	693b      	ldr	r3, [r7, #16]
 8007e64:	1c5a      	adds	r2, r3, #1
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8007e6a:	697b      	ldr	r3, [r7, #20]
}
 8007e6c:	4618      	mov	r0, r3
 8007e6e:	3718      	adds	r7, #24
 8007e70:	46bd      	mov	sp, r7
 8007e72:	bd80      	pop	{r7, pc}

08007e74 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007e74:	b580      	push	{r7, lr}
 8007e76:	b084      	sub	sp, #16
 8007e78:	af00      	add	r7, sp, #0
 8007e7a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007e7c:	f001 f94c 	bl	8009118 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007e86:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007e88:	e011      	b.n	8007eae <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d012      	beq.n	8007eb8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	3324      	adds	r3, #36	@ 0x24
 8007e96:	4618      	mov	r0, r3
 8007e98:	f000 fc40 	bl	800871c <xTaskRemoveFromEventList>
 8007e9c:	4603      	mov	r3, r0
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d001      	beq.n	8007ea6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007ea2:	f000 fd19 	bl	80088d8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007ea6:	7bfb      	ldrb	r3, [r7, #15]
 8007ea8:	3b01      	subs	r3, #1
 8007eaa:	b2db      	uxtb	r3, r3
 8007eac:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007eae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	dce9      	bgt.n	8007e8a <prvUnlockQueue+0x16>
 8007eb6:	e000      	b.n	8007eba <prvUnlockQueue+0x46>
					break;
 8007eb8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	22ff      	movs	r2, #255	@ 0xff
 8007ebe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8007ec2:	f001 f95b 	bl	800917c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007ec6:	f001 f927 	bl	8009118 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007ed0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007ed2:	e011      	b.n	8007ef8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	691b      	ldr	r3, [r3, #16]
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d012      	beq.n	8007f02 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	3310      	adds	r3, #16
 8007ee0:	4618      	mov	r0, r3
 8007ee2:	f000 fc1b 	bl	800871c <xTaskRemoveFromEventList>
 8007ee6:	4603      	mov	r3, r0
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d001      	beq.n	8007ef0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007eec:	f000 fcf4 	bl	80088d8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007ef0:	7bbb      	ldrb	r3, [r7, #14]
 8007ef2:	3b01      	subs	r3, #1
 8007ef4:	b2db      	uxtb	r3, r3
 8007ef6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007ef8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	dce9      	bgt.n	8007ed4 <prvUnlockQueue+0x60>
 8007f00:	e000      	b.n	8007f04 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007f02:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	22ff      	movs	r2, #255	@ 0xff
 8007f08:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8007f0c:	f001 f936 	bl	800917c <vPortExitCritical>
}
 8007f10:	bf00      	nop
 8007f12:	3710      	adds	r7, #16
 8007f14:	46bd      	mov	sp, r7
 8007f16:	bd80      	pop	{r7, pc}

08007f18 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007f18:	b580      	push	{r7, lr}
 8007f1a:	b084      	sub	sp, #16
 8007f1c:	af00      	add	r7, sp, #0
 8007f1e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007f20:	f001 f8fa 	bl	8009118 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d102      	bne.n	8007f32 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007f2c:	2301      	movs	r3, #1
 8007f2e:	60fb      	str	r3, [r7, #12]
 8007f30:	e001      	b.n	8007f36 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007f32:	2300      	movs	r3, #0
 8007f34:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007f36:	f001 f921 	bl	800917c <vPortExitCritical>

	return xReturn;
 8007f3a:	68fb      	ldr	r3, [r7, #12]
}
 8007f3c:	4618      	mov	r0, r3
 8007f3e:	3710      	adds	r7, #16
 8007f40:	46bd      	mov	sp, r7
 8007f42:	bd80      	pop	{r7, pc}

08007f44 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007f44:	b580      	push	{r7, lr}
 8007f46:	b084      	sub	sp, #16
 8007f48:	af00      	add	r7, sp, #0
 8007f4a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007f4c:	f001 f8e4 	bl	8009118 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f58:	429a      	cmp	r2, r3
 8007f5a:	d102      	bne.n	8007f62 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007f5c:	2301      	movs	r3, #1
 8007f5e:	60fb      	str	r3, [r7, #12]
 8007f60:	e001      	b.n	8007f66 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007f62:	2300      	movs	r3, #0
 8007f64:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007f66:	f001 f909 	bl	800917c <vPortExitCritical>

	return xReturn;
 8007f6a:	68fb      	ldr	r3, [r7, #12]
}
 8007f6c:	4618      	mov	r0, r3
 8007f6e:	3710      	adds	r7, #16
 8007f70:	46bd      	mov	sp, r7
 8007f72:	bd80      	pop	{r7, pc}

08007f74 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007f74:	b580      	push	{r7, lr}
 8007f76:	b08c      	sub	sp, #48	@ 0x30
 8007f78:	af04      	add	r7, sp, #16
 8007f7a:	60f8      	str	r0, [r7, #12]
 8007f7c:	60b9      	str	r1, [r7, #8]
 8007f7e:	603b      	str	r3, [r7, #0]
 8007f80:	4613      	mov	r3, r2
 8007f82:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007f84:	88fb      	ldrh	r3, [r7, #6]
 8007f86:	009b      	lsls	r3, r3, #2
 8007f88:	4618      	mov	r0, r3
 8007f8a:	f001 f9a5 	bl	80092d8 <pvPortMalloc>
 8007f8e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007f90:	697b      	ldr	r3, [r7, #20]
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d00e      	beq.n	8007fb4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007f96:	20a0      	movs	r0, #160	@ 0xa0
 8007f98:	f001 f99e 	bl	80092d8 <pvPortMalloc>
 8007f9c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007f9e:	69fb      	ldr	r3, [r7, #28]
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d003      	beq.n	8007fac <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007fa4:	69fb      	ldr	r3, [r7, #28]
 8007fa6:	697a      	ldr	r2, [r7, #20]
 8007fa8:	631a      	str	r2, [r3, #48]	@ 0x30
 8007faa:	e005      	b.n	8007fb8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007fac:	6978      	ldr	r0, [r7, #20]
 8007fae:	f001 fa61 	bl	8009474 <vPortFree>
 8007fb2:	e001      	b.n	8007fb8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007fb4:	2300      	movs	r3, #0
 8007fb6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007fb8:	69fb      	ldr	r3, [r7, #28]
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d013      	beq.n	8007fe6 <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007fbe:	88fa      	ldrh	r2, [r7, #6]
 8007fc0:	2300      	movs	r3, #0
 8007fc2:	9303      	str	r3, [sp, #12]
 8007fc4:	69fb      	ldr	r3, [r7, #28]
 8007fc6:	9302      	str	r3, [sp, #8]
 8007fc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fca:	9301      	str	r3, [sp, #4]
 8007fcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fce:	9300      	str	r3, [sp, #0]
 8007fd0:	683b      	ldr	r3, [r7, #0]
 8007fd2:	68b9      	ldr	r1, [r7, #8]
 8007fd4:	68f8      	ldr	r0, [r7, #12]
 8007fd6:	f000 f80f 	bl	8007ff8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007fda:	69f8      	ldr	r0, [r7, #28]
 8007fdc:	f000 f8ac 	bl	8008138 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007fe0:	2301      	movs	r3, #1
 8007fe2:	61bb      	str	r3, [r7, #24]
 8007fe4:	e002      	b.n	8007fec <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007fe6:	f04f 33ff 	mov.w	r3, #4294967295
 8007fea:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007fec:	69bb      	ldr	r3, [r7, #24]
	}
 8007fee:	4618      	mov	r0, r3
 8007ff0:	3720      	adds	r7, #32
 8007ff2:	46bd      	mov	sp, r7
 8007ff4:	bd80      	pop	{r7, pc}
	...

08007ff8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007ff8:	b580      	push	{r7, lr}
 8007ffa:	b088      	sub	sp, #32
 8007ffc:	af00      	add	r7, sp, #0
 8007ffe:	60f8      	str	r0, [r7, #12]
 8008000:	60b9      	str	r1, [r7, #8]
 8008002:	607a      	str	r2, [r7, #4]
 8008004:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008006:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008008:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8008010:	3b01      	subs	r3, #1
 8008012:	009b      	lsls	r3, r3, #2
 8008014:	4413      	add	r3, r2
 8008016:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008018:	69bb      	ldr	r3, [r7, #24]
 800801a:	f023 0307 	bic.w	r3, r3, #7
 800801e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008020:	69bb      	ldr	r3, [r7, #24]
 8008022:	f003 0307 	and.w	r3, r3, #7
 8008026:	2b00      	cmp	r3, #0
 8008028:	d00b      	beq.n	8008042 <prvInitialiseNewTask+0x4a>
	__asm volatile
 800802a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800802e:	f383 8811 	msr	BASEPRI, r3
 8008032:	f3bf 8f6f 	isb	sy
 8008036:	f3bf 8f4f 	dsb	sy
 800803a:	617b      	str	r3, [r7, #20]
}
 800803c:	bf00      	nop
 800803e:	bf00      	nop
 8008040:	e7fd      	b.n	800803e <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008042:	68bb      	ldr	r3, [r7, #8]
 8008044:	2b00      	cmp	r3, #0
 8008046:	d01f      	beq.n	8008088 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008048:	2300      	movs	r3, #0
 800804a:	61fb      	str	r3, [r7, #28]
 800804c:	e012      	b.n	8008074 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800804e:	68ba      	ldr	r2, [r7, #8]
 8008050:	69fb      	ldr	r3, [r7, #28]
 8008052:	4413      	add	r3, r2
 8008054:	7819      	ldrb	r1, [r3, #0]
 8008056:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008058:	69fb      	ldr	r3, [r7, #28]
 800805a:	4413      	add	r3, r2
 800805c:	3334      	adds	r3, #52	@ 0x34
 800805e:	460a      	mov	r2, r1
 8008060:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008062:	68ba      	ldr	r2, [r7, #8]
 8008064:	69fb      	ldr	r3, [r7, #28]
 8008066:	4413      	add	r3, r2
 8008068:	781b      	ldrb	r3, [r3, #0]
 800806a:	2b00      	cmp	r3, #0
 800806c:	d006      	beq.n	800807c <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800806e:	69fb      	ldr	r3, [r7, #28]
 8008070:	3301      	adds	r3, #1
 8008072:	61fb      	str	r3, [r7, #28]
 8008074:	69fb      	ldr	r3, [r7, #28]
 8008076:	2b0f      	cmp	r3, #15
 8008078:	d9e9      	bls.n	800804e <prvInitialiseNewTask+0x56>
 800807a:	e000      	b.n	800807e <prvInitialiseNewTask+0x86>
			{
				break;
 800807c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800807e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008080:	2200      	movs	r2, #0
 8008082:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008086:	e003      	b.n	8008090 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008088:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800808a:	2200      	movs	r2, #0
 800808c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008090:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008092:	2b06      	cmp	r3, #6
 8008094:	d901      	bls.n	800809a <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008096:	2306      	movs	r3, #6
 8008098:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800809a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800809c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800809e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80080a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080a2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80080a4:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80080a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080a8:	2200      	movs	r2, #0
 80080aa:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80080ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080ae:	3304      	adds	r3, #4
 80080b0:	4618      	mov	r0, r3
 80080b2:	f7ff fac5 	bl	8007640 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80080b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080b8:	3318      	adds	r3, #24
 80080ba:	4618      	mov	r0, r3
 80080bc:	f7ff fac0 	bl	8007640 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80080c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80080c4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80080c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080c8:	f1c3 0207 	rsb	r2, r3, #7
 80080cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080ce:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80080d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80080d4:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80080d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080d8:	2200      	movs	r2, #0
 80080da:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80080de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080e0:	2200      	movs	r2, #0
 80080e2:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80080e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080e8:	334c      	adds	r3, #76	@ 0x4c
 80080ea:	224c      	movs	r2, #76	@ 0x4c
 80080ec:	2100      	movs	r1, #0
 80080ee:	4618      	mov	r0, r3
 80080f0:	f002 f940 	bl	800a374 <memset>
 80080f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080f6:	4a0d      	ldr	r2, [pc, #52]	@ (800812c <prvInitialiseNewTask+0x134>)
 80080f8:	651a      	str	r2, [r3, #80]	@ 0x50
 80080fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080fc:	4a0c      	ldr	r2, [pc, #48]	@ (8008130 <prvInitialiseNewTask+0x138>)
 80080fe:	655a      	str	r2, [r3, #84]	@ 0x54
 8008100:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008102:	4a0c      	ldr	r2, [pc, #48]	@ (8008134 <prvInitialiseNewTask+0x13c>)
 8008104:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008106:	683a      	ldr	r2, [r7, #0]
 8008108:	68f9      	ldr	r1, [r7, #12]
 800810a:	69b8      	ldr	r0, [r7, #24]
 800810c:	f000 fed2 	bl	8008eb4 <pxPortInitialiseStack>
 8008110:	4602      	mov	r2, r0
 8008112:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008114:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008116:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008118:	2b00      	cmp	r3, #0
 800811a:	d002      	beq.n	8008122 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800811c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800811e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008120:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008122:	bf00      	nop
 8008124:	3720      	adds	r7, #32
 8008126:	46bd      	mov	sp, r7
 8008128:	bd80      	pop	{r7, pc}
 800812a:	bf00      	nop
 800812c:	200012c4 	.word	0x200012c4
 8008130:	2000132c 	.word	0x2000132c
 8008134:	20001394 	.word	0x20001394

08008138 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008138:	b580      	push	{r7, lr}
 800813a:	b082      	sub	sp, #8
 800813c:	af00      	add	r7, sp, #0
 800813e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008140:	f000 ffea 	bl	8009118 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008144:	4b2a      	ldr	r3, [pc, #168]	@ (80081f0 <prvAddNewTaskToReadyList+0xb8>)
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	3301      	adds	r3, #1
 800814a:	4a29      	ldr	r2, [pc, #164]	@ (80081f0 <prvAddNewTaskToReadyList+0xb8>)
 800814c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800814e:	4b29      	ldr	r3, [pc, #164]	@ (80081f4 <prvAddNewTaskToReadyList+0xbc>)
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	2b00      	cmp	r3, #0
 8008154:	d109      	bne.n	800816a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008156:	4a27      	ldr	r2, [pc, #156]	@ (80081f4 <prvAddNewTaskToReadyList+0xbc>)
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800815c:	4b24      	ldr	r3, [pc, #144]	@ (80081f0 <prvAddNewTaskToReadyList+0xb8>)
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	2b01      	cmp	r3, #1
 8008162:	d110      	bne.n	8008186 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008164:	f000 fbdc 	bl	8008920 <prvInitialiseTaskLists>
 8008168:	e00d      	b.n	8008186 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800816a:	4b23      	ldr	r3, [pc, #140]	@ (80081f8 <prvAddNewTaskToReadyList+0xc0>)
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	2b00      	cmp	r3, #0
 8008170:	d109      	bne.n	8008186 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008172:	4b20      	ldr	r3, [pc, #128]	@ (80081f4 <prvAddNewTaskToReadyList+0xbc>)
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800817c:	429a      	cmp	r2, r3
 800817e:	d802      	bhi.n	8008186 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008180:	4a1c      	ldr	r2, [pc, #112]	@ (80081f4 <prvAddNewTaskToReadyList+0xbc>)
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008186:	4b1d      	ldr	r3, [pc, #116]	@ (80081fc <prvAddNewTaskToReadyList+0xc4>)
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	3301      	adds	r3, #1
 800818c:	4a1b      	ldr	r2, [pc, #108]	@ (80081fc <prvAddNewTaskToReadyList+0xc4>)
 800818e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008194:	2201      	movs	r2, #1
 8008196:	409a      	lsls	r2, r3
 8008198:	4b19      	ldr	r3, [pc, #100]	@ (8008200 <prvAddNewTaskToReadyList+0xc8>)
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	4313      	orrs	r3, r2
 800819e:	4a18      	ldr	r2, [pc, #96]	@ (8008200 <prvAddNewTaskToReadyList+0xc8>)
 80081a0:	6013      	str	r3, [r2, #0]
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80081a6:	4613      	mov	r3, r2
 80081a8:	009b      	lsls	r3, r3, #2
 80081aa:	4413      	add	r3, r2
 80081ac:	009b      	lsls	r3, r3, #2
 80081ae:	4a15      	ldr	r2, [pc, #84]	@ (8008204 <prvAddNewTaskToReadyList+0xcc>)
 80081b0:	441a      	add	r2, r3
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	3304      	adds	r3, #4
 80081b6:	4619      	mov	r1, r3
 80081b8:	4610      	mov	r0, r2
 80081ba:	f7ff fa4e 	bl	800765a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80081be:	f000 ffdd 	bl	800917c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80081c2:	4b0d      	ldr	r3, [pc, #52]	@ (80081f8 <prvAddNewTaskToReadyList+0xc0>)
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d00e      	beq.n	80081e8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80081ca:	4b0a      	ldr	r3, [pc, #40]	@ (80081f4 <prvAddNewTaskToReadyList+0xbc>)
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081d4:	429a      	cmp	r2, r3
 80081d6:	d207      	bcs.n	80081e8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80081d8:	4b0b      	ldr	r3, [pc, #44]	@ (8008208 <prvAddNewTaskToReadyList+0xd0>)
 80081da:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80081de:	601a      	str	r2, [r3, #0]
 80081e0:	f3bf 8f4f 	dsb	sy
 80081e4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80081e8:	bf00      	nop
 80081ea:	3708      	adds	r7, #8
 80081ec:	46bd      	mov	sp, r7
 80081ee:	bd80      	pop	{r7, pc}
 80081f0:	20000670 	.word	0x20000670
 80081f4:	20000570 	.word	0x20000570
 80081f8:	2000067c 	.word	0x2000067c
 80081fc:	2000068c 	.word	0x2000068c
 8008200:	20000678 	.word	0x20000678
 8008204:	20000574 	.word	0x20000574
 8008208:	e000ed04 	.word	0xe000ed04

0800820c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800820c:	b580      	push	{r7, lr}
 800820e:	b084      	sub	sp, #16
 8008210:	af00      	add	r7, sp, #0
 8008212:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008214:	2300      	movs	r3, #0
 8008216:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	2b00      	cmp	r3, #0
 800821c:	d018      	beq.n	8008250 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800821e:	4b14      	ldr	r3, [pc, #80]	@ (8008270 <vTaskDelay+0x64>)
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	2b00      	cmp	r3, #0
 8008224:	d00b      	beq.n	800823e <vTaskDelay+0x32>
	__asm volatile
 8008226:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800822a:	f383 8811 	msr	BASEPRI, r3
 800822e:	f3bf 8f6f 	isb	sy
 8008232:	f3bf 8f4f 	dsb	sy
 8008236:	60bb      	str	r3, [r7, #8]
}
 8008238:	bf00      	nop
 800823a:	bf00      	nop
 800823c:	e7fd      	b.n	800823a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800823e:	f000 f86d 	bl	800831c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008242:	2100      	movs	r1, #0
 8008244:	6878      	ldr	r0, [r7, #4]
 8008246:	f000 fdcf 	bl	8008de8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800824a:	f000 f875 	bl	8008338 <xTaskResumeAll>
 800824e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	2b00      	cmp	r3, #0
 8008254:	d107      	bne.n	8008266 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8008256:	4b07      	ldr	r3, [pc, #28]	@ (8008274 <vTaskDelay+0x68>)
 8008258:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800825c:	601a      	str	r2, [r3, #0]
 800825e:	f3bf 8f4f 	dsb	sy
 8008262:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008266:	bf00      	nop
 8008268:	3710      	adds	r7, #16
 800826a:	46bd      	mov	sp, r7
 800826c:	bd80      	pop	{r7, pc}
 800826e:	bf00      	nop
 8008270:	20000698 	.word	0x20000698
 8008274:	e000ed04 	.word	0xe000ed04

08008278 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008278:	b580      	push	{r7, lr}
 800827a:	b086      	sub	sp, #24
 800827c:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 800827e:	4b1f      	ldr	r3, [pc, #124]	@ (80082fc <vTaskStartScheduler+0x84>)
 8008280:	9301      	str	r3, [sp, #4]
 8008282:	2300      	movs	r3, #0
 8008284:	9300      	str	r3, [sp, #0]
 8008286:	2300      	movs	r3, #0
 8008288:	2280      	movs	r2, #128	@ 0x80
 800828a:	491d      	ldr	r1, [pc, #116]	@ (8008300 <vTaskStartScheduler+0x88>)
 800828c:	481d      	ldr	r0, [pc, #116]	@ (8008304 <vTaskStartScheduler+0x8c>)
 800828e:	f7ff fe71 	bl	8007f74 <xTaskCreate>
 8008292:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	2b01      	cmp	r3, #1
 8008298:	d11b      	bne.n	80082d2 <vTaskStartScheduler+0x5a>
	__asm volatile
 800829a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800829e:	f383 8811 	msr	BASEPRI, r3
 80082a2:	f3bf 8f6f 	isb	sy
 80082a6:	f3bf 8f4f 	dsb	sy
 80082aa:	60bb      	str	r3, [r7, #8]
}
 80082ac:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80082ae:	4b16      	ldr	r3, [pc, #88]	@ (8008308 <vTaskStartScheduler+0x90>)
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	334c      	adds	r3, #76	@ 0x4c
 80082b4:	4a15      	ldr	r2, [pc, #84]	@ (800830c <vTaskStartScheduler+0x94>)
 80082b6:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80082b8:	4b15      	ldr	r3, [pc, #84]	@ (8008310 <vTaskStartScheduler+0x98>)
 80082ba:	f04f 32ff 	mov.w	r2, #4294967295
 80082be:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80082c0:	4b14      	ldr	r3, [pc, #80]	@ (8008314 <vTaskStartScheduler+0x9c>)
 80082c2:	2201      	movs	r2, #1
 80082c4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80082c6:	4b14      	ldr	r3, [pc, #80]	@ (8008318 <vTaskStartScheduler+0xa0>)
 80082c8:	2200      	movs	r2, #0
 80082ca:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80082cc:	f000 fe80 	bl	8008fd0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80082d0:	e00f      	b.n	80082f2 <vTaskStartScheduler+0x7a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082d8:	d10b      	bne.n	80082f2 <vTaskStartScheduler+0x7a>
	__asm volatile
 80082da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082de:	f383 8811 	msr	BASEPRI, r3
 80082e2:	f3bf 8f6f 	isb	sy
 80082e6:	f3bf 8f4f 	dsb	sy
 80082ea:	607b      	str	r3, [r7, #4]
}
 80082ec:	bf00      	nop
 80082ee:	bf00      	nop
 80082f0:	e7fd      	b.n	80082ee <vTaskStartScheduler+0x76>
}
 80082f2:	bf00      	nop
 80082f4:	3710      	adds	r7, #16
 80082f6:	46bd      	mov	sp, r7
 80082f8:	bd80      	pop	{r7, pc}
 80082fa:	bf00      	nop
 80082fc:	20000694 	.word	0x20000694
 8008300:	0800cd44 	.word	0x0800cd44
 8008304:	080088f1 	.word	0x080088f1
 8008308:	20000570 	.word	0x20000570
 800830c:	20000030 	.word	0x20000030
 8008310:	20000690 	.word	0x20000690
 8008314:	2000067c 	.word	0x2000067c
 8008318:	20000674 	.word	0x20000674

0800831c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800831c:	b480      	push	{r7}
 800831e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008320:	4b04      	ldr	r3, [pc, #16]	@ (8008334 <vTaskSuspendAll+0x18>)
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	3301      	adds	r3, #1
 8008326:	4a03      	ldr	r2, [pc, #12]	@ (8008334 <vTaskSuspendAll+0x18>)
 8008328:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800832a:	bf00      	nop
 800832c:	46bd      	mov	sp, r7
 800832e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008332:	4770      	bx	lr
 8008334:	20000698 	.word	0x20000698

08008338 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008338:	b580      	push	{r7, lr}
 800833a:	b084      	sub	sp, #16
 800833c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800833e:	2300      	movs	r3, #0
 8008340:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008342:	2300      	movs	r3, #0
 8008344:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008346:	4b42      	ldr	r3, [pc, #264]	@ (8008450 <xTaskResumeAll+0x118>)
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	2b00      	cmp	r3, #0
 800834c:	d10b      	bne.n	8008366 <xTaskResumeAll+0x2e>
	__asm volatile
 800834e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008352:	f383 8811 	msr	BASEPRI, r3
 8008356:	f3bf 8f6f 	isb	sy
 800835a:	f3bf 8f4f 	dsb	sy
 800835e:	603b      	str	r3, [r7, #0]
}
 8008360:	bf00      	nop
 8008362:	bf00      	nop
 8008364:	e7fd      	b.n	8008362 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008366:	f000 fed7 	bl	8009118 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800836a:	4b39      	ldr	r3, [pc, #228]	@ (8008450 <xTaskResumeAll+0x118>)
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	3b01      	subs	r3, #1
 8008370:	4a37      	ldr	r2, [pc, #220]	@ (8008450 <xTaskResumeAll+0x118>)
 8008372:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008374:	4b36      	ldr	r3, [pc, #216]	@ (8008450 <xTaskResumeAll+0x118>)
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	2b00      	cmp	r3, #0
 800837a:	d161      	bne.n	8008440 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800837c:	4b35      	ldr	r3, [pc, #212]	@ (8008454 <xTaskResumeAll+0x11c>)
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	2b00      	cmp	r3, #0
 8008382:	d05d      	beq.n	8008440 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008384:	e02e      	b.n	80083e4 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008386:	4b34      	ldr	r3, [pc, #208]	@ (8008458 <xTaskResumeAll+0x120>)
 8008388:	68db      	ldr	r3, [r3, #12]
 800838a:	68db      	ldr	r3, [r3, #12]
 800838c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	3318      	adds	r3, #24
 8008392:	4618      	mov	r0, r3
 8008394:	f7ff f9be 	bl	8007714 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	3304      	adds	r3, #4
 800839c:	4618      	mov	r0, r3
 800839e:	f7ff f9b9 	bl	8007714 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083a6:	2201      	movs	r2, #1
 80083a8:	409a      	lsls	r2, r3
 80083aa:	4b2c      	ldr	r3, [pc, #176]	@ (800845c <xTaskResumeAll+0x124>)
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	4313      	orrs	r3, r2
 80083b0:	4a2a      	ldr	r2, [pc, #168]	@ (800845c <xTaskResumeAll+0x124>)
 80083b2:	6013      	str	r3, [r2, #0]
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80083b8:	4613      	mov	r3, r2
 80083ba:	009b      	lsls	r3, r3, #2
 80083bc:	4413      	add	r3, r2
 80083be:	009b      	lsls	r3, r3, #2
 80083c0:	4a27      	ldr	r2, [pc, #156]	@ (8008460 <xTaskResumeAll+0x128>)
 80083c2:	441a      	add	r2, r3
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	3304      	adds	r3, #4
 80083c8:	4619      	mov	r1, r3
 80083ca:	4610      	mov	r0, r2
 80083cc:	f7ff f945 	bl	800765a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80083d4:	4b23      	ldr	r3, [pc, #140]	@ (8008464 <xTaskResumeAll+0x12c>)
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083da:	429a      	cmp	r2, r3
 80083dc:	d302      	bcc.n	80083e4 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80083de:	4b22      	ldr	r3, [pc, #136]	@ (8008468 <xTaskResumeAll+0x130>)
 80083e0:	2201      	movs	r2, #1
 80083e2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80083e4:	4b1c      	ldr	r3, [pc, #112]	@ (8008458 <xTaskResumeAll+0x120>)
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d1cc      	bne.n	8008386 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d001      	beq.n	80083f6 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80083f2:	f000 fb19 	bl	8008a28 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80083f6:	4b1d      	ldr	r3, [pc, #116]	@ (800846c <xTaskResumeAll+0x134>)
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d010      	beq.n	8008424 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008402:	f000 f847 	bl	8008494 <xTaskIncrementTick>
 8008406:	4603      	mov	r3, r0
 8008408:	2b00      	cmp	r3, #0
 800840a:	d002      	beq.n	8008412 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800840c:	4b16      	ldr	r3, [pc, #88]	@ (8008468 <xTaskResumeAll+0x130>)
 800840e:	2201      	movs	r2, #1
 8008410:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	3b01      	subs	r3, #1
 8008416:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	2b00      	cmp	r3, #0
 800841c:	d1f1      	bne.n	8008402 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800841e:	4b13      	ldr	r3, [pc, #76]	@ (800846c <xTaskResumeAll+0x134>)
 8008420:	2200      	movs	r2, #0
 8008422:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008424:	4b10      	ldr	r3, [pc, #64]	@ (8008468 <xTaskResumeAll+0x130>)
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	2b00      	cmp	r3, #0
 800842a:	d009      	beq.n	8008440 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800842c:	2301      	movs	r3, #1
 800842e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008430:	4b0f      	ldr	r3, [pc, #60]	@ (8008470 <xTaskResumeAll+0x138>)
 8008432:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008436:	601a      	str	r2, [r3, #0]
 8008438:	f3bf 8f4f 	dsb	sy
 800843c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008440:	f000 fe9c 	bl	800917c <vPortExitCritical>

	return xAlreadyYielded;
 8008444:	68bb      	ldr	r3, [r7, #8]
}
 8008446:	4618      	mov	r0, r3
 8008448:	3710      	adds	r7, #16
 800844a:	46bd      	mov	sp, r7
 800844c:	bd80      	pop	{r7, pc}
 800844e:	bf00      	nop
 8008450:	20000698 	.word	0x20000698
 8008454:	20000670 	.word	0x20000670
 8008458:	20000630 	.word	0x20000630
 800845c:	20000678 	.word	0x20000678
 8008460:	20000574 	.word	0x20000574
 8008464:	20000570 	.word	0x20000570
 8008468:	20000684 	.word	0x20000684
 800846c:	20000680 	.word	0x20000680
 8008470:	e000ed04 	.word	0xe000ed04

08008474 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008474:	b480      	push	{r7}
 8008476:	b083      	sub	sp, #12
 8008478:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800847a:	4b05      	ldr	r3, [pc, #20]	@ (8008490 <xTaskGetTickCount+0x1c>)
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008480:	687b      	ldr	r3, [r7, #4]
}
 8008482:	4618      	mov	r0, r3
 8008484:	370c      	adds	r7, #12
 8008486:	46bd      	mov	sp, r7
 8008488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800848c:	4770      	bx	lr
 800848e:	bf00      	nop
 8008490:	20000674 	.word	0x20000674

08008494 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008494:	b580      	push	{r7, lr}
 8008496:	b086      	sub	sp, #24
 8008498:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800849a:	2300      	movs	r3, #0
 800849c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800849e:	4b4f      	ldr	r3, [pc, #316]	@ (80085dc <xTaskIncrementTick+0x148>)
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	f040 808f 	bne.w	80085c6 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80084a8:	4b4d      	ldr	r3, [pc, #308]	@ (80085e0 <xTaskIncrementTick+0x14c>)
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	3301      	adds	r3, #1
 80084ae:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80084b0:	4a4b      	ldr	r2, [pc, #300]	@ (80085e0 <xTaskIncrementTick+0x14c>)
 80084b2:	693b      	ldr	r3, [r7, #16]
 80084b4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80084b6:	693b      	ldr	r3, [r7, #16]
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d121      	bne.n	8008500 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80084bc:	4b49      	ldr	r3, [pc, #292]	@ (80085e4 <xTaskIncrementTick+0x150>)
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d00b      	beq.n	80084de <xTaskIncrementTick+0x4a>
	__asm volatile
 80084c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084ca:	f383 8811 	msr	BASEPRI, r3
 80084ce:	f3bf 8f6f 	isb	sy
 80084d2:	f3bf 8f4f 	dsb	sy
 80084d6:	603b      	str	r3, [r7, #0]
}
 80084d8:	bf00      	nop
 80084da:	bf00      	nop
 80084dc:	e7fd      	b.n	80084da <xTaskIncrementTick+0x46>
 80084de:	4b41      	ldr	r3, [pc, #260]	@ (80085e4 <xTaskIncrementTick+0x150>)
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	60fb      	str	r3, [r7, #12]
 80084e4:	4b40      	ldr	r3, [pc, #256]	@ (80085e8 <xTaskIncrementTick+0x154>)
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	4a3e      	ldr	r2, [pc, #248]	@ (80085e4 <xTaskIncrementTick+0x150>)
 80084ea:	6013      	str	r3, [r2, #0]
 80084ec:	4a3e      	ldr	r2, [pc, #248]	@ (80085e8 <xTaskIncrementTick+0x154>)
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	6013      	str	r3, [r2, #0]
 80084f2:	4b3e      	ldr	r3, [pc, #248]	@ (80085ec <xTaskIncrementTick+0x158>)
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	3301      	adds	r3, #1
 80084f8:	4a3c      	ldr	r2, [pc, #240]	@ (80085ec <xTaskIncrementTick+0x158>)
 80084fa:	6013      	str	r3, [r2, #0]
 80084fc:	f000 fa94 	bl	8008a28 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008500:	4b3b      	ldr	r3, [pc, #236]	@ (80085f0 <xTaskIncrementTick+0x15c>)
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	693a      	ldr	r2, [r7, #16]
 8008506:	429a      	cmp	r2, r3
 8008508:	d348      	bcc.n	800859c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800850a:	4b36      	ldr	r3, [pc, #216]	@ (80085e4 <xTaskIncrementTick+0x150>)
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	2b00      	cmp	r3, #0
 8008512:	d104      	bne.n	800851e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008514:	4b36      	ldr	r3, [pc, #216]	@ (80085f0 <xTaskIncrementTick+0x15c>)
 8008516:	f04f 32ff 	mov.w	r2, #4294967295
 800851a:	601a      	str	r2, [r3, #0]
					break;
 800851c:	e03e      	b.n	800859c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800851e:	4b31      	ldr	r3, [pc, #196]	@ (80085e4 <xTaskIncrementTick+0x150>)
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	68db      	ldr	r3, [r3, #12]
 8008524:	68db      	ldr	r3, [r3, #12]
 8008526:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008528:	68bb      	ldr	r3, [r7, #8]
 800852a:	685b      	ldr	r3, [r3, #4]
 800852c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800852e:	693a      	ldr	r2, [r7, #16]
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	429a      	cmp	r2, r3
 8008534:	d203      	bcs.n	800853e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008536:	4a2e      	ldr	r2, [pc, #184]	@ (80085f0 <xTaskIncrementTick+0x15c>)
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800853c:	e02e      	b.n	800859c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800853e:	68bb      	ldr	r3, [r7, #8]
 8008540:	3304      	adds	r3, #4
 8008542:	4618      	mov	r0, r3
 8008544:	f7ff f8e6 	bl	8007714 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008548:	68bb      	ldr	r3, [r7, #8]
 800854a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800854c:	2b00      	cmp	r3, #0
 800854e:	d004      	beq.n	800855a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008550:	68bb      	ldr	r3, [r7, #8]
 8008552:	3318      	adds	r3, #24
 8008554:	4618      	mov	r0, r3
 8008556:	f7ff f8dd 	bl	8007714 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800855a:	68bb      	ldr	r3, [r7, #8]
 800855c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800855e:	2201      	movs	r2, #1
 8008560:	409a      	lsls	r2, r3
 8008562:	4b24      	ldr	r3, [pc, #144]	@ (80085f4 <xTaskIncrementTick+0x160>)
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	4313      	orrs	r3, r2
 8008568:	4a22      	ldr	r2, [pc, #136]	@ (80085f4 <xTaskIncrementTick+0x160>)
 800856a:	6013      	str	r3, [r2, #0]
 800856c:	68bb      	ldr	r3, [r7, #8]
 800856e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008570:	4613      	mov	r3, r2
 8008572:	009b      	lsls	r3, r3, #2
 8008574:	4413      	add	r3, r2
 8008576:	009b      	lsls	r3, r3, #2
 8008578:	4a1f      	ldr	r2, [pc, #124]	@ (80085f8 <xTaskIncrementTick+0x164>)
 800857a:	441a      	add	r2, r3
 800857c:	68bb      	ldr	r3, [r7, #8]
 800857e:	3304      	adds	r3, #4
 8008580:	4619      	mov	r1, r3
 8008582:	4610      	mov	r0, r2
 8008584:	f7ff f869 	bl	800765a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008588:	68bb      	ldr	r3, [r7, #8]
 800858a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800858c:	4b1b      	ldr	r3, [pc, #108]	@ (80085fc <xTaskIncrementTick+0x168>)
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008592:	429a      	cmp	r2, r3
 8008594:	d3b9      	bcc.n	800850a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8008596:	2301      	movs	r3, #1
 8008598:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800859a:	e7b6      	b.n	800850a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800859c:	4b17      	ldr	r3, [pc, #92]	@ (80085fc <xTaskIncrementTick+0x168>)
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80085a2:	4915      	ldr	r1, [pc, #84]	@ (80085f8 <xTaskIncrementTick+0x164>)
 80085a4:	4613      	mov	r3, r2
 80085a6:	009b      	lsls	r3, r3, #2
 80085a8:	4413      	add	r3, r2
 80085aa:	009b      	lsls	r3, r3, #2
 80085ac:	440b      	add	r3, r1
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	2b01      	cmp	r3, #1
 80085b2:	d901      	bls.n	80085b8 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80085b4:	2301      	movs	r3, #1
 80085b6:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80085b8:	4b11      	ldr	r3, [pc, #68]	@ (8008600 <xTaskIncrementTick+0x16c>)
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d007      	beq.n	80085d0 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80085c0:	2301      	movs	r3, #1
 80085c2:	617b      	str	r3, [r7, #20]
 80085c4:	e004      	b.n	80085d0 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80085c6:	4b0f      	ldr	r3, [pc, #60]	@ (8008604 <xTaskIncrementTick+0x170>)
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	3301      	adds	r3, #1
 80085cc:	4a0d      	ldr	r2, [pc, #52]	@ (8008604 <xTaskIncrementTick+0x170>)
 80085ce:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80085d0:	697b      	ldr	r3, [r7, #20]
}
 80085d2:	4618      	mov	r0, r3
 80085d4:	3718      	adds	r7, #24
 80085d6:	46bd      	mov	sp, r7
 80085d8:	bd80      	pop	{r7, pc}
 80085da:	bf00      	nop
 80085dc:	20000698 	.word	0x20000698
 80085e0:	20000674 	.word	0x20000674
 80085e4:	20000628 	.word	0x20000628
 80085e8:	2000062c 	.word	0x2000062c
 80085ec:	20000688 	.word	0x20000688
 80085f0:	20000690 	.word	0x20000690
 80085f4:	20000678 	.word	0x20000678
 80085f8:	20000574 	.word	0x20000574
 80085fc:	20000570 	.word	0x20000570
 8008600:	20000684 	.word	0x20000684
 8008604:	20000680 	.word	0x20000680

08008608 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008608:	b480      	push	{r7}
 800860a:	b087      	sub	sp, #28
 800860c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800860e:	4b2a      	ldr	r3, [pc, #168]	@ (80086b8 <vTaskSwitchContext+0xb0>)
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	2b00      	cmp	r3, #0
 8008614:	d003      	beq.n	800861e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008616:	4b29      	ldr	r3, [pc, #164]	@ (80086bc <vTaskSwitchContext+0xb4>)
 8008618:	2201      	movs	r2, #1
 800861a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800861c:	e045      	b.n	80086aa <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 800861e:	4b27      	ldr	r3, [pc, #156]	@ (80086bc <vTaskSwitchContext+0xb4>)
 8008620:	2200      	movs	r2, #0
 8008622:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008624:	4b26      	ldr	r3, [pc, #152]	@ (80086c0 <vTaskSwitchContext+0xb8>)
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	fab3 f383 	clz	r3, r3
 8008630:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8008632:	7afb      	ldrb	r3, [r7, #11]
 8008634:	f1c3 031f 	rsb	r3, r3, #31
 8008638:	617b      	str	r3, [r7, #20]
 800863a:	4922      	ldr	r1, [pc, #136]	@ (80086c4 <vTaskSwitchContext+0xbc>)
 800863c:	697a      	ldr	r2, [r7, #20]
 800863e:	4613      	mov	r3, r2
 8008640:	009b      	lsls	r3, r3, #2
 8008642:	4413      	add	r3, r2
 8008644:	009b      	lsls	r3, r3, #2
 8008646:	440b      	add	r3, r1
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	2b00      	cmp	r3, #0
 800864c:	d10b      	bne.n	8008666 <vTaskSwitchContext+0x5e>
	__asm volatile
 800864e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008652:	f383 8811 	msr	BASEPRI, r3
 8008656:	f3bf 8f6f 	isb	sy
 800865a:	f3bf 8f4f 	dsb	sy
 800865e:	607b      	str	r3, [r7, #4]
}
 8008660:	bf00      	nop
 8008662:	bf00      	nop
 8008664:	e7fd      	b.n	8008662 <vTaskSwitchContext+0x5a>
 8008666:	697a      	ldr	r2, [r7, #20]
 8008668:	4613      	mov	r3, r2
 800866a:	009b      	lsls	r3, r3, #2
 800866c:	4413      	add	r3, r2
 800866e:	009b      	lsls	r3, r3, #2
 8008670:	4a14      	ldr	r2, [pc, #80]	@ (80086c4 <vTaskSwitchContext+0xbc>)
 8008672:	4413      	add	r3, r2
 8008674:	613b      	str	r3, [r7, #16]
 8008676:	693b      	ldr	r3, [r7, #16]
 8008678:	685b      	ldr	r3, [r3, #4]
 800867a:	685a      	ldr	r2, [r3, #4]
 800867c:	693b      	ldr	r3, [r7, #16]
 800867e:	605a      	str	r2, [r3, #4]
 8008680:	693b      	ldr	r3, [r7, #16]
 8008682:	685a      	ldr	r2, [r3, #4]
 8008684:	693b      	ldr	r3, [r7, #16]
 8008686:	3308      	adds	r3, #8
 8008688:	429a      	cmp	r2, r3
 800868a:	d104      	bne.n	8008696 <vTaskSwitchContext+0x8e>
 800868c:	693b      	ldr	r3, [r7, #16]
 800868e:	685b      	ldr	r3, [r3, #4]
 8008690:	685a      	ldr	r2, [r3, #4]
 8008692:	693b      	ldr	r3, [r7, #16]
 8008694:	605a      	str	r2, [r3, #4]
 8008696:	693b      	ldr	r3, [r7, #16]
 8008698:	685b      	ldr	r3, [r3, #4]
 800869a:	68db      	ldr	r3, [r3, #12]
 800869c:	4a0a      	ldr	r2, [pc, #40]	@ (80086c8 <vTaskSwitchContext+0xc0>)
 800869e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80086a0:	4b09      	ldr	r3, [pc, #36]	@ (80086c8 <vTaskSwitchContext+0xc0>)
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	334c      	adds	r3, #76	@ 0x4c
 80086a6:	4a09      	ldr	r2, [pc, #36]	@ (80086cc <vTaskSwitchContext+0xc4>)
 80086a8:	6013      	str	r3, [r2, #0]
}
 80086aa:	bf00      	nop
 80086ac:	371c      	adds	r7, #28
 80086ae:	46bd      	mov	sp, r7
 80086b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b4:	4770      	bx	lr
 80086b6:	bf00      	nop
 80086b8:	20000698 	.word	0x20000698
 80086bc:	20000684 	.word	0x20000684
 80086c0:	20000678 	.word	0x20000678
 80086c4:	20000574 	.word	0x20000574
 80086c8:	20000570 	.word	0x20000570
 80086cc:	20000030 	.word	0x20000030

080086d0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80086d0:	b580      	push	{r7, lr}
 80086d2:	b084      	sub	sp, #16
 80086d4:	af00      	add	r7, sp, #0
 80086d6:	6078      	str	r0, [r7, #4]
 80086d8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d10b      	bne.n	80086f8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80086e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086e4:	f383 8811 	msr	BASEPRI, r3
 80086e8:	f3bf 8f6f 	isb	sy
 80086ec:	f3bf 8f4f 	dsb	sy
 80086f0:	60fb      	str	r3, [r7, #12]
}
 80086f2:	bf00      	nop
 80086f4:	bf00      	nop
 80086f6:	e7fd      	b.n	80086f4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80086f8:	4b07      	ldr	r3, [pc, #28]	@ (8008718 <vTaskPlaceOnEventList+0x48>)
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	3318      	adds	r3, #24
 80086fe:	4619      	mov	r1, r3
 8008700:	6878      	ldr	r0, [r7, #4]
 8008702:	f7fe ffce 	bl	80076a2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008706:	2101      	movs	r1, #1
 8008708:	6838      	ldr	r0, [r7, #0]
 800870a:	f000 fb6d 	bl	8008de8 <prvAddCurrentTaskToDelayedList>
}
 800870e:	bf00      	nop
 8008710:	3710      	adds	r7, #16
 8008712:	46bd      	mov	sp, r7
 8008714:	bd80      	pop	{r7, pc}
 8008716:	bf00      	nop
 8008718:	20000570 	.word	0x20000570

0800871c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800871c:	b580      	push	{r7, lr}
 800871e:	b086      	sub	sp, #24
 8008720:	af00      	add	r7, sp, #0
 8008722:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	68db      	ldr	r3, [r3, #12]
 8008728:	68db      	ldr	r3, [r3, #12]
 800872a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800872c:	693b      	ldr	r3, [r7, #16]
 800872e:	2b00      	cmp	r3, #0
 8008730:	d10b      	bne.n	800874a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8008732:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008736:	f383 8811 	msr	BASEPRI, r3
 800873a:	f3bf 8f6f 	isb	sy
 800873e:	f3bf 8f4f 	dsb	sy
 8008742:	60fb      	str	r3, [r7, #12]
}
 8008744:	bf00      	nop
 8008746:	bf00      	nop
 8008748:	e7fd      	b.n	8008746 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800874a:	693b      	ldr	r3, [r7, #16]
 800874c:	3318      	adds	r3, #24
 800874e:	4618      	mov	r0, r3
 8008750:	f7fe ffe0 	bl	8007714 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008754:	4b1d      	ldr	r3, [pc, #116]	@ (80087cc <xTaskRemoveFromEventList+0xb0>)
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	2b00      	cmp	r3, #0
 800875a:	d11c      	bne.n	8008796 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800875c:	693b      	ldr	r3, [r7, #16]
 800875e:	3304      	adds	r3, #4
 8008760:	4618      	mov	r0, r3
 8008762:	f7fe ffd7 	bl	8007714 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008766:	693b      	ldr	r3, [r7, #16]
 8008768:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800876a:	2201      	movs	r2, #1
 800876c:	409a      	lsls	r2, r3
 800876e:	4b18      	ldr	r3, [pc, #96]	@ (80087d0 <xTaskRemoveFromEventList+0xb4>)
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	4313      	orrs	r3, r2
 8008774:	4a16      	ldr	r2, [pc, #88]	@ (80087d0 <xTaskRemoveFromEventList+0xb4>)
 8008776:	6013      	str	r3, [r2, #0]
 8008778:	693b      	ldr	r3, [r7, #16]
 800877a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800877c:	4613      	mov	r3, r2
 800877e:	009b      	lsls	r3, r3, #2
 8008780:	4413      	add	r3, r2
 8008782:	009b      	lsls	r3, r3, #2
 8008784:	4a13      	ldr	r2, [pc, #76]	@ (80087d4 <xTaskRemoveFromEventList+0xb8>)
 8008786:	441a      	add	r2, r3
 8008788:	693b      	ldr	r3, [r7, #16]
 800878a:	3304      	adds	r3, #4
 800878c:	4619      	mov	r1, r3
 800878e:	4610      	mov	r0, r2
 8008790:	f7fe ff63 	bl	800765a <vListInsertEnd>
 8008794:	e005      	b.n	80087a2 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008796:	693b      	ldr	r3, [r7, #16]
 8008798:	3318      	adds	r3, #24
 800879a:	4619      	mov	r1, r3
 800879c:	480e      	ldr	r0, [pc, #56]	@ (80087d8 <xTaskRemoveFromEventList+0xbc>)
 800879e:	f7fe ff5c 	bl	800765a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80087a2:	693b      	ldr	r3, [r7, #16]
 80087a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80087a6:	4b0d      	ldr	r3, [pc, #52]	@ (80087dc <xTaskRemoveFromEventList+0xc0>)
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087ac:	429a      	cmp	r2, r3
 80087ae:	d905      	bls.n	80087bc <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80087b0:	2301      	movs	r3, #1
 80087b2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80087b4:	4b0a      	ldr	r3, [pc, #40]	@ (80087e0 <xTaskRemoveFromEventList+0xc4>)
 80087b6:	2201      	movs	r2, #1
 80087b8:	601a      	str	r2, [r3, #0]
 80087ba:	e001      	b.n	80087c0 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80087bc:	2300      	movs	r3, #0
 80087be:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80087c0:	697b      	ldr	r3, [r7, #20]
}
 80087c2:	4618      	mov	r0, r3
 80087c4:	3718      	adds	r7, #24
 80087c6:	46bd      	mov	sp, r7
 80087c8:	bd80      	pop	{r7, pc}
 80087ca:	bf00      	nop
 80087cc:	20000698 	.word	0x20000698
 80087d0:	20000678 	.word	0x20000678
 80087d4:	20000574 	.word	0x20000574
 80087d8:	20000630 	.word	0x20000630
 80087dc:	20000570 	.word	0x20000570
 80087e0:	20000684 	.word	0x20000684

080087e4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80087e4:	b480      	push	{r7}
 80087e6:	b083      	sub	sp, #12
 80087e8:	af00      	add	r7, sp, #0
 80087ea:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80087ec:	4b06      	ldr	r3, [pc, #24]	@ (8008808 <vTaskInternalSetTimeOutState+0x24>)
 80087ee:	681a      	ldr	r2, [r3, #0]
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80087f4:	4b05      	ldr	r3, [pc, #20]	@ (800880c <vTaskInternalSetTimeOutState+0x28>)
 80087f6:	681a      	ldr	r2, [r3, #0]
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	605a      	str	r2, [r3, #4]
}
 80087fc:	bf00      	nop
 80087fe:	370c      	adds	r7, #12
 8008800:	46bd      	mov	sp, r7
 8008802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008806:	4770      	bx	lr
 8008808:	20000688 	.word	0x20000688
 800880c:	20000674 	.word	0x20000674

08008810 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008810:	b580      	push	{r7, lr}
 8008812:	b088      	sub	sp, #32
 8008814:	af00      	add	r7, sp, #0
 8008816:	6078      	str	r0, [r7, #4]
 8008818:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	2b00      	cmp	r3, #0
 800881e:	d10b      	bne.n	8008838 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8008820:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008824:	f383 8811 	msr	BASEPRI, r3
 8008828:	f3bf 8f6f 	isb	sy
 800882c:	f3bf 8f4f 	dsb	sy
 8008830:	613b      	str	r3, [r7, #16]
}
 8008832:	bf00      	nop
 8008834:	bf00      	nop
 8008836:	e7fd      	b.n	8008834 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008838:	683b      	ldr	r3, [r7, #0]
 800883a:	2b00      	cmp	r3, #0
 800883c:	d10b      	bne.n	8008856 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800883e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008842:	f383 8811 	msr	BASEPRI, r3
 8008846:	f3bf 8f6f 	isb	sy
 800884a:	f3bf 8f4f 	dsb	sy
 800884e:	60fb      	str	r3, [r7, #12]
}
 8008850:	bf00      	nop
 8008852:	bf00      	nop
 8008854:	e7fd      	b.n	8008852 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8008856:	f000 fc5f 	bl	8009118 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800885a:	4b1d      	ldr	r3, [pc, #116]	@ (80088d0 <xTaskCheckForTimeOut+0xc0>)
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	685b      	ldr	r3, [r3, #4]
 8008864:	69ba      	ldr	r2, [r7, #24]
 8008866:	1ad3      	subs	r3, r2, r3
 8008868:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800886a:	683b      	ldr	r3, [r7, #0]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008872:	d102      	bne.n	800887a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008874:	2300      	movs	r3, #0
 8008876:	61fb      	str	r3, [r7, #28]
 8008878:	e023      	b.n	80088c2 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	681a      	ldr	r2, [r3, #0]
 800887e:	4b15      	ldr	r3, [pc, #84]	@ (80088d4 <xTaskCheckForTimeOut+0xc4>)
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	429a      	cmp	r2, r3
 8008884:	d007      	beq.n	8008896 <xTaskCheckForTimeOut+0x86>
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	685b      	ldr	r3, [r3, #4]
 800888a:	69ba      	ldr	r2, [r7, #24]
 800888c:	429a      	cmp	r2, r3
 800888e:	d302      	bcc.n	8008896 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008890:	2301      	movs	r3, #1
 8008892:	61fb      	str	r3, [r7, #28]
 8008894:	e015      	b.n	80088c2 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008896:	683b      	ldr	r3, [r7, #0]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	697a      	ldr	r2, [r7, #20]
 800889c:	429a      	cmp	r2, r3
 800889e:	d20b      	bcs.n	80088b8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80088a0:	683b      	ldr	r3, [r7, #0]
 80088a2:	681a      	ldr	r2, [r3, #0]
 80088a4:	697b      	ldr	r3, [r7, #20]
 80088a6:	1ad2      	subs	r2, r2, r3
 80088a8:	683b      	ldr	r3, [r7, #0]
 80088aa:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80088ac:	6878      	ldr	r0, [r7, #4]
 80088ae:	f7ff ff99 	bl	80087e4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80088b2:	2300      	movs	r3, #0
 80088b4:	61fb      	str	r3, [r7, #28]
 80088b6:	e004      	b.n	80088c2 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80088b8:	683b      	ldr	r3, [r7, #0]
 80088ba:	2200      	movs	r2, #0
 80088bc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80088be:	2301      	movs	r3, #1
 80088c0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80088c2:	f000 fc5b 	bl	800917c <vPortExitCritical>

	return xReturn;
 80088c6:	69fb      	ldr	r3, [r7, #28]
}
 80088c8:	4618      	mov	r0, r3
 80088ca:	3720      	adds	r7, #32
 80088cc:	46bd      	mov	sp, r7
 80088ce:	bd80      	pop	{r7, pc}
 80088d0:	20000674 	.word	0x20000674
 80088d4:	20000688 	.word	0x20000688

080088d8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80088d8:	b480      	push	{r7}
 80088da:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80088dc:	4b03      	ldr	r3, [pc, #12]	@ (80088ec <vTaskMissedYield+0x14>)
 80088de:	2201      	movs	r2, #1
 80088e0:	601a      	str	r2, [r3, #0]
}
 80088e2:	bf00      	nop
 80088e4:	46bd      	mov	sp, r7
 80088e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ea:	4770      	bx	lr
 80088ec:	20000684 	.word	0x20000684

080088f0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80088f0:	b580      	push	{r7, lr}
 80088f2:	b082      	sub	sp, #8
 80088f4:	af00      	add	r7, sp, #0
 80088f6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80088f8:	f000 f852 	bl	80089a0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80088fc:	4b06      	ldr	r3, [pc, #24]	@ (8008918 <prvIdleTask+0x28>)
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	2b01      	cmp	r3, #1
 8008902:	d9f9      	bls.n	80088f8 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008904:	4b05      	ldr	r3, [pc, #20]	@ (800891c <prvIdleTask+0x2c>)
 8008906:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800890a:	601a      	str	r2, [r3, #0]
 800890c:	f3bf 8f4f 	dsb	sy
 8008910:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008914:	e7f0      	b.n	80088f8 <prvIdleTask+0x8>
 8008916:	bf00      	nop
 8008918:	20000574 	.word	0x20000574
 800891c:	e000ed04 	.word	0xe000ed04

08008920 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008920:	b580      	push	{r7, lr}
 8008922:	b082      	sub	sp, #8
 8008924:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008926:	2300      	movs	r3, #0
 8008928:	607b      	str	r3, [r7, #4]
 800892a:	e00c      	b.n	8008946 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800892c:	687a      	ldr	r2, [r7, #4]
 800892e:	4613      	mov	r3, r2
 8008930:	009b      	lsls	r3, r3, #2
 8008932:	4413      	add	r3, r2
 8008934:	009b      	lsls	r3, r3, #2
 8008936:	4a12      	ldr	r2, [pc, #72]	@ (8008980 <prvInitialiseTaskLists+0x60>)
 8008938:	4413      	add	r3, r2
 800893a:	4618      	mov	r0, r3
 800893c:	f7fe fe60 	bl	8007600 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	3301      	adds	r3, #1
 8008944:	607b      	str	r3, [r7, #4]
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	2b06      	cmp	r3, #6
 800894a:	d9ef      	bls.n	800892c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800894c:	480d      	ldr	r0, [pc, #52]	@ (8008984 <prvInitialiseTaskLists+0x64>)
 800894e:	f7fe fe57 	bl	8007600 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008952:	480d      	ldr	r0, [pc, #52]	@ (8008988 <prvInitialiseTaskLists+0x68>)
 8008954:	f7fe fe54 	bl	8007600 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008958:	480c      	ldr	r0, [pc, #48]	@ (800898c <prvInitialiseTaskLists+0x6c>)
 800895a:	f7fe fe51 	bl	8007600 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800895e:	480c      	ldr	r0, [pc, #48]	@ (8008990 <prvInitialiseTaskLists+0x70>)
 8008960:	f7fe fe4e 	bl	8007600 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008964:	480b      	ldr	r0, [pc, #44]	@ (8008994 <prvInitialiseTaskLists+0x74>)
 8008966:	f7fe fe4b 	bl	8007600 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800896a:	4b0b      	ldr	r3, [pc, #44]	@ (8008998 <prvInitialiseTaskLists+0x78>)
 800896c:	4a05      	ldr	r2, [pc, #20]	@ (8008984 <prvInitialiseTaskLists+0x64>)
 800896e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008970:	4b0a      	ldr	r3, [pc, #40]	@ (800899c <prvInitialiseTaskLists+0x7c>)
 8008972:	4a05      	ldr	r2, [pc, #20]	@ (8008988 <prvInitialiseTaskLists+0x68>)
 8008974:	601a      	str	r2, [r3, #0]
}
 8008976:	bf00      	nop
 8008978:	3708      	adds	r7, #8
 800897a:	46bd      	mov	sp, r7
 800897c:	bd80      	pop	{r7, pc}
 800897e:	bf00      	nop
 8008980:	20000574 	.word	0x20000574
 8008984:	20000600 	.word	0x20000600
 8008988:	20000614 	.word	0x20000614
 800898c:	20000630 	.word	0x20000630
 8008990:	20000644 	.word	0x20000644
 8008994:	2000065c 	.word	0x2000065c
 8008998:	20000628 	.word	0x20000628
 800899c:	2000062c 	.word	0x2000062c

080089a0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80089a0:	b580      	push	{r7, lr}
 80089a2:	b082      	sub	sp, #8
 80089a4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80089a6:	e019      	b.n	80089dc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80089a8:	f000 fbb6 	bl	8009118 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80089ac:	4b10      	ldr	r3, [pc, #64]	@ (80089f0 <prvCheckTasksWaitingTermination+0x50>)
 80089ae:	68db      	ldr	r3, [r3, #12]
 80089b0:	68db      	ldr	r3, [r3, #12]
 80089b2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	3304      	adds	r3, #4
 80089b8:	4618      	mov	r0, r3
 80089ba:	f7fe feab 	bl	8007714 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80089be:	4b0d      	ldr	r3, [pc, #52]	@ (80089f4 <prvCheckTasksWaitingTermination+0x54>)
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	3b01      	subs	r3, #1
 80089c4:	4a0b      	ldr	r2, [pc, #44]	@ (80089f4 <prvCheckTasksWaitingTermination+0x54>)
 80089c6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80089c8:	4b0b      	ldr	r3, [pc, #44]	@ (80089f8 <prvCheckTasksWaitingTermination+0x58>)
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	3b01      	subs	r3, #1
 80089ce:	4a0a      	ldr	r2, [pc, #40]	@ (80089f8 <prvCheckTasksWaitingTermination+0x58>)
 80089d0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80089d2:	f000 fbd3 	bl	800917c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80089d6:	6878      	ldr	r0, [r7, #4]
 80089d8:	f000 f810 	bl	80089fc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80089dc:	4b06      	ldr	r3, [pc, #24]	@ (80089f8 <prvCheckTasksWaitingTermination+0x58>)
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d1e1      	bne.n	80089a8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80089e4:	bf00      	nop
 80089e6:	bf00      	nop
 80089e8:	3708      	adds	r7, #8
 80089ea:	46bd      	mov	sp, r7
 80089ec:	bd80      	pop	{r7, pc}
 80089ee:	bf00      	nop
 80089f0:	20000644 	.word	0x20000644
 80089f4:	20000670 	.word	0x20000670
 80089f8:	20000658 	.word	0x20000658

080089fc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80089fc:	b580      	push	{r7, lr}
 80089fe:	b082      	sub	sp, #8
 8008a00:	af00      	add	r7, sp, #0
 8008a02:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	334c      	adds	r3, #76	@ 0x4c
 8008a08:	4618      	mov	r0, r3
 8008a0a:	f001 fccf 	bl	800a3ac <_reclaim_reent>

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a12:	4618      	mov	r0, r3
 8008a14:	f000 fd2e 	bl	8009474 <vPortFree>
			vPortFree( pxTCB );
 8008a18:	6878      	ldr	r0, [r7, #4]
 8008a1a:	f000 fd2b 	bl	8009474 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008a1e:	bf00      	nop
 8008a20:	3708      	adds	r7, #8
 8008a22:	46bd      	mov	sp, r7
 8008a24:	bd80      	pop	{r7, pc}
	...

08008a28 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008a28:	b480      	push	{r7}
 8008a2a:	b083      	sub	sp, #12
 8008a2c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008a2e:	4b0c      	ldr	r3, [pc, #48]	@ (8008a60 <prvResetNextTaskUnblockTime+0x38>)
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d104      	bne.n	8008a42 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008a38:	4b0a      	ldr	r3, [pc, #40]	@ (8008a64 <prvResetNextTaskUnblockTime+0x3c>)
 8008a3a:	f04f 32ff 	mov.w	r2, #4294967295
 8008a3e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008a40:	e008      	b.n	8008a54 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008a42:	4b07      	ldr	r3, [pc, #28]	@ (8008a60 <prvResetNextTaskUnblockTime+0x38>)
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	68db      	ldr	r3, [r3, #12]
 8008a48:	68db      	ldr	r3, [r3, #12]
 8008a4a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	685b      	ldr	r3, [r3, #4]
 8008a50:	4a04      	ldr	r2, [pc, #16]	@ (8008a64 <prvResetNextTaskUnblockTime+0x3c>)
 8008a52:	6013      	str	r3, [r2, #0]
}
 8008a54:	bf00      	nop
 8008a56:	370c      	adds	r7, #12
 8008a58:	46bd      	mov	sp, r7
 8008a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a5e:	4770      	bx	lr
 8008a60:	20000628 	.word	0x20000628
 8008a64:	20000690 	.word	0x20000690

08008a68 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008a68:	b480      	push	{r7}
 8008a6a:	b083      	sub	sp, #12
 8008a6c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008a6e:	4b0b      	ldr	r3, [pc, #44]	@ (8008a9c <xTaskGetSchedulerState+0x34>)
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d102      	bne.n	8008a7c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008a76:	2301      	movs	r3, #1
 8008a78:	607b      	str	r3, [r7, #4]
 8008a7a:	e008      	b.n	8008a8e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008a7c:	4b08      	ldr	r3, [pc, #32]	@ (8008aa0 <xTaskGetSchedulerState+0x38>)
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d102      	bne.n	8008a8a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008a84:	2302      	movs	r3, #2
 8008a86:	607b      	str	r3, [r7, #4]
 8008a88:	e001      	b.n	8008a8e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008a8a:	2300      	movs	r3, #0
 8008a8c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008a8e:	687b      	ldr	r3, [r7, #4]
	}
 8008a90:	4618      	mov	r0, r3
 8008a92:	370c      	adds	r7, #12
 8008a94:	46bd      	mov	sp, r7
 8008a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a9a:	4770      	bx	lr
 8008a9c:	2000067c 	.word	0x2000067c
 8008aa0:	20000698 	.word	0x20000698

08008aa4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8008aa4:	b580      	push	{r7, lr}
 8008aa6:	b084      	sub	sp, #16
 8008aa8:	af00      	add	r7, sp, #0
 8008aaa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8008ab0:	2300      	movs	r3, #0
 8008ab2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d05e      	beq.n	8008b78 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8008aba:	68bb      	ldr	r3, [r7, #8]
 8008abc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008abe:	4b31      	ldr	r3, [pc, #196]	@ (8008b84 <xTaskPriorityInherit+0xe0>)
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ac4:	429a      	cmp	r2, r3
 8008ac6:	d24e      	bcs.n	8008b66 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008ac8:	68bb      	ldr	r3, [r7, #8]
 8008aca:	699b      	ldr	r3, [r3, #24]
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	db06      	blt.n	8008ade <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008ad0:	4b2c      	ldr	r3, [pc, #176]	@ (8008b84 <xTaskPriorityInherit+0xe0>)
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ad6:	f1c3 0207 	rsb	r2, r3, #7
 8008ada:	68bb      	ldr	r3, [r7, #8]
 8008adc:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8008ade:	68bb      	ldr	r3, [r7, #8]
 8008ae0:	6959      	ldr	r1, [r3, #20]
 8008ae2:	68bb      	ldr	r3, [r7, #8]
 8008ae4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ae6:	4613      	mov	r3, r2
 8008ae8:	009b      	lsls	r3, r3, #2
 8008aea:	4413      	add	r3, r2
 8008aec:	009b      	lsls	r3, r3, #2
 8008aee:	4a26      	ldr	r2, [pc, #152]	@ (8008b88 <xTaskPriorityInherit+0xe4>)
 8008af0:	4413      	add	r3, r2
 8008af2:	4299      	cmp	r1, r3
 8008af4:	d12f      	bne.n	8008b56 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008af6:	68bb      	ldr	r3, [r7, #8]
 8008af8:	3304      	adds	r3, #4
 8008afa:	4618      	mov	r0, r3
 8008afc:	f7fe fe0a 	bl	8007714 <uxListRemove>
 8008b00:	4603      	mov	r3, r0
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d10a      	bne.n	8008b1c <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8008b06:	68bb      	ldr	r3, [r7, #8]
 8008b08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b0a:	2201      	movs	r2, #1
 8008b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8008b10:	43da      	mvns	r2, r3
 8008b12:	4b1e      	ldr	r3, [pc, #120]	@ (8008b8c <xTaskPriorityInherit+0xe8>)
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	4013      	ands	r3, r2
 8008b18:	4a1c      	ldr	r2, [pc, #112]	@ (8008b8c <xTaskPriorityInherit+0xe8>)
 8008b1a:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008b1c:	4b19      	ldr	r3, [pc, #100]	@ (8008b84 <xTaskPriorityInherit+0xe0>)
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b22:	68bb      	ldr	r3, [r7, #8]
 8008b24:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8008b26:	68bb      	ldr	r3, [r7, #8]
 8008b28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b2a:	2201      	movs	r2, #1
 8008b2c:	409a      	lsls	r2, r3
 8008b2e:	4b17      	ldr	r3, [pc, #92]	@ (8008b8c <xTaskPriorityInherit+0xe8>)
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	4313      	orrs	r3, r2
 8008b34:	4a15      	ldr	r2, [pc, #84]	@ (8008b8c <xTaskPriorityInherit+0xe8>)
 8008b36:	6013      	str	r3, [r2, #0]
 8008b38:	68bb      	ldr	r3, [r7, #8]
 8008b3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b3c:	4613      	mov	r3, r2
 8008b3e:	009b      	lsls	r3, r3, #2
 8008b40:	4413      	add	r3, r2
 8008b42:	009b      	lsls	r3, r3, #2
 8008b44:	4a10      	ldr	r2, [pc, #64]	@ (8008b88 <xTaskPriorityInherit+0xe4>)
 8008b46:	441a      	add	r2, r3
 8008b48:	68bb      	ldr	r3, [r7, #8]
 8008b4a:	3304      	adds	r3, #4
 8008b4c:	4619      	mov	r1, r3
 8008b4e:	4610      	mov	r0, r2
 8008b50:	f7fe fd83 	bl	800765a <vListInsertEnd>
 8008b54:	e004      	b.n	8008b60 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008b56:	4b0b      	ldr	r3, [pc, #44]	@ (8008b84 <xTaskPriorityInherit+0xe0>)
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b5c:	68bb      	ldr	r3, [r7, #8]
 8008b5e:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8008b60:	2301      	movs	r3, #1
 8008b62:	60fb      	str	r3, [r7, #12]
 8008b64:	e008      	b.n	8008b78 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8008b66:	68bb      	ldr	r3, [r7, #8]
 8008b68:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008b6a:	4b06      	ldr	r3, [pc, #24]	@ (8008b84 <xTaskPriorityInherit+0xe0>)
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b70:	429a      	cmp	r2, r3
 8008b72:	d201      	bcs.n	8008b78 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8008b74:	2301      	movs	r3, #1
 8008b76:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008b78:	68fb      	ldr	r3, [r7, #12]
	}
 8008b7a:	4618      	mov	r0, r3
 8008b7c:	3710      	adds	r7, #16
 8008b7e:	46bd      	mov	sp, r7
 8008b80:	bd80      	pop	{r7, pc}
 8008b82:	bf00      	nop
 8008b84:	20000570 	.word	0x20000570
 8008b88:	20000574 	.word	0x20000574
 8008b8c:	20000678 	.word	0x20000678

08008b90 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008b90:	b580      	push	{r7, lr}
 8008b92:	b086      	sub	sp, #24
 8008b94:	af00      	add	r7, sp, #0
 8008b96:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008b9c:	2300      	movs	r3, #0
 8008b9e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d070      	beq.n	8008c88 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8008ba6:	4b3b      	ldr	r3, [pc, #236]	@ (8008c94 <xTaskPriorityDisinherit+0x104>)
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	693a      	ldr	r2, [r7, #16]
 8008bac:	429a      	cmp	r2, r3
 8008bae:	d00b      	beq.n	8008bc8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8008bb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bb4:	f383 8811 	msr	BASEPRI, r3
 8008bb8:	f3bf 8f6f 	isb	sy
 8008bbc:	f3bf 8f4f 	dsb	sy
 8008bc0:	60fb      	str	r3, [r7, #12]
}
 8008bc2:	bf00      	nop
 8008bc4:	bf00      	nop
 8008bc6:	e7fd      	b.n	8008bc4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8008bc8:	693b      	ldr	r3, [r7, #16]
 8008bca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d10b      	bne.n	8008be8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8008bd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bd4:	f383 8811 	msr	BASEPRI, r3
 8008bd8:	f3bf 8f6f 	isb	sy
 8008bdc:	f3bf 8f4f 	dsb	sy
 8008be0:	60bb      	str	r3, [r7, #8]
}
 8008be2:	bf00      	nop
 8008be4:	bf00      	nop
 8008be6:	e7fd      	b.n	8008be4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8008be8:	693b      	ldr	r3, [r7, #16]
 8008bea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008bec:	1e5a      	subs	r2, r3, #1
 8008bee:	693b      	ldr	r3, [r7, #16]
 8008bf0:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008bf2:	693b      	ldr	r3, [r7, #16]
 8008bf4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008bf6:	693b      	ldr	r3, [r7, #16]
 8008bf8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008bfa:	429a      	cmp	r2, r3
 8008bfc:	d044      	beq.n	8008c88 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008bfe:	693b      	ldr	r3, [r7, #16]
 8008c00:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d140      	bne.n	8008c88 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008c06:	693b      	ldr	r3, [r7, #16]
 8008c08:	3304      	adds	r3, #4
 8008c0a:	4618      	mov	r0, r3
 8008c0c:	f7fe fd82 	bl	8007714 <uxListRemove>
 8008c10:	4603      	mov	r3, r0
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d115      	bne.n	8008c42 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8008c16:	693b      	ldr	r3, [r7, #16]
 8008c18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c1a:	491f      	ldr	r1, [pc, #124]	@ (8008c98 <xTaskPriorityDisinherit+0x108>)
 8008c1c:	4613      	mov	r3, r2
 8008c1e:	009b      	lsls	r3, r3, #2
 8008c20:	4413      	add	r3, r2
 8008c22:	009b      	lsls	r3, r3, #2
 8008c24:	440b      	add	r3, r1
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d10a      	bne.n	8008c42 <xTaskPriorityDisinherit+0xb2>
 8008c2c:	693b      	ldr	r3, [r7, #16]
 8008c2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c30:	2201      	movs	r2, #1
 8008c32:	fa02 f303 	lsl.w	r3, r2, r3
 8008c36:	43da      	mvns	r2, r3
 8008c38:	4b18      	ldr	r3, [pc, #96]	@ (8008c9c <xTaskPriorityDisinherit+0x10c>)
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	4013      	ands	r3, r2
 8008c3e:	4a17      	ldr	r2, [pc, #92]	@ (8008c9c <xTaskPriorityDisinherit+0x10c>)
 8008c40:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008c42:	693b      	ldr	r3, [r7, #16]
 8008c44:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008c46:	693b      	ldr	r3, [r7, #16]
 8008c48:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008c4a:	693b      	ldr	r3, [r7, #16]
 8008c4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c4e:	f1c3 0207 	rsb	r2, r3, #7
 8008c52:	693b      	ldr	r3, [r7, #16]
 8008c54:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008c56:	693b      	ldr	r3, [r7, #16]
 8008c58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c5a:	2201      	movs	r2, #1
 8008c5c:	409a      	lsls	r2, r3
 8008c5e:	4b0f      	ldr	r3, [pc, #60]	@ (8008c9c <xTaskPriorityDisinherit+0x10c>)
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	4313      	orrs	r3, r2
 8008c64:	4a0d      	ldr	r2, [pc, #52]	@ (8008c9c <xTaskPriorityDisinherit+0x10c>)
 8008c66:	6013      	str	r3, [r2, #0]
 8008c68:	693b      	ldr	r3, [r7, #16]
 8008c6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c6c:	4613      	mov	r3, r2
 8008c6e:	009b      	lsls	r3, r3, #2
 8008c70:	4413      	add	r3, r2
 8008c72:	009b      	lsls	r3, r3, #2
 8008c74:	4a08      	ldr	r2, [pc, #32]	@ (8008c98 <xTaskPriorityDisinherit+0x108>)
 8008c76:	441a      	add	r2, r3
 8008c78:	693b      	ldr	r3, [r7, #16]
 8008c7a:	3304      	adds	r3, #4
 8008c7c:	4619      	mov	r1, r3
 8008c7e:	4610      	mov	r0, r2
 8008c80:	f7fe fceb 	bl	800765a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008c84:	2301      	movs	r3, #1
 8008c86:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008c88:	697b      	ldr	r3, [r7, #20]
	}
 8008c8a:	4618      	mov	r0, r3
 8008c8c:	3718      	adds	r7, #24
 8008c8e:	46bd      	mov	sp, r7
 8008c90:	bd80      	pop	{r7, pc}
 8008c92:	bf00      	nop
 8008c94:	20000570 	.word	0x20000570
 8008c98:	20000574 	.word	0x20000574
 8008c9c:	20000678 	.word	0x20000678

08008ca0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8008ca0:	b580      	push	{r7, lr}
 8008ca2:	b088      	sub	sp, #32
 8008ca4:	af00      	add	r7, sp, #0
 8008ca6:	6078      	str	r0, [r7, #4]
 8008ca8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8008cae:	2301      	movs	r3, #1
 8008cb0:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d079      	beq.n	8008dac <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8008cb8:	69bb      	ldr	r3, [r7, #24]
 8008cba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d10b      	bne.n	8008cd8 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8008cc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cc4:	f383 8811 	msr	BASEPRI, r3
 8008cc8:	f3bf 8f6f 	isb	sy
 8008ccc:	f3bf 8f4f 	dsb	sy
 8008cd0:	60fb      	str	r3, [r7, #12]
}
 8008cd2:	bf00      	nop
 8008cd4:	bf00      	nop
 8008cd6:	e7fd      	b.n	8008cd4 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8008cd8:	69bb      	ldr	r3, [r7, #24]
 8008cda:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008cdc:	683a      	ldr	r2, [r7, #0]
 8008cde:	429a      	cmp	r2, r3
 8008ce0:	d902      	bls.n	8008ce8 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8008ce2:	683b      	ldr	r3, [r7, #0]
 8008ce4:	61fb      	str	r3, [r7, #28]
 8008ce6:	e002      	b.n	8008cee <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8008ce8:	69bb      	ldr	r3, [r7, #24]
 8008cea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008cec:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8008cee:	69bb      	ldr	r3, [r7, #24]
 8008cf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008cf2:	69fa      	ldr	r2, [r7, #28]
 8008cf4:	429a      	cmp	r2, r3
 8008cf6:	d059      	beq.n	8008dac <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8008cf8:	69bb      	ldr	r3, [r7, #24]
 8008cfa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008cfc:	697a      	ldr	r2, [r7, #20]
 8008cfe:	429a      	cmp	r2, r3
 8008d00:	d154      	bne.n	8008dac <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8008d02:	4b2c      	ldr	r3, [pc, #176]	@ (8008db4 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	69ba      	ldr	r2, [r7, #24]
 8008d08:	429a      	cmp	r2, r3
 8008d0a:	d10b      	bne.n	8008d24 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8008d0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d10:	f383 8811 	msr	BASEPRI, r3
 8008d14:	f3bf 8f6f 	isb	sy
 8008d18:	f3bf 8f4f 	dsb	sy
 8008d1c:	60bb      	str	r3, [r7, #8]
}
 8008d1e:	bf00      	nop
 8008d20:	bf00      	nop
 8008d22:	e7fd      	b.n	8008d20 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8008d24:	69bb      	ldr	r3, [r7, #24]
 8008d26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d28:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8008d2a:	69bb      	ldr	r3, [r7, #24]
 8008d2c:	69fa      	ldr	r2, [r7, #28]
 8008d2e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008d30:	69bb      	ldr	r3, [r7, #24]
 8008d32:	699b      	ldr	r3, [r3, #24]
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	db04      	blt.n	8008d42 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008d38:	69fb      	ldr	r3, [r7, #28]
 8008d3a:	f1c3 0207 	rsb	r2, r3, #7
 8008d3e:	69bb      	ldr	r3, [r7, #24]
 8008d40:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8008d42:	69bb      	ldr	r3, [r7, #24]
 8008d44:	6959      	ldr	r1, [r3, #20]
 8008d46:	693a      	ldr	r2, [r7, #16]
 8008d48:	4613      	mov	r3, r2
 8008d4a:	009b      	lsls	r3, r3, #2
 8008d4c:	4413      	add	r3, r2
 8008d4e:	009b      	lsls	r3, r3, #2
 8008d50:	4a19      	ldr	r2, [pc, #100]	@ (8008db8 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8008d52:	4413      	add	r3, r2
 8008d54:	4299      	cmp	r1, r3
 8008d56:	d129      	bne.n	8008dac <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008d58:	69bb      	ldr	r3, [r7, #24]
 8008d5a:	3304      	adds	r3, #4
 8008d5c:	4618      	mov	r0, r3
 8008d5e:	f7fe fcd9 	bl	8007714 <uxListRemove>
 8008d62:	4603      	mov	r3, r0
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d10a      	bne.n	8008d7e <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8008d68:	69bb      	ldr	r3, [r7, #24]
 8008d6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d6c:	2201      	movs	r2, #1
 8008d6e:	fa02 f303 	lsl.w	r3, r2, r3
 8008d72:	43da      	mvns	r2, r3
 8008d74:	4b11      	ldr	r3, [pc, #68]	@ (8008dbc <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	4013      	ands	r3, r2
 8008d7a:	4a10      	ldr	r2, [pc, #64]	@ (8008dbc <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8008d7c:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8008d7e:	69bb      	ldr	r3, [r7, #24]
 8008d80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d82:	2201      	movs	r2, #1
 8008d84:	409a      	lsls	r2, r3
 8008d86:	4b0d      	ldr	r3, [pc, #52]	@ (8008dbc <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	4313      	orrs	r3, r2
 8008d8c:	4a0b      	ldr	r2, [pc, #44]	@ (8008dbc <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8008d8e:	6013      	str	r3, [r2, #0]
 8008d90:	69bb      	ldr	r3, [r7, #24]
 8008d92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d94:	4613      	mov	r3, r2
 8008d96:	009b      	lsls	r3, r3, #2
 8008d98:	4413      	add	r3, r2
 8008d9a:	009b      	lsls	r3, r3, #2
 8008d9c:	4a06      	ldr	r2, [pc, #24]	@ (8008db8 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8008d9e:	441a      	add	r2, r3
 8008da0:	69bb      	ldr	r3, [r7, #24]
 8008da2:	3304      	adds	r3, #4
 8008da4:	4619      	mov	r1, r3
 8008da6:	4610      	mov	r0, r2
 8008da8:	f7fe fc57 	bl	800765a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008dac:	bf00      	nop
 8008dae:	3720      	adds	r7, #32
 8008db0:	46bd      	mov	sp, r7
 8008db2:	bd80      	pop	{r7, pc}
 8008db4:	20000570 	.word	0x20000570
 8008db8:	20000574 	.word	0x20000574
 8008dbc:	20000678 	.word	0x20000678

08008dc0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8008dc0:	b480      	push	{r7}
 8008dc2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8008dc4:	4b07      	ldr	r3, [pc, #28]	@ (8008de4 <pvTaskIncrementMutexHeldCount+0x24>)
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d004      	beq.n	8008dd6 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8008dcc:	4b05      	ldr	r3, [pc, #20]	@ (8008de4 <pvTaskIncrementMutexHeldCount+0x24>)
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008dd2:	3201      	adds	r2, #1
 8008dd4:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 8008dd6:	4b03      	ldr	r3, [pc, #12]	@ (8008de4 <pvTaskIncrementMutexHeldCount+0x24>)
 8008dd8:	681b      	ldr	r3, [r3, #0]
	}
 8008dda:	4618      	mov	r0, r3
 8008ddc:	46bd      	mov	sp, r7
 8008dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de2:	4770      	bx	lr
 8008de4:	20000570 	.word	0x20000570

08008de8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008de8:	b580      	push	{r7, lr}
 8008dea:	b084      	sub	sp, #16
 8008dec:	af00      	add	r7, sp, #0
 8008dee:	6078      	str	r0, [r7, #4]
 8008df0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008df2:	4b29      	ldr	r3, [pc, #164]	@ (8008e98 <prvAddCurrentTaskToDelayedList+0xb0>)
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008df8:	4b28      	ldr	r3, [pc, #160]	@ (8008e9c <prvAddCurrentTaskToDelayedList+0xb4>)
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	3304      	adds	r3, #4
 8008dfe:	4618      	mov	r0, r3
 8008e00:	f7fe fc88 	bl	8007714 <uxListRemove>
 8008e04:	4603      	mov	r3, r0
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d10b      	bne.n	8008e22 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8008e0a:	4b24      	ldr	r3, [pc, #144]	@ (8008e9c <prvAddCurrentTaskToDelayedList+0xb4>)
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e10:	2201      	movs	r2, #1
 8008e12:	fa02 f303 	lsl.w	r3, r2, r3
 8008e16:	43da      	mvns	r2, r3
 8008e18:	4b21      	ldr	r3, [pc, #132]	@ (8008ea0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	4013      	ands	r3, r2
 8008e1e:	4a20      	ldr	r2, [pc, #128]	@ (8008ea0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8008e20:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e28:	d10a      	bne.n	8008e40 <prvAddCurrentTaskToDelayedList+0x58>
 8008e2a:	683b      	ldr	r3, [r7, #0]
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d007      	beq.n	8008e40 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008e30:	4b1a      	ldr	r3, [pc, #104]	@ (8008e9c <prvAddCurrentTaskToDelayedList+0xb4>)
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	3304      	adds	r3, #4
 8008e36:	4619      	mov	r1, r3
 8008e38:	481a      	ldr	r0, [pc, #104]	@ (8008ea4 <prvAddCurrentTaskToDelayedList+0xbc>)
 8008e3a:	f7fe fc0e 	bl	800765a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008e3e:	e026      	b.n	8008e8e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008e40:	68fa      	ldr	r2, [r7, #12]
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	4413      	add	r3, r2
 8008e46:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008e48:	4b14      	ldr	r3, [pc, #80]	@ (8008e9c <prvAddCurrentTaskToDelayedList+0xb4>)
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	68ba      	ldr	r2, [r7, #8]
 8008e4e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008e50:	68ba      	ldr	r2, [r7, #8]
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	429a      	cmp	r2, r3
 8008e56:	d209      	bcs.n	8008e6c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008e58:	4b13      	ldr	r3, [pc, #76]	@ (8008ea8 <prvAddCurrentTaskToDelayedList+0xc0>)
 8008e5a:	681a      	ldr	r2, [r3, #0]
 8008e5c:	4b0f      	ldr	r3, [pc, #60]	@ (8008e9c <prvAddCurrentTaskToDelayedList+0xb4>)
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	3304      	adds	r3, #4
 8008e62:	4619      	mov	r1, r3
 8008e64:	4610      	mov	r0, r2
 8008e66:	f7fe fc1c 	bl	80076a2 <vListInsert>
}
 8008e6a:	e010      	b.n	8008e8e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008e6c:	4b0f      	ldr	r3, [pc, #60]	@ (8008eac <prvAddCurrentTaskToDelayedList+0xc4>)
 8008e6e:	681a      	ldr	r2, [r3, #0]
 8008e70:	4b0a      	ldr	r3, [pc, #40]	@ (8008e9c <prvAddCurrentTaskToDelayedList+0xb4>)
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	3304      	adds	r3, #4
 8008e76:	4619      	mov	r1, r3
 8008e78:	4610      	mov	r0, r2
 8008e7a:	f7fe fc12 	bl	80076a2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008e7e:	4b0c      	ldr	r3, [pc, #48]	@ (8008eb0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	68ba      	ldr	r2, [r7, #8]
 8008e84:	429a      	cmp	r2, r3
 8008e86:	d202      	bcs.n	8008e8e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8008e88:	4a09      	ldr	r2, [pc, #36]	@ (8008eb0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008e8a:	68bb      	ldr	r3, [r7, #8]
 8008e8c:	6013      	str	r3, [r2, #0]
}
 8008e8e:	bf00      	nop
 8008e90:	3710      	adds	r7, #16
 8008e92:	46bd      	mov	sp, r7
 8008e94:	bd80      	pop	{r7, pc}
 8008e96:	bf00      	nop
 8008e98:	20000674 	.word	0x20000674
 8008e9c:	20000570 	.word	0x20000570
 8008ea0:	20000678 	.word	0x20000678
 8008ea4:	2000065c 	.word	0x2000065c
 8008ea8:	2000062c 	.word	0x2000062c
 8008eac:	20000628 	.word	0x20000628
 8008eb0:	20000690 	.word	0x20000690

08008eb4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008eb4:	b480      	push	{r7}
 8008eb6:	b085      	sub	sp, #20
 8008eb8:	af00      	add	r7, sp, #0
 8008eba:	60f8      	str	r0, [r7, #12]
 8008ebc:	60b9      	str	r1, [r7, #8]
 8008ebe:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	3b04      	subs	r3, #4
 8008ec4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008ecc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	3b04      	subs	r3, #4
 8008ed2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008ed4:	68bb      	ldr	r3, [r7, #8]
 8008ed6:	f023 0201 	bic.w	r2, r3, #1
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	3b04      	subs	r3, #4
 8008ee2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008ee4:	4a0c      	ldr	r2, [pc, #48]	@ (8008f18 <pxPortInitialiseStack+0x64>)
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	3b14      	subs	r3, #20
 8008eee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008ef0:	687a      	ldr	r2, [r7, #4]
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	3b04      	subs	r3, #4
 8008efa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	f06f 0202 	mvn.w	r2, #2
 8008f02:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	3b20      	subs	r3, #32
 8008f08:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008f0a:	68fb      	ldr	r3, [r7, #12]
}
 8008f0c:	4618      	mov	r0, r3
 8008f0e:	3714      	adds	r7, #20
 8008f10:	46bd      	mov	sp, r7
 8008f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f16:	4770      	bx	lr
 8008f18:	08008f1d 	.word	0x08008f1d

08008f1c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008f1c:	b480      	push	{r7}
 8008f1e:	b085      	sub	sp, #20
 8008f20:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008f22:	2300      	movs	r3, #0
 8008f24:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008f26:	4b13      	ldr	r3, [pc, #76]	@ (8008f74 <prvTaskExitError+0x58>)
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f2e:	d00b      	beq.n	8008f48 <prvTaskExitError+0x2c>
	__asm volatile
 8008f30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f34:	f383 8811 	msr	BASEPRI, r3
 8008f38:	f3bf 8f6f 	isb	sy
 8008f3c:	f3bf 8f4f 	dsb	sy
 8008f40:	60fb      	str	r3, [r7, #12]
}
 8008f42:	bf00      	nop
 8008f44:	bf00      	nop
 8008f46:	e7fd      	b.n	8008f44 <prvTaskExitError+0x28>
	__asm volatile
 8008f48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f4c:	f383 8811 	msr	BASEPRI, r3
 8008f50:	f3bf 8f6f 	isb	sy
 8008f54:	f3bf 8f4f 	dsb	sy
 8008f58:	60bb      	str	r3, [r7, #8]
}
 8008f5a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008f5c:	bf00      	nop
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d0fc      	beq.n	8008f5e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008f64:	bf00      	nop
 8008f66:	bf00      	nop
 8008f68:	3714      	adds	r7, #20
 8008f6a:	46bd      	mov	sp, r7
 8008f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f70:	4770      	bx	lr
 8008f72:	bf00      	nop
 8008f74:	20000020 	.word	0x20000020
	...

08008f80 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008f80:	4b07      	ldr	r3, [pc, #28]	@ (8008fa0 <pxCurrentTCBConst2>)
 8008f82:	6819      	ldr	r1, [r3, #0]
 8008f84:	6808      	ldr	r0, [r1, #0]
 8008f86:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f8a:	f380 8809 	msr	PSP, r0
 8008f8e:	f3bf 8f6f 	isb	sy
 8008f92:	f04f 0000 	mov.w	r0, #0
 8008f96:	f380 8811 	msr	BASEPRI, r0
 8008f9a:	4770      	bx	lr
 8008f9c:	f3af 8000 	nop.w

08008fa0 <pxCurrentTCBConst2>:
 8008fa0:	20000570 	.word	0x20000570
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008fa4:	bf00      	nop
 8008fa6:	bf00      	nop

08008fa8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008fa8:	4808      	ldr	r0, [pc, #32]	@ (8008fcc <prvPortStartFirstTask+0x24>)
 8008faa:	6800      	ldr	r0, [r0, #0]
 8008fac:	6800      	ldr	r0, [r0, #0]
 8008fae:	f380 8808 	msr	MSP, r0
 8008fb2:	f04f 0000 	mov.w	r0, #0
 8008fb6:	f380 8814 	msr	CONTROL, r0
 8008fba:	b662      	cpsie	i
 8008fbc:	b661      	cpsie	f
 8008fbe:	f3bf 8f4f 	dsb	sy
 8008fc2:	f3bf 8f6f 	isb	sy
 8008fc6:	df00      	svc	0
 8008fc8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008fca:	bf00      	nop
 8008fcc:	e000ed08 	.word	0xe000ed08

08008fd0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008fd0:	b580      	push	{r7, lr}
 8008fd2:	b086      	sub	sp, #24
 8008fd4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008fd6:	4b47      	ldr	r3, [pc, #284]	@ (80090f4 <xPortStartScheduler+0x124>)
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	4a47      	ldr	r2, [pc, #284]	@ (80090f8 <xPortStartScheduler+0x128>)
 8008fdc:	4293      	cmp	r3, r2
 8008fde:	d10b      	bne.n	8008ff8 <xPortStartScheduler+0x28>
	__asm volatile
 8008fe0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fe4:	f383 8811 	msr	BASEPRI, r3
 8008fe8:	f3bf 8f6f 	isb	sy
 8008fec:	f3bf 8f4f 	dsb	sy
 8008ff0:	60fb      	str	r3, [r7, #12]
}
 8008ff2:	bf00      	nop
 8008ff4:	bf00      	nop
 8008ff6:	e7fd      	b.n	8008ff4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008ff8:	4b3e      	ldr	r3, [pc, #248]	@ (80090f4 <xPortStartScheduler+0x124>)
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	4a3f      	ldr	r2, [pc, #252]	@ (80090fc <xPortStartScheduler+0x12c>)
 8008ffe:	4293      	cmp	r3, r2
 8009000:	d10b      	bne.n	800901a <xPortStartScheduler+0x4a>
	__asm volatile
 8009002:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009006:	f383 8811 	msr	BASEPRI, r3
 800900a:	f3bf 8f6f 	isb	sy
 800900e:	f3bf 8f4f 	dsb	sy
 8009012:	613b      	str	r3, [r7, #16]
}
 8009014:	bf00      	nop
 8009016:	bf00      	nop
 8009018:	e7fd      	b.n	8009016 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800901a:	4b39      	ldr	r3, [pc, #228]	@ (8009100 <xPortStartScheduler+0x130>)
 800901c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800901e:	697b      	ldr	r3, [r7, #20]
 8009020:	781b      	ldrb	r3, [r3, #0]
 8009022:	b2db      	uxtb	r3, r3
 8009024:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009026:	697b      	ldr	r3, [r7, #20]
 8009028:	22ff      	movs	r2, #255	@ 0xff
 800902a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800902c:	697b      	ldr	r3, [r7, #20]
 800902e:	781b      	ldrb	r3, [r3, #0]
 8009030:	b2db      	uxtb	r3, r3
 8009032:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009034:	78fb      	ldrb	r3, [r7, #3]
 8009036:	b2db      	uxtb	r3, r3
 8009038:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800903c:	b2da      	uxtb	r2, r3
 800903e:	4b31      	ldr	r3, [pc, #196]	@ (8009104 <xPortStartScheduler+0x134>)
 8009040:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009042:	4b31      	ldr	r3, [pc, #196]	@ (8009108 <xPortStartScheduler+0x138>)
 8009044:	2207      	movs	r2, #7
 8009046:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009048:	e009      	b.n	800905e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800904a:	4b2f      	ldr	r3, [pc, #188]	@ (8009108 <xPortStartScheduler+0x138>)
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	3b01      	subs	r3, #1
 8009050:	4a2d      	ldr	r2, [pc, #180]	@ (8009108 <xPortStartScheduler+0x138>)
 8009052:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009054:	78fb      	ldrb	r3, [r7, #3]
 8009056:	b2db      	uxtb	r3, r3
 8009058:	005b      	lsls	r3, r3, #1
 800905a:	b2db      	uxtb	r3, r3
 800905c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800905e:	78fb      	ldrb	r3, [r7, #3]
 8009060:	b2db      	uxtb	r3, r3
 8009062:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009066:	2b80      	cmp	r3, #128	@ 0x80
 8009068:	d0ef      	beq.n	800904a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800906a:	4b27      	ldr	r3, [pc, #156]	@ (8009108 <xPortStartScheduler+0x138>)
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	f1c3 0307 	rsb	r3, r3, #7
 8009072:	2b04      	cmp	r3, #4
 8009074:	d00b      	beq.n	800908e <xPortStartScheduler+0xbe>
	__asm volatile
 8009076:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800907a:	f383 8811 	msr	BASEPRI, r3
 800907e:	f3bf 8f6f 	isb	sy
 8009082:	f3bf 8f4f 	dsb	sy
 8009086:	60bb      	str	r3, [r7, #8]
}
 8009088:	bf00      	nop
 800908a:	bf00      	nop
 800908c:	e7fd      	b.n	800908a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800908e:	4b1e      	ldr	r3, [pc, #120]	@ (8009108 <xPortStartScheduler+0x138>)
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	021b      	lsls	r3, r3, #8
 8009094:	4a1c      	ldr	r2, [pc, #112]	@ (8009108 <xPortStartScheduler+0x138>)
 8009096:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009098:	4b1b      	ldr	r3, [pc, #108]	@ (8009108 <xPortStartScheduler+0x138>)
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80090a0:	4a19      	ldr	r2, [pc, #100]	@ (8009108 <xPortStartScheduler+0x138>)
 80090a2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	b2da      	uxtb	r2, r3
 80090a8:	697b      	ldr	r3, [r7, #20]
 80090aa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80090ac:	4b17      	ldr	r3, [pc, #92]	@ (800910c <xPortStartScheduler+0x13c>)
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	4a16      	ldr	r2, [pc, #88]	@ (800910c <xPortStartScheduler+0x13c>)
 80090b2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80090b6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80090b8:	4b14      	ldr	r3, [pc, #80]	@ (800910c <xPortStartScheduler+0x13c>)
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	4a13      	ldr	r2, [pc, #76]	@ (800910c <xPortStartScheduler+0x13c>)
 80090be:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80090c2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80090c4:	f000 f8da 	bl	800927c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80090c8:	4b11      	ldr	r3, [pc, #68]	@ (8009110 <xPortStartScheduler+0x140>)
 80090ca:	2200      	movs	r2, #0
 80090cc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80090ce:	f000 f8f9 	bl	80092c4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80090d2:	4b10      	ldr	r3, [pc, #64]	@ (8009114 <xPortStartScheduler+0x144>)
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	4a0f      	ldr	r2, [pc, #60]	@ (8009114 <xPortStartScheduler+0x144>)
 80090d8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80090dc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80090de:	f7ff ff63 	bl	8008fa8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80090e2:	f7ff fa91 	bl	8008608 <vTaskSwitchContext>
	prvTaskExitError();
 80090e6:	f7ff ff19 	bl	8008f1c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80090ea:	2300      	movs	r3, #0
}
 80090ec:	4618      	mov	r0, r3
 80090ee:	3718      	adds	r7, #24
 80090f0:	46bd      	mov	sp, r7
 80090f2:	bd80      	pop	{r7, pc}
 80090f4:	e000ed00 	.word	0xe000ed00
 80090f8:	410fc271 	.word	0x410fc271
 80090fc:	410fc270 	.word	0x410fc270
 8009100:	e000e400 	.word	0xe000e400
 8009104:	2000069c 	.word	0x2000069c
 8009108:	200006a0 	.word	0x200006a0
 800910c:	e000ed20 	.word	0xe000ed20
 8009110:	20000020 	.word	0x20000020
 8009114:	e000ef34 	.word	0xe000ef34

08009118 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009118:	b480      	push	{r7}
 800911a:	b083      	sub	sp, #12
 800911c:	af00      	add	r7, sp, #0
	__asm volatile
 800911e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009122:	f383 8811 	msr	BASEPRI, r3
 8009126:	f3bf 8f6f 	isb	sy
 800912a:	f3bf 8f4f 	dsb	sy
 800912e:	607b      	str	r3, [r7, #4]
}
 8009130:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009132:	4b10      	ldr	r3, [pc, #64]	@ (8009174 <vPortEnterCritical+0x5c>)
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	3301      	adds	r3, #1
 8009138:	4a0e      	ldr	r2, [pc, #56]	@ (8009174 <vPortEnterCritical+0x5c>)
 800913a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800913c:	4b0d      	ldr	r3, [pc, #52]	@ (8009174 <vPortEnterCritical+0x5c>)
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	2b01      	cmp	r3, #1
 8009142:	d110      	bne.n	8009166 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009144:	4b0c      	ldr	r3, [pc, #48]	@ (8009178 <vPortEnterCritical+0x60>)
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	b2db      	uxtb	r3, r3
 800914a:	2b00      	cmp	r3, #0
 800914c:	d00b      	beq.n	8009166 <vPortEnterCritical+0x4e>
	__asm volatile
 800914e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009152:	f383 8811 	msr	BASEPRI, r3
 8009156:	f3bf 8f6f 	isb	sy
 800915a:	f3bf 8f4f 	dsb	sy
 800915e:	603b      	str	r3, [r7, #0]
}
 8009160:	bf00      	nop
 8009162:	bf00      	nop
 8009164:	e7fd      	b.n	8009162 <vPortEnterCritical+0x4a>
	}
}
 8009166:	bf00      	nop
 8009168:	370c      	adds	r7, #12
 800916a:	46bd      	mov	sp, r7
 800916c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009170:	4770      	bx	lr
 8009172:	bf00      	nop
 8009174:	20000020 	.word	0x20000020
 8009178:	e000ed04 	.word	0xe000ed04

0800917c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800917c:	b480      	push	{r7}
 800917e:	b083      	sub	sp, #12
 8009180:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009182:	4b12      	ldr	r3, [pc, #72]	@ (80091cc <vPortExitCritical+0x50>)
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	2b00      	cmp	r3, #0
 8009188:	d10b      	bne.n	80091a2 <vPortExitCritical+0x26>
	__asm volatile
 800918a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800918e:	f383 8811 	msr	BASEPRI, r3
 8009192:	f3bf 8f6f 	isb	sy
 8009196:	f3bf 8f4f 	dsb	sy
 800919a:	607b      	str	r3, [r7, #4]
}
 800919c:	bf00      	nop
 800919e:	bf00      	nop
 80091a0:	e7fd      	b.n	800919e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80091a2:	4b0a      	ldr	r3, [pc, #40]	@ (80091cc <vPortExitCritical+0x50>)
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	3b01      	subs	r3, #1
 80091a8:	4a08      	ldr	r2, [pc, #32]	@ (80091cc <vPortExitCritical+0x50>)
 80091aa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80091ac:	4b07      	ldr	r3, [pc, #28]	@ (80091cc <vPortExitCritical+0x50>)
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d105      	bne.n	80091c0 <vPortExitCritical+0x44>
 80091b4:	2300      	movs	r3, #0
 80091b6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80091b8:	683b      	ldr	r3, [r7, #0]
 80091ba:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80091be:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80091c0:	bf00      	nop
 80091c2:	370c      	adds	r7, #12
 80091c4:	46bd      	mov	sp, r7
 80091c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ca:	4770      	bx	lr
 80091cc:	20000020 	.word	0x20000020

080091d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80091d0:	f3ef 8009 	mrs	r0, PSP
 80091d4:	f3bf 8f6f 	isb	sy
 80091d8:	4b15      	ldr	r3, [pc, #84]	@ (8009230 <pxCurrentTCBConst>)
 80091da:	681a      	ldr	r2, [r3, #0]
 80091dc:	f01e 0f10 	tst.w	lr, #16
 80091e0:	bf08      	it	eq
 80091e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80091e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091ea:	6010      	str	r0, [r2, #0]
 80091ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 80091f0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80091f4:	f380 8811 	msr	BASEPRI, r0
 80091f8:	f3bf 8f4f 	dsb	sy
 80091fc:	f3bf 8f6f 	isb	sy
 8009200:	f7ff fa02 	bl	8008608 <vTaskSwitchContext>
 8009204:	f04f 0000 	mov.w	r0, #0
 8009208:	f380 8811 	msr	BASEPRI, r0
 800920c:	bc09      	pop	{r0, r3}
 800920e:	6819      	ldr	r1, [r3, #0]
 8009210:	6808      	ldr	r0, [r1, #0]
 8009212:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009216:	f01e 0f10 	tst.w	lr, #16
 800921a:	bf08      	it	eq
 800921c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009220:	f380 8809 	msr	PSP, r0
 8009224:	f3bf 8f6f 	isb	sy
 8009228:	4770      	bx	lr
 800922a:	bf00      	nop
 800922c:	f3af 8000 	nop.w

08009230 <pxCurrentTCBConst>:
 8009230:	20000570 	.word	0x20000570
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009234:	bf00      	nop
 8009236:	bf00      	nop

08009238 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009238:	b580      	push	{r7, lr}
 800923a:	b082      	sub	sp, #8
 800923c:	af00      	add	r7, sp, #0
	__asm volatile
 800923e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009242:	f383 8811 	msr	BASEPRI, r3
 8009246:	f3bf 8f6f 	isb	sy
 800924a:	f3bf 8f4f 	dsb	sy
 800924e:	607b      	str	r3, [r7, #4]
}
 8009250:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009252:	f7ff f91f 	bl	8008494 <xTaskIncrementTick>
 8009256:	4603      	mov	r3, r0
 8009258:	2b00      	cmp	r3, #0
 800925a:	d003      	beq.n	8009264 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800925c:	4b06      	ldr	r3, [pc, #24]	@ (8009278 <SysTick_Handler+0x40>)
 800925e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009262:	601a      	str	r2, [r3, #0]
 8009264:	2300      	movs	r3, #0
 8009266:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009268:	683b      	ldr	r3, [r7, #0]
 800926a:	f383 8811 	msr	BASEPRI, r3
}
 800926e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009270:	bf00      	nop
 8009272:	3708      	adds	r7, #8
 8009274:	46bd      	mov	sp, r7
 8009276:	bd80      	pop	{r7, pc}
 8009278:	e000ed04 	.word	0xe000ed04

0800927c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800927c:	b480      	push	{r7}
 800927e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009280:	4b0b      	ldr	r3, [pc, #44]	@ (80092b0 <vPortSetupTimerInterrupt+0x34>)
 8009282:	2200      	movs	r2, #0
 8009284:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009286:	4b0b      	ldr	r3, [pc, #44]	@ (80092b4 <vPortSetupTimerInterrupt+0x38>)
 8009288:	2200      	movs	r2, #0
 800928a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800928c:	4b0a      	ldr	r3, [pc, #40]	@ (80092b8 <vPortSetupTimerInterrupt+0x3c>)
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	4a0a      	ldr	r2, [pc, #40]	@ (80092bc <vPortSetupTimerInterrupt+0x40>)
 8009292:	fba2 2303 	umull	r2, r3, r2, r3
 8009296:	099b      	lsrs	r3, r3, #6
 8009298:	4a09      	ldr	r2, [pc, #36]	@ (80092c0 <vPortSetupTimerInterrupt+0x44>)
 800929a:	3b01      	subs	r3, #1
 800929c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800929e:	4b04      	ldr	r3, [pc, #16]	@ (80092b0 <vPortSetupTimerInterrupt+0x34>)
 80092a0:	2207      	movs	r2, #7
 80092a2:	601a      	str	r2, [r3, #0]
}
 80092a4:	bf00      	nop
 80092a6:	46bd      	mov	sp, r7
 80092a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ac:	4770      	bx	lr
 80092ae:	bf00      	nop
 80092b0:	e000e010 	.word	0xe000e010
 80092b4:	e000e018 	.word	0xe000e018
 80092b8:	20000014 	.word	0x20000014
 80092bc:	10624dd3 	.word	0x10624dd3
 80092c0:	e000e014 	.word	0xe000e014

080092c4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80092c4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80092d4 <vPortEnableVFP+0x10>
 80092c8:	6801      	ldr	r1, [r0, #0]
 80092ca:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80092ce:	6001      	str	r1, [r0, #0]
 80092d0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80092d2:	bf00      	nop
 80092d4:	e000ed88 	.word	0xe000ed88

080092d8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80092d8:	b580      	push	{r7, lr}
 80092da:	b08a      	sub	sp, #40	@ 0x28
 80092dc:	af00      	add	r7, sp, #0
 80092de:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80092e0:	2300      	movs	r3, #0
 80092e2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80092e4:	f7ff f81a 	bl	800831c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80092e8:	4b5c      	ldr	r3, [pc, #368]	@ (800945c <pvPortMalloc+0x184>)
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	d101      	bne.n	80092f4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80092f0:	f000 f924 	bl	800953c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80092f4:	4b5a      	ldr	r3, [pc, #360]	@ (8009460 <pvPortMalloc+0x188>)
 80092f6:	681a      	ldr	r2, [r3, #0]
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	4013      	ands	r3, r2
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	f040 8095 	bne.w	800942c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	2b00      	cmp	r3, #0
 8009306:	d01e      	beq.n	8009346 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8009308:	2208      	movs	r2, #8
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	4413      	add	r3, r2
 800930e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	f003 0307 	and.w	r3, r3, #7
 8009316:	2b00      	cmp	r3, #0
 8009318:	d015      	beq.n	8009346 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	f023 0307 	bic.w	r3, r3, #7
 8009320:	3308      	adds	r3, #8
 8009322:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	f003 0307 	and.w	r3, r3, #7
 800932a:	2b00      	cmp	r3, #0
 800932c:	d00b      	beq.n	8009346 <pvPortMalloc+0x6e>
	__asm volatile
 800932e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009332:	f383 8811 	msr	BASEPRI, r3
 8009336:	f3bf 8f6f 	isb	sy
 800933a:	f3bf 8f4f 	dsb	sy
 800933e:	617b      	str	r3, [r7, #20]
}
 8009340:	bf00      	nop
 8009342:	bf00      	nop
 8009344:	e7fd      	b.n	8009342 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	2b00      	cmp	r3, #0
 800934a:	d06f      	beq.n	800942c <pvPortMalloc+0x154>
 800934c:	4b45      	ldr	r3, [pc, #276]	@ (8009464 <pvPortMalloc+0x18c>)
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	687a      	ldr	r2, [r7, #4]
 8009352:	429a      	cmp	r2, r3
 8009354:	d86a      	bhi.n	800942c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009356:	4b44      	ldr	r3, [pc, #272]	@ (8009468 <pvPortMalloc+0x190>)
 8009358:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800935a:	4b43      	ldr	r3, [pc, #268]	@ (8009468 <pvPortMalloc+0x190>)
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009360:	e004      	b.n	800936c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8009362:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009364:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800936c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800936e:	685b      	ldr	r3, [r3, #4]
 8009370:	687a      	ldr	r2, [r7, #4]
 8009372:	429a      	cmp	r2, r3
 8009374:	d903      	bls.n	800937e <pvPortMalloc+0xa6>
 8009376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	2b00      	cmp	r3, #0
 800937c:	d1f1      	bne.n	8009362 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800937e:	4b37      	ldr	r3, [pc, #220]	@ (800945c <pvPortMalloc+0x184>)
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009384:	429a      	cmp	r2, r3
 8009386:	d051      	beq.n	800942c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009388:	6a3b      	ldr	r3, [r7, #32]
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	2208      	movs	r2, #8
 800938e:	4413      	add	r3, r2
 8009390:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009392:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009394:	681a      	ldr	r2, [r3, #0]
 8009396:	6a3b      	ldr	r3, [r7, #32]
 8009398:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800939a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800939c:	685a      	ldr	r2, [r3, #4]
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	1ad2      	subs	r2, r2, r3
 80093a2:	2308      	movs	r3, #8
 80093a4:	005b      	lsls	r3, r3, #1
 80093a6:	429a      	cmp	r2, r3
 80093a8:	d920      	bls.n	80093ec <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80093aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	4413      	add	r3, r2
 80093b0:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80093b2:	69bb      	ldr	r3, [r7, #24]
 80093b4:	f003 0307 	and.w	r3, r3, #7
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d00b      	beq.n	80093d4 <pvPortMalloc+0xfc>
	__asm volatile
 80093bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093c0:	f383 8811 	msr	BASEPRI, r3
 80093c4:	f3bf 8f6f 	isb	sy
 80093c8:	f3bf 8f4f 	dsb	sy
 80093cc:	613b      	str	r3, [r7, #16]
}
 80093ce:	bf00      	nop
 80093d0:	bf00      	nop
 80093d2:	e7fd      	b.n	80093d0 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80093d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093d6:	685a      	ldr	r2, [r3, #4]
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	1ad2      	subs	r2, r2, r3
 80093dc:	69bb      	ldr	r3, [r7, #24]
 80093de:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80093e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093e2:	687a      	ldr	r2, [r7, #4]
 80093e4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80093e6:	69b8      	ldr	r0, [r7, #24]
 80093e8:	f000 f90a 	bl	8009600 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80093ec:	4b1d      	ldr	r3, [pc, #116]	@ (8009464 <pvPortMalloc+0x18c>)
 80093ee:	681a      	ldr	r2, [r3, #0]
 80093f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093f2:	685b      	ldr	r3, [r3, #4]
 80093f4:	1ad3      	subs	r3, r2, r3
 80093f6:	4a1b      	ldr	r2, [pc, #108]	@ (8009464 <pvPortMalloc+0x18c>)
 80093f8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80093fa:	4b1a      	ldr	r3, [pc, #104]	@ (8009464 <pvPortMalloc+0x18c>)
 80093fc:	681a      	ldr	r2, [r3, #0]
 80093fe:	4b1b      	ldr	r3, [pc, #108]	@ (800946c <pvPortMalloc+0x194>)
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	429a      	cmp	r2, r3
 8009404:	d203      	bcs.n	800940e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009406:	4b17      	ldr	r3, [pc, #92]	@ (8009464 <pvPortMalloc+0x18c>)
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	4a18      	ldr	r2, [pc, #96]	@ (800946c <pvPortMalloc+0x194>)
 800940c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800940e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009410:	685a      	ldr	r2, [r3, #4]
 8009412:	4b13      	ldr	r3, [pc, #76]	@ (8009460 <pvPortMalloc+0x188>)
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	431a      	orrs	r2, r3
 8009418:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800941a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800941c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800941e:	2200      	movs	r2, #0
 8009420:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8009422:	4b13      	ldr	r3, [pc, #76]	@ (8009470 <pvPortMalloc+0x198>)
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	3301      	adds	r3, #1
 8009428:	4a11      	ldr	r2, [pc, #68]	@ (8009470 <pvPortMalloc+0x198>)
 800942a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800942c:	f7fe ff84 	bl	8008338 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009430:	69fb      	ldr	r3, [r7, #28]
 8009432:	f003 0307 	and.w	r3, r3, #7
 8009436:	2b00      	cmp	r3, #0
 8009438:	d00b      	beq.n	8009452 <pvPortMalloc+0x17a>
	__asm volatile
 800943a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800943e:	f383 8811 	msr	BASEPRI, r3
 8009442:	f3bf 8f6f 	isb	sy
 8009446:	f3bf 8f4f 	dsb	sy
 800944a:	60fb      	str	r3, [r7, #12]
}
 800944c:	bf00      	nop
 800944e:	bf00      	nop
 8009450:	e7fd      	b.n	800944e <pvPortMalloc+0x176>
	return pvReturn;
 8009452:	69fb      	ldr	r3, [r7, #28]
}
 8009454:	4618      	mov	r0, r3
 8009456:	3728      	adds	r7, #40	@ 0x28
 8009458:	46bd      	mov	sp, r7
 800945a:	bd80      	pop	{r7, pc}
 800945c:	200012ac 	.word	0x200012ac
 8009460:	200012c0 	.word	0x200012c0
 8009464:	200012b0 	.word	0x200012b0
 8009468:	200012a4 	.word	0x200012a4
 800946c:	200012b4 	.word	0x200012b4
 8009470:	200012b8 	.word	0x200012b8

08009474 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009474:	b580      	push	{r7, lr}
 8009476:	b086      	sub	sp, #24
 8009478:	af00      	add	r7, sp, #0
 800947a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	2b00      	cmp	r3, #0
 8009484:	d04f      	beq.n	8009526 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009486:	2308      	movs	r3, #8
 8009488:	425b      	negs	r3, r3
 800948a:	697a      	ldr	r2, [r7, #20]
 800948c:	4413      	add	r3, r2
 800948e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009490:	697b      	ldr	r3, [r7, #20]
 8009492:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009494:	693b      	ldr	r3, [r7, #16]
 8009496:	685a      	ldr	r2, [r3, #4]
 8009498:	4b25      	ldr	r3, [pc, #148]	@ (8009530 <vPortFree+0xbc>)
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	4013      	ands	r3, r2
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d10b      	bne.n	80094ba <vPortFree+0x46>
	__asm volatile
 80094a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094a6:	f383 8811 	msr	BASEPRI, r3
 80094aa:	f3bf 8f6f 	isb	sy
 80094ae:	f3bf 8f4f 	dsb	sy
 80094b2:	60fb      	str	r3, [r7, #12]
}
 80094b4:	bf00      	nop
 80094b6:	bf00      	nop
 80094b8:	e7fd      	b.n	80094b6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80094ba:	693b      	ldr	r3, [r7, #16]
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d00b      	beq.n	80094da <vPortFree+0x66>
	__asm volatile
 80094c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094c6:	f383 8811 	msr	BASEPRI, r3
 80094ca:	f3bf 8f6f 	isb	sy
 80094ce:	f3bf 8f4f 	dsb	sy
 80094d2:	60bb      	str	r3, [r7, #8]
}
 80094d4:	bf00      	nop
 80094d6:	bf00      	nop
 80094d8:	e7fd      	b.n	80094d6 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80094da:	693b      	ldr	r3, [r7, #16]
 80094dc:	685a      	ldr	r2, [r3, #4]
 80094de:	4b14      	ldr	r3, [pc, #80]	@ (8009530 <vPortFree+0xbc>)
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	4013      	ands	r3, r2
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d01e      	beq.n	8009526 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80094e8:	693b      	ldr	r3, [r7, #16]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	d11a      	bne.n	8009526 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80094f0:	693b      	ldr	r3, [r7, #16]
 80094f2:	685a      	ldr	r2, [r3, #4]
 80094f4:	4b0e      	ldr	r3, [pc, #56]	@ (8009530 <vPortFree+0xbc>)
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	43db      	mvns	r3, r3
 80094fa:	401a      	ands	r2, r3
 80094fc:	693b      	ldr	r3, [r7, #16]
 80094fe:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009500:	f7fe ff0c 	bl	800831c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009504:	693b      	ldr	r3, [r7, #16]
 8009506:	685a      	ldr	r2, [r3, #4]
 8009508:	4b0a      	ldr	r3, [pc, #40]	@ (8009534 <vPortFree+0xc0>)
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	4413      	add	r3, r2
 800950e:	4a09      	ldr	r2, [pc, #36]	@ (8009534 <vPortFree+0xc0>)
 8009510:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009512:	6938      	ldr	r0, [r7, #16]
 8009514:	f000 f874 	bl	8009600 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8009518:	4b07      	ldr	r3, [pc, #28]	@ (8009538 <vPortFree+0xc4>)
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	3301      	adds	r3, #1
 800951e:	4a06      	ldr	r2, [pc, #24]	@ (8009538 <vPortFree+0xc4>)
 8009520:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8009522:	f7fe ff09 	bl	8008338 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009526:	bf00      	nop
 8009528:	3718      	adds	r7, #24
 800952a:	46bd      	mov	sp, r7
 800952c:	bd80      	pop	{r7, pc}
 800952e:	bf00      	nop
 8009530:	200012c0 	.word	0x200012c0
 8009534:	200012b0 	.word	0x200012b0
 8009538:	200012bc 	.word	0x200012bc

0800953c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800953c:	b480      	push	{r7}
 800953e:	b085      	sub	sp, #20
 8009540:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009542:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8009546:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009548:	4b27      	ldr	r3, [pc, #156]	@ (80095e8 <prvHeapInit+0xac>)
 800954a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	f003 0307 	and.w	r3, r3, #7
 8009552:	2b00      	cmp	r3, #0
 8009554:	d00c      	beq.n	8009570 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	3307      	adds	r3, #7
 800955a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	f023 0307 	bic.w	r3, r3, #7
 8009562:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009564:	68ba      	ldr	r2, [r7, #8]
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	1ad3      	subs	r3, r2, r3
 800956a:	4a1f      	ldr	r2, [pc, #124]	@ (80095e8 <prvHeapInit+0xac>)
 800956c:	4413      	add	r3, r2
 800956e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009574:	4a1d      	ldr	r2, [pc, #116]	@ (80095ec <prvHeapInit+0xb0>)
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800957a:	4b1c      	ldr	r3, [pc, #112]	@ (80095ec <prvHeapInit+0xb0>)
 800957c:	2200      	movs	r2, #0
 800957e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	68ba      	ldr	r2, [r7, #8]
 8009584:	4413      	add	r3, r2
 8009586:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009588:	2208      	movs	r2, #8
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	1a9b      	subs	r3, r3, r2
 800958e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	f023 0307 	bic.w	r3, r3, #7
 8009596:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	4a15      	ldr	r2, [pc, #84]	@ (80095f0 <prvHeapInit+0xb4>)
 800959c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800959e:	4b14      	ldr	r3, [pc, #80]	@ (80095f0 <prvHeapInit+0xb4>)
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	2200      	movs	r2, #0
 80095a4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80095a6:	4b12      	ldr	r3, [pc, #72]	@ (80095f0 <prvHeapInit+0xb4>)
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	2200      	movs	r2, #0
 80095ac:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80095b2:	683b      	ldr	r3, [r7, #0]
 80095b4:	68fa      	ldr	r2, [r7, #12]
 80095b6:	1ad2      	subs	r2, r2, r3
 80095b8:	683b      	ldr	r3, [r7, #0]
 80095ba:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80095bc:	4b0c      	ldr	r3, [pc, #48]	@ (80095f0 <prvHeapInit+0xb4>)
 80095be:	681a      	ldr	r2, [r3, #0]
 80095c0:	683b      	ldr	r3, [r7, #0]
 80095c2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80095c4:	683b      	ldr	r3, [r7, #0]
 80095c6:	685b      	ldr	r3, [r3, #4]
 80095c8:	4a0a      	ldr	r2, [pc, #40]	@ (80095f4 <prvHeapInit+0xb8>)
 80095ca:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80095cc:	683b      	ldr	r3, [r7, #0]
 80095ce:	685b      	ldr	r3, [r3, #4]
 80095d0:	4a09      	ldr	r2, [pc, #36]	@ (80095f8 <prvHeapInit+0xbc>)
 80095d2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80095d4:	4b09      	ldr	r3, [pc, #36]	@ (80095fc <prvHeapInit+0xc0>)
 80095d6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80095da:	601a      	str	r2, [r3, #0]
}
 80095dc:	bf00      	nop
 80095de:	3714      	adds	r7, #20
 80095e0:	46bd      	mov	sp, r7
 80095e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095e6:	4770      	bx	lr
 80095e8:	200006a4 	.word	0x200006a4
 80095ec:	200012a4 	.word	0x200012a4
 80095f0:	200012ac 	.word	0x200012ac
 80095f4:	200012b4 	.word	0x200012b4
 80095f8:	200012b0 	.word	0x200012b0
 80095fc:	200012c0 	.word	0x200012c0

08009600 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009600:	b480      	push	{r7}
 8009602:	b085      	sub	sp, #20
 8009604:	af00      	add	r7, sp, #0
 8009606:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009608:	4b28      	ldr	r3, [pc, #160]	@ (80096ac <prvInsertBlockIntoFreeList+0xac>)
 800960a:	60fb      	str	r3, [r7, #12]
 800960c:	e002      	b.n	8009614 <prvInsertBlockIntoFreeList+0x14>
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	60fb      	str	r3, [r7, #12]
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	687a      	ldr	r2, [r7, #4]
 800961a:	429a      	cmp	r2, r3
 800961c:	d8f7      	bhi.n	800960e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800961e:	68fb      	ldr	r3, [r7, #12]
 8009620:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	685b      	ldr	r3, [r3, #4]
 8009626:	68ba      	ldr	r2, [r7, #8]
 8009628:	4413      	add	r3, r2
 800962a:	687a      	ldr	r2, [r7, #4]
 800962c:	429a      	cmp	r2, r3
 800962e:	d108      	bne.n	8009642 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	685a      	ldr	r2, [r3, #4]
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	685b      	ldr	r3, [r3, #4]
 8009638:	441a      	add	r2, r3
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	685b      	ldr	r3, [r3, #4]
 800964a:	68ba      	ldr	r2, [r7, #8]
 800964c:	441a      	add	r2, r3
 800964e:	68fb      	ldr	r3, [r7, #12]
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	429a      	cmp	r2, r3
 8009654:	d118      	bne.n	8009688 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	681a      	ldr	r2, [r3, #0]
 800965a:	4b15      	ldr	r3, [pc, #84]	@ (80096b0 <prvInsertBlockIntoFreeList+0xb0>)
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	429a      	cmp	r2, r3
 8009660:	d00d      	beq.n	800967e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	685a      	ldr	r2, [r3, #4]
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	685b      	ldr	r3, [r3, #4]
 800966c:	441a      	add	r2, r3
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	681a      	ldr	r2, [r3, #0]
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	601a      	str	r2, [r3, #0]
 800967c:	e008      	b.n	8009690 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800967e:	4b0c      	ldr	r3, [pc, #48]	@ (80096b0 <prvInsertBlockIntoFreeList+0xb0>)
 8009680:	681a      	ldr	r2, [r3, #0]
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	601a      	str	r2, [r3, #0]
 8009686:	e003      	b.n	8009690 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	681a      	ldr	r2, [r3, #0]
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009690:	68fa      	ldr	r2, [r7, #12]
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	429a      	cmp	r2, r3
 8009696:	d002      	beq.n	800969e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	687a      	ldr	r2, [r7, #4]
 800969c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800969e:	bf00      	nop
 80096a0:	3714      	adds	r7, #20
 80096a2:	46bd      	mov	sp, r7
 80096a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096a8:	4770      	bx	lr
 80096aa:	bf00      	nop
 80096ac:	200012a4 	.word	0x200012a4
 80096b0:	200012ac 	.word	0x200012ac

080096b4 <__cvt>:
 80096b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80096b8:	ec57 6b10 	vmov	r6, r7, d0
 80096bc:	2f00      	cmp	r7, #0
 80096be:	460c      	mov	r4, r1
 80096c0:	4619      	mov	r1, r3
 80096c2:	463b      	mov	r3, r7
 80096c4:	bfbb      	ittet	lt
 80096c6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80096ca:	461f      	movlt	r7, r3
 80096cc:	2300      	movge	r3, #0
 80096ce:	232d      	movlt	r3, #45	@ 0x2d
 80096d0:	700b      	strb	r3, [r1, #0]
 80096d2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80096d4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80096d8:	4691      	mov	r9, r2
 80096da:	f023 0820 	bic.w	r8, r3, #32
 80096de:	bfbc      	itt	lt
 80096e0:	4632      	movlt	r2, r6
 80096e2:	4616      	movlt	r6, r2
 80096e4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80096e8:	d005      	beq.n	80096f6 <__cvt+0x42>
 80096ea:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80096ee:	d100      	bne.n	80096f2 <__cvt+0x3e>
 80096f0:	3401      	adds	r4, #1
 80096f2:	2102      	movs	r1, #2
 80096f4:	e000      	b.n	80096f8 <__cvt+0x44>
 80096f6:	2103      	movs	r1, #3
 80096f8:	ab03      	add	r3, sp, #12
 80096fa:	9301      	str	r3, [sp, #4]
 80096fc:	ab02      	add	r3, sp, #8
 80096fe:	9300      	str	r3, [sp, #0]
 8009700:	ec47 6b10 	vmov	d0, r6, r7
 8009704:	4653      	mov	r3, sl
 8009706:	4622      	mov	r2, r4
 8009708:	f000 ffaa 	bl	800a660 <_dtoa_r>
 800970c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8009710:	4605      	mov	r5, r0
 8009712:	d119      	bne.n	8009748 <__cvt+0x94>
 8009714:	f019 0f01 	tst.w	r9, #1
 8009718:	d00e      	beq.n	8009738 <__cvt+0x84>
 800971a:	eb00 0904 	add.w	r9, r0, r4
 800971e:	2200      	movs	r2, #0
 8009720:	2300      	movs	r3, #0
 8009722:	4630      	mov	r0, r6
 8009724:	4639      	mov	r1, r7
 8009726:	f7f7 f9a7 	bl	8000a78 <__aeabi_dcmpeq>
 800972a:	b108      	cbz	r0, 8009730 <__cvt+0x7c>
 800972c:	f8cd 900c 	str.w	r9, [sp, #12]
 8009730:	2230      	movs	r2, #48	@ 0x30
 8009732:	9b03      	ldr	r3, [sp, #12]
 8009734:	454b      	cmp	r3, r9
 8009736:	d31e      	bcc.n	8009776 <__cvt+0xc2>
 8009738:	9b03      	ldr	r3, [sp, #12]
 800973a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800973c:	1b5b      	subs	r3, r3, r5
 800973e:	4628      	mov	r0, r5
 8009740:	6013      	str	r3, [r2, #0]
 8009742:	b004      	add	sp, #16
 8009744:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009748:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800974c:	eb00 0904 	add.w	r9, r0, r4
 8009750:	d1e5      	bne.n	800971e <__cvt+0x6a>
 8009752:	7803      	ldrb	r3, [r0, #0]
 8009754:	2b30      	cmp	r3, #48	@ 0x30
 8009756:	d10a      	bne.n	800976e <__cvt+0xba>
 8009758:	2200      	movs	r2, #0
 800975a:	2300      	movs	r3, #0
 800975c:	4630      	mov	r0, r6
 800975e:	4639      	mov	r1, r7
 8009760:	f7f7 f98a 	bl	8000a78 <__aeabi_dcmpeq>
 8009764:	b918      	cbnz	r0, 800976e <__cvt+0xba>
 8009766:	f1c4 0401 	rsb	r4, r4, #1
 800976a:	f8ca 4000 	str.w	r4, [sl]
 800976e:	f8da 3000 	ldr.w	r3, [sl]
 8009772:	4499      	add	r9, r3
 8009774:	e7d3      	b.n	800971e <__cvt+0x6a>
 8009776:	1c59      	adds	r1, r3, #1
 8009778:	9103      	str	r1, [sp, #12]
 800977a:	701a      	strb	r2, [r3, #0]
 800977c:	e7d9      	b.n	8009732 <__cvt+0x7e>

0800977e <__exponent>:
 800977e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009780:	2900      	cmp	r1, #0
 8009782:	bfba      	itte	lt
 8009784:	4249      	neglt	r1, r1
 8009786:	232d      	movlt	r3, #45	@ 0x2d
 8009788:	232b      	movge	r3, #43	@ 0x2b
 800978a:	2909      	cmp	r1, #9
 800978c:	7002      	strb	r2, [r0, #0]
 800978e:	7043      	strb	r3, [r0, #1]
 8009790:	dd29      	ble.n	80097e6 <__exponent+0x68>
 8009792:	f10d 0307 	add.w	r3, sp, #7
 8009796:	461d      	mov	r5, r3
 8009798:	270a      	movs	r7, #10
 800979a:	461a      	mov	r2, r3
 800979c:	fbb1 f6f7 	udiv	r6, r1, r7
 80097a0:	fb07 1416 	mls	r4, r7, r6, r1
 80097a4:	3430      	adds	r4, #48	@ 0x30
 80097a6:	f802 4c01 	strb.w	r4, [r2, #-1]
 80097aa:	460c      	mov	r4, r1
 80097ac:	2c63      	cmp	r4, #99	@ 0x63
 80097ae:	f103 33ff 	add.w	r3, r3, #4294967295
 80097b2:	4631      	mov	r1, r6
 80097b4:	dcf1      	bgt.n	800979a <__exponent+0x1c>
 80097b6:	3130      	adds	r1, #48	@ 0x30
 80097b8:	1e94      	subs	r4, r2, #2
 80097ba:	f803 1c01 	strb.w	r1, [r3, #-1]
 80097be:	1c41      	adds	r1, r0, #1
 80097c0:	4623      	mov	r3, r4
 80097c2:	42ab      	cmp	r3, r5
 80097c4:	d30a      	bcc.n	80097dc <__exponent+0x5e>
 80097c6:	f10d 0309 	add.w	r3, sp, #9
 80097ca:	1a9b      	subs	r3, r3, r2
 80097cc:	42ac      	cmp	r4, r5
 80097ce:	bf88      	it	hi
 80097d0:	2300      	movhi	r3, #0
 80097d2:	3302      	adds	r3, #2
 80097d4:	4403      	add	r3, r0
 80097d6:	1a18      	subs	r0, r3, r0
 80097d8:	b003      	add	sp, #12
 80097da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80097dc:	f813 6b01 	ldrb.w	r6, [r3], #1
 80097e0:	f801 6f01 	strb.w	r6, [r1, #1]!
 80097e4:	e7ed      	b.n	80097c2 <__exponent+0x44>
 80097e6:	2330      	movs	r3, #48	@ 0x30
 80097e8:	3130      	adds	r1, #48	@ 0x30
 80097ea:	7083      	strb	r3, [r0, #2]
 80097ec:	70c1      	strb	r1, [r0, #3]
 80097ee:	1d03      	adds	r3, r0, #4
 80097f0:	e7f1      	b.n	80097d6 <__exponent+0x58>
	...

080097f4 <_printf_float>:
 80097f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097f8:	b08d      	sub	sp, #52	@ 0x34
 80097fa:	460c      	mov	r4, r1
 80097fc:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009800:	4616      	mov	r6, r2
 8009802:	461f      	mov	r7, r3
 8009804:	4605      	mov	r5, r0
 8009806:	f000 fdbd 	bl	800a384 <_localeconv_r>
 800980a:	6803      	ldr	r3, [r0, #0]
 800980c:	9304      	str	r3, [sp, #16]
 800980e:	4618      	mov	r0, r3
 8009810:	f7f6 fd06 	bl	8000220 <strlen>
 8009814:	2300      	movs	r3, #0
 8009816:	930a      	str	r3, [sp, #40]	@ 0x28
 8009818:	f8d8 3000 	ldr.w	r3, [r8]
 800981c:	9005      	str	r0, [sp, #20]
 800981e:	3307      	adds	r3, #7
 8009820:	f023 0307 	bic.w	r3, r3, #7
 8009824:	f103 0208 	add.w	r2, r3, #8
 8009828:	f894 a018 	ldrb.w	sl, [r4, #24]
 800982c:	f8d4 b000 	ldr.w	fp, [r4]
 8009830:	f8c8 2000 	str.w	r2, [r8]
 8009834:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009838:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800983c:	9307      	str	r3, [sp, #28]
 800983e:	f8cd 8018 	str.w	r8, [sp, #24]
 8009842:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009846:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800984a:	4b9c      	ldr	r3, [pc, #624]	@ (8009abc <_printf_float+0x2c8>)
 800984c:	f04f 32ff 	mov.w	r2, #4294967295
 8009850:	f7f7 f944 	bl	8000adc <__aeabi_dcmpun>
 8009854:	bb70      	cbnz	r0, 80098b4 <_printf_float+0xc0>
 8009856:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800985a:	4b98      	ldr	r3, [pc, #608]	@ (8009abc <_printf_float+0x2c8>)
 800985c:	f04f 32ff 	mov.w	r2, #4294967295
 8009860:	f7f7 f91e 	bl	8000aa0 <__aeabi_dcmple>
 8009864:	bb30      	cbnz	r0, 80098b4 <_printf_float+0xc0>
 8009866:	2200      	movs	r2, #0
 8009868:	2300      	movs	r3, #0
 800986a:	4640      	mov	r0, r8
 800986c:	4649      	mov	r1, r9
 800986e:	f7f7 f90d 	bl	8000a8c <__aeabi_dcmplt>
 8009872:	b110      	cbz	r0, 800987a <_printf_float+0x86>
 8009874:	232d      	movs	r3, #45	@ 0x2d
 8009876:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800987a:	4a91      	ldr	r2, [pc, #580]	@ (8009ac0 <_printf_float+0x2cc>)
 800987c:	4b91      	ldr	r3, [pc, #580]	@ (8009ac4 <_printf_float+0x2d0>)
 800987e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009882:	bf8c      	ite	hi
 8009884:	4690      	movhi	r8, r2
 8009886:	4698      	movls	r8, r3
 8009888:	2303      	movs	r3, #3
 800988a:	6123      	str	r3, [r4, #16]
 800988c:	f02b 0304 	bic.w	r3, fp, #4
 8009890:	6023      	str	r3, [r4, #0]
 8009892:	f04f 0900 	mov.w	r9, #0
 8009896:	9700      	str	r7, [sp, #0]
 8009898:	4633      	mov	r3, r6
 800989a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800989c:	4621      	mov	r1, r4
 800989e:	4628      	mov	r0, r5
 80098a0:	f000 f9d2 	bl	8009c48 <_printf_common>
 80098a4:	3001      	adds	r0, #1
 80098a6:	f040 808d 	bne.w	80099c4 <_printf_float+0x1d0>
 80098aa:	f04f 30ff 	mov.w	r0, #4294967295
 80098ae:	b00d      	add	sp, #52	@ 0x34
 80098b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098b4:	4642      	mov	r2, r8
 80098b6:	464b      	mov	r3, r9
 80098b8:	4640      	mov	r0, r8
 80098ba:	4649      	mov	r1, r9
 80098bc:	f7f7 f90e 	bl	8000adc <__aeabi_dcmpun>
 80098c0:	b140      	cbz	r0, 80098d4 <_printf_float+0xe0>
 80098c2:	464b      	mov	r3, r9
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	bfbc      	itt	lt
 80098c8:	232d      	movlt	r3, #45	@ 0x2d
 80098ca:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80098ce:	4a7e      	ldr	r2, [pc, #504]	@ (8009ac8 <_printf_float+0x2d4>)
 80098d0:	4b7e      	ldr	r3, [pc, #504]	@ (8009acc <_printf_float+0x2d8>)
 80098d2:	e7d4      	b.n	800987e <_printf_float+0x8a>
 80098d4:	6863      	ldr	r3, [r4, #4]
 80098d6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80098da:	9206      	str	r2, [sp, #24]
 80098dc:	1c5a      	adds	r2, r3, #1
 80098de:	d13b      	bne.n	8009958 <_printf_float+0x164>
 80098e0:	2306      	movs	r3, #6
 80098e2:	6063      	str	r3, [r4, #4]
 80098e4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80098e8:	2300      	movs	r3, #0
 80098ea:	6022      	str	r2, [r4, #0]
 80098ec:	9303      	str	r3, [sp, #12]
 80098ee:	ab0a      	add	r3, sp, #40	@ 0x28
 80098f0:	e9cd a301 	strd	sl, r3, [sp, #4]
 80098f4:	ab09      	add	r3, sp, #36	@ 0x24
 80098f6:	9300      	str	r3, [sp, #0]
 80098f8:	6861      	ldr	r1, [r4, #4]
 80098fa:	ec49 8b10 	vmov	d0, r8, r9
 80098fe:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009902:	4628      	mov	r0, r5
 8009904:	f7ff fed6 	bl	80096b4 <__cvt>
 8009908:	9b06      	ldr	r3, [sp, #24]
 800990a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800990c:	2b47      	cmp	r3, #71	@ 0x47
 800990e:	4680      	mov	r8, r0
 8009910:	d129      	bne.n	8009966 <_printf_float+0x172>
 8009912:	1cc8      	adds	r0, r1, #3
 8009914:	db02      	blt.n	800991c <_printf_float+0x128>
 8009916:	6863      	ldr	r3, [r4, #4]
 8009918:	4299      	cmp	r1, r3
 800991a:	dd41      	ble.n	80099a0 <_printf_float+0x1ac>
 800991c:	f1aa 0a02 	sub.w	sl, sl, #2
 8009920:	fa5f fa8a 	uxtb.w	sl, sl
 8009924:	3901      	subs	r1, #1
 8009926:	4652      	mov	r2, sl
 8009928:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800992c:	9109      	str	r1, [sp, #36]	@ 0x24
 800992e:	f7ff ff26 	bl	800977e <__exponent>
 8009932:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009934:	1813      	adds	r3, r2, r0
 8009936:	2a01      	cmp	r2, #1
 8009938:	4681      	mov	r9, r0
 800993a:	6123      	str	r3, [r4, #16]
 800993c:	dc02      	bgt.n	8009944 <_printf_float+0x150>
 800993e:	6822      	ldr	r2, [r4, #0]
 8009940:	07d2      	lsls	r2, r2, #31
 8009942:	d501      	bpl.n	8009948 <_printf_float+0x154>
 8009944:	3301      	adds	r3, #1
 8009946:	6123      	str	r3, [r4, #16]
 8009948:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800994c:	2b00      	cmp	r3, #0
 800994e:	d0a2      	beq.n	8009896 <_printf_float+0xa2>
 8009950:	232d      	movs	r3, #45	@ 0x2d
 8009952:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009956:	e79e      	b.n	8009896 <_printf_float+0xa2>
 8009958:	9a06      	ldr	r2, [sp, #24]
 800995a:	2a47      	cmp	r2, #71	@ 0x47
 800995c:	d1c2      	bne.n	80098e4 <_printf_float+0xf0>
 800995e:	2b00      	cmp	r3, #0
 8009960:	d1c0      	bne.n	80098e4 <_printf_float+0xf0>
 8009962:	2301      	movs	r3, #1
 8009964:	e7bd      	b.n	80098e2 <_printf_float+0xee>
 8009966:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800996a:	d9db      	bls.n	8009924 <_printf_float+0x130>
 800996c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009970:	d118      	bne.n	80099a4 <_printf_float+0x1b0>
 8009972:	2900      	cmp	r1, #0
 8009974:	6863      	ldr	r3, [r4, #4]
 8009976:	dd0b      	ble.n	8009990 <_printf_float+0x19c>
 8009978:	6121      	str	r1, [r4, #16]
 800997a:	b913      	cbnz	r3, 8009982 <_printf_float+0x18e>
 800997c:	6822      	ldr	r2, [r4, #0]
 800997e:	07d0      	lsls	r0, r2, #31
 8009980:	d502      	bpl.n	8009988 <_printf_float+0x194>
 8009982:	3301      	adds	r3, #1
 8009984:	440b      	add	r3, r1
 8009986:	6123      	str	r3, [r4, #16]
 8009988:	65a1      	str	r1, [r4, #88]	@ 0x58
 800998a:	f04f 0900 	mov.w	r9, #0
 800998e:	e7db      	b.n	8009948 <_printf_float+0x154>
 8009990:	b913      	cbnz	r3, 8009998 <_printf_float+0x1a4>
 8009992:	6822      	ldr	r2, [r4, #0]
 8009994:	07d2      	lsls	r2, r2, #31
 8009996:	d501      	bpl.n	800999c <_printf_float+0x1a8>
 8009998:	3302      	adds	r3, #2
 800999a:	e7f4      	b.n	8009986 <_printf_float+0x192>
 800999c:	2301      	movs	r3, #1
 800999e:	e7f2      	b.n	8009986 <_printf_float+0x192>
 80099a0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80099a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80099a6:	4299      	cmp	r1, r3
 80099a8:	db05      	blt.n	80099b6 <_printf_float+0x1c2>
 80099aa:	6823      	ldr	r3, [r4, #0]
 80099ac:	6121      	str	r1, [r4, #16]
 80099ae:	07d8      	lsls	r0, r3, #31
 80099b0:	d5ea      	bpl.n	8009988 <_printf_float+0x194>
 80099b2:	1c4b      	adds	r3, r1, #1
 80099b4:	e7e7      	b.n	8009986 <_printf_float+0x192>
 80099b6:	2900      	cmp	r1, #0
 80099b8:	bfd4      	ite	le
 80099ba:	f1c1 0202 	rsble	r2, r1, #2
 80099be:	2201      	movgt	r2, #1
 80099c0:	4413      	add	r3, r2
 80099c2:	e7e0      	b.n	8009986 <_printf_float+0x192>
 80099c4:	6823      	ldr	r3, [r4, #0]
 80099c6:	055a      	lsls	r2, r3, #21
 80099c8:	d407      	bmi.n	80099da <_printf_float+0x1e6>
 80099ca:	6923      	ldr	r3, [r4, #16]
 80099cc:	4642      	mov	r2, r8
 80099ce:	4631      	mov	r1, r6
 80099d0:	4628      	mov	r0, r5
 80099d2:	47b8      	blx	r7
 80099d4:	3001      	adds	r0, #1
 80099d6:	d12b      	bne.n	8009a30 <_printf_float+0x23c>
 80099d8:	e767      	b.n	80098aa <_printf_float+0xb6>
 80099da:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80099de:	f240 80dd 	bls.w	8009b9c <_printf_float+0x3a8>
 80099e2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80099e6:	2200      	movs	r2, #0
 80099e8:	2300      	movs	r3, #0
 80099ea:	f7f7 f845 	bl	8000a78 <__aeabi_dcmpeq>
 80099ee:	2800      	cmp	r0, #0
 80099f0:	d033      	beq.n	8009a5a <_printf_float+0x266>
 80099f2:	4a37      	ldr	r2, [pc, #220]	@ (8009ad0 <_printf_float+0x2dc>)
 80099f4:	2301      	movs	r3, #1
 80099f6:	4631      	mov	r1, r6
 80099f8:	4628      	mov	r0, r5
 80099fa:	47b8      	blx	r7
 80099fc:	3001      	adds	r0, #1
 80099fe:	f43f af54 	beq.w	80098aa <_printf_float+0xb6>
 8009a02:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8009a06:	4543      	cmp	r3, r8
 8009a08:	db02      	blt.n	8009a10 <_printf_float+0x21c>
 8009a0a:	6823      	ldr	r3, [r4, #0]
 8009a0c:	07d8      	lsls	r0, r3, #31
 8009a0e:	d50f      	bpl.n	8009a30 <_printf_float+0x23c>
 8009a10:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009a14:	4631      	mov	r1, r6
 8009a16:	4628      	mov	r0, r5
 8009a18:	47b8      	blx	r7
 8009a1a:	3001      	adds	r0, #1
 8009a1c:	f43f af45 	beq.w	80098aa <_printf_float+0xb6>
 8009a20:	f04f 0900 	mov.w	r9, #0
 8009a24:	f108 38ff 	add.w	r8, r8, #4294967295
 8009a28:	f104 0a1a 	add.w	sl, r4, #26
 8009a2c:	45c8      	cmp	r8, r9
 8009a2e:	dc09      	bgt.n	8009a44 <_printf_float+0x250>
 8009a30:	6823      	ldr	r3, [r4, #0]
 8009a32:	079b      	lsls	r3, r3, #30
 8009a34:	f100 8103 	bmi.w	8009c3e <_printf_float+0x44a>
 8009a38:	68e0      	ldr	r0, [r4, #12]
 8009a3a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009a3c:	4298      	cmp	r0, r3
 8009a3e:	bfb8      	it	lt
 8009a40:	4618      	movlt	r0, r3
 8009a42:	e734      	b.n	80098ae <_printf_float+0xba>
 8009a44:	2301      	movs	r3, #1
 8009a46:	4652      	mov	r2, sl
 8009a48:	4631      	mov	r1, r6
 8009a4a:	4628      	mov	r0, r5
 8009a4c:	47b8      	blx	r7
 8009a4e:	3001      	adds	r0, #1
 8009a50:	f43f af2b 	beq.w	80098aa <_printf_float+0xb6>
 8009a54:	f109 0901 	add.w	r9, r9, #1
 8009a58:	e7e8      	b.n	8009a2c <_printf_float+0x238>
 8009a5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	dc39      	bgt.n	8009ad4 <_printf_float+0x2e0>
 8009a60:	4a1b      	ldr	r2, [pc, #108]	@ (8009ad0 <_printf_float+0x2dc>)
 8009a62:	2301      	movs	r3, #1
 8009a64:	4631      	mov	r1, r6
 8009a66:	4628      	mov	r0, r5
 8009a68:	47b8      	blx	r7
 8009a6a:	3001      	adds	r0, #1
 8009a6c:	f43f af1d 	beq.w	80098aa <_printf_float+0xb6>
 8009a70:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009a74:	ea59 0303 	orrs.w	r3, r9, r3
 8009a78:	d102      	bne.n	8009a80 <_printf_float+0x28c>
 8009a7a:	6823      	ldr	r3, [r4, #0]
 8009a7c:	07d9      	lsls	r1, r3, #31
 8009a7e:	d5d7      	bpl.n	8009a30 <_printf_float+0x23c>
 8009a80:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009a84:	4631      	mov	r1, r6
 8009a86:	4628      	mov	r0, r5
 8009a88:	47b8      	blx	r7
 8009a8a:	3001      	adds	r0, #1
 8009a8c:	f43f af0d 	beq.w	80098aa <_printf_float+0xb6>
 8009a90:	f04f 0a00 	mov.w	sl, #0
 8009a94:	f104 0b1a 	add.w	fp, r4, #26
 8009a98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a9a:	425b      	negs	r3, r3
 8009a9c:	4553      	cmp	r3, sl
 8009a9e:	dc01      	bgt.n	8009aa4 <_printf_float+0x2b0>
 8009aa0:	464b      	mov	r3, r9
 8009aa2:	e793      	b.n	80099cc <_printf_float+0x1d8>
 8009aa4:	2301      	movs	r3, #1
 8009aa6:	465a      	mov	r2, fp
 8009aa8:	4631      	mov	r1, r6
 8009aaa:	4628      	mov	r0, r5
 8009aac:	47b8      	blx	r7
 8009aae:	3001      	adds	r0, #1
 8009ab0:	f43f aefb 	beq.w	80098aa <_printf_float+0xb6>
 8009ab4:	f10a 0a01 	add.w	sl, sl, #1
 8009ab8:	e7ee      	b.n	8009a98 <_printf_float+0x2a4>
 8009aba:	bf00      	nop
 8009abc:	7fefffff 	.word	0x7fefffff
 8009ac0:	0800ce18 	.word	0x0800ce18
 8009ac4:	0800ce14 	.word	0x0800ce14
 8009ac8:	0800ce20 	.word	0x0800ce20
 8009acc:	0800ce1c 	.word	0x0800ce1c
 8009ad0:	0800ce24 	.word	0x0800ce24
 8009ad4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009ad6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009ada:	4553      	cmp	r3, sl
 8009adc:	bfa8      	it	ge
 8009ade:	4653      	movge	r3, sl
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	4699      	mov	r9, r3
 8009ae4:	dc36      	bgt.n	8009b54 <_printf_float+0x360>
 8009ae6:	f04f 0b00 	mov.w	fp, #0
 8009aea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009aee:	f104 021a 	add.w	r2, r4, #26
 8009af2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009af4:	9306      	str	r3, [sp, #24]
 8009af6:	eba3 0309 	sub.w	r3, r3, r9
 8009afa:	455b      	cmp	r3, fp
 8009afc:	dc31      	bgt.n	8009b62 <_printf_float+0x36e>
 8009afe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b00:	459a      	cmp	sl, r3
 8009b02:	dc3a      	bgt.n	8009b7a <_printf_float+0x386>
 8009b04:	6823      	ldr	r3, [r4, #0]
 8009b06:	07da      	lsls	r2, r3, #31
 8009b08:	d437      	bmi.n	8009b7a <_printf_float+0x386>
 8009b0a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b0c:	ebaa 0903 	sub.w	r9, sl, r3
 8009b10:	9b06      	ldr	r3, [sp, #24]
 8009b12:	ebaa 0303 	sub.w	r3, sl, r3
 8009b16:	4599      	cmp	r9, r3
 8009b18:	bfa8      	it	ge
 8009b1a:	4699      	movge	r9, r3
 8009b1c:	f1b9 0f00 	cmp.w	r9, #0
 8009b20:	dc33      	bgt.n	8009b8a <_printf_float+0x396>
 8009b22:	f04f 0800 	mov.w	r8, #0
 8009b26:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009b2a:	f104 0b1a 	add.w	fp, r4, #26
 8009b2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b30:	ebaa 0303 	sub.w	r3, sl, r3
 8009b34:	eba3 0309 	sub.w	r3, r3, r9
 8009b38:	4543      	cmp	r3, r8
 8009b3a:	f77f af79 	ble.w	8009a30 <_printf_float+0x23c>
 8009b3e:	2301      	movs	r3, #1
 8009b40:	465a      	mov	r2, fp
 8009b42:	4631      	mov	r1, r6
 8009b44:	4628      	mov	r0, r5
 8009b46:	47b8      	blx	r7
 8009b48:	3001      	adds	r0, #1
 8009b4a:	f43f aeae 	beq.w	80098aa <_printf_float+0xb6>
 8009b4e:	f108 0801 	add.w	r8, r8, #1
 8009b52:	e7ec      	b.n	8009b2e <_printf_float+0x33a>
 8009b54:	4642      	mov	r2, r8
 8009b56:	4631      	mov	r1, r6
 8009b58:	4628      	mov	r0, r5
 8009b5a:	47b8      	blx	r7
 8009b5c:	3001      	adds	r0, #1
 8009b5e:	d1c2      	bne.n	8009ae6 <_printf_float+0x2f2>
 8009b60:	e6a3      	b.n	80098aa <_printf_float+0xb6>
 8009b62:	2301      	movs	r3, #1
 8009b64:	4631      	mov	r1, r6
 8009b66:	4628      	mov	r0, r5
 8009b68:	9206      	str	r2, [sp, #24]
 8009b6a:	47b8      	blx	r7
 8009b6c:	3001      	adds	r0, #1
 8009b6e:	f43f ae9c 	beq.w	80098aa <_printf_float+0xb6>
 8009b72:	9a06      	ldr	r2, [sp, #24]
 8009b74:	f10b 0b01 	add.w	fp, fp, #1
 8009b78:	e7bb      	b.n	8009af2 <_printf_float+0x2fe>
 8009b7a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009b7e:	4631      	mov	r1, r6
 8009b80:	4628      	mov	r0, r5
 8009b82:	47b8      	blx	r7
 8009b84:	3001      	adds	r0, #1
 8009b86:	d1c0      	bne.n	8009b0a <_printf_float+0x316>
 8009b88:	e68f      	b.n	80098aa <_printf_float+0xb6>
 8009b8a:	9a06      	ldr	r2, [sp, #24]
 8009b8c:	464b      	mov	r3, r9
 8009b8e:	4442      	add	r2, r8
 8009b90:	4631      	mov	r1, r6
 8009b92:	4628      	mov	r0, r5
 8009b94:	47b8      	blx	r7
 8009b96:	3001      	adds	r0, #1
 8009b98:	d1c3      	bne.n	8009b22 <_printf_float+0x32e>
 8009b9a:	e686      	b.n	80098aa <_printf_float+0xb6>
 8009b9c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009ba0:	f1ba 0f01 	cmp.w	sl, #1
 8009ba4:	dc01      	bgt.n	8009baa <_printf_float+0x3b6>
 8009ba6:	07db      	lsls	r3, r3, #31
 8009ba8:	d536      	bpl.n	8009c18 <_printf_float+0x424>
 8009baa:	2301      	movs	r3, #1
 8009bac:	4642      	mov	r2, r8
 8009bae:	4631      	mov	r1, r6
 8009bb0:	4628      	mov	r0, r5
 8009bb2:	47b8      	blx	r7
 8009bb4:	3001      	adds	r0, #1
 8009bb6:	f43f ae78 	beq.w	80098aa <_printf_float+0xb6>
 8009bba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009bbe:	4631      	mov	r1, r6
 8009bc0:	4628      	mov	r0, r5
 8009bc2:	47b8      	blx	r7
 8009bc4:	3001      	adds	r0, #1
 8009bc6:	f43f ae70 	beq.w	80098aa <_printf_float+0xb6>
 8009bca:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009bce:	2200      	movs	r2, #0
 8009bd0:	2300      	movs	r3, #0
 8009bd2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009bd6:	f7f6 ff4f 	bl	8000a78 <__aeabi_dcmpeq>
 8009bda:	b9c0      	cbnz	r0, 8009c0e <_printf_float+0x41a>
 8009bdc:	4653      	mov	r3, sl
 8009bde:	f108 0201 	add.w	r2, r8, #1
 8009be2:	4631      	mov	r1, r6
 8009be4:	4628      	mov	r0, r5
 8009be6:	47b8      	blx	r7
 8009be8:	3001      	adds	r0, #1
 8009bea:	d10c      	bne.n	8009c06 <_printf_float+0x412>
 8009bec:	e65d      	b.n	80098aa <_printf_float+0xb6>
 8009bee:	2301      	movs	r3, #1
 8009bf0:	465a      	mov	r2, fp
 8009bf2:	4631      	mov	r1, r6
 8009bf4:	4628      	mov	r0, r5
 8009bf6:	47b8      	blx	r7
 8009bf8:	3001      	adds	r0, #1
 8009bfa:	f43f ae56 	beq.w	80098aa <_printf_float+0xb6>
 8009bfe:	f108 0801 	add.w	r8, r8, #1
 8009c02:	45d0      	cmp	r8, sl
 8009c04:	dbf3      	blt.n	8009bee <_printf_float+0x3fa>
 8009c06:	464b      	mov	r3, r9
 8009c08:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009c0c:	e6df      	b.n	80099ce <_printf_float+0x1da>
 8009c0e:	f04f 0800 	mov.w	r8, #0
 8009c12:	f104 0b1a 	add.w	fp, r4, #26
 8009c16:	e7f4      	b.n	8009c02 <_printf_float+0x40e>
 8009c18:	2301      	movs	r3, #1
 8009c1a:	4642      	mov	r2, r8
 8009c1c:	e7e1      	b.n	8009be2 <_printf_float+0x3ee>
 8009c1e:	2301      	movs	r3, #1
 8009c20:	464a      	mov	r2, r9
 8009c22:	4631      	mov	r1, r6
 8009c24:	4628      	mov	r0, r5
 8009c26:	47b8      	blx	r7
 8009c28:	3001      	adds	r0, #1
 8009c2a:	f43f ae3e 	beq.w	80098aa <_printf_float+0xb6>
 8009c2e:	f108 0801 	add.w	r8, r8, #1
 8009c32:	68e3      	ldr	r3, [r4, #12]
 8009c34:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009c36:	1a5b      	subs	r3, r3, r1
 8009c38:	4543      	cmp	r3, r8
 8009c3a:	dcf0      	bgt.n	8009c1e <_printf_float+0x42a>
 8009c3c:	e6fc      	b.n	8009a38 <_printf_float+0x244>
 8009c3e:	f04f 0800 	mov.w	r8, #0
 8009c42:	f104 0919 	add.w	r9, r4, #25
 8009c46:	e7f4      	b.n	8009c32 <_printf_float+0x43e>

08009c48 <_printf_common>:
 8009c48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009c4c:	4616      	mov	r6, r2
 8009c4e:	4698      	mov	r8, r3
 8009c50:	688a      	ldr	r2, [r1, #8]
 8009c52:	690b      	ldr	r3, [r1, #16]
 8009c54:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009c58:	4293      	cmp	r3, r2
 8009c5a:	bfb8      	it	lt
 8009c5c:	4613      	movlt	r3, r2
 8009c5e:	6033      	str	r3, [r6, #0]
 8009c60:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009c64:	4607      	mov	r7, r0
 8009c66:	460c      	mov	r4, r1
 8009c68:	b10a      	cbz	r2, 8009c6e <_printf_common+0x26>
 8009c6a:	3301      	adds	r3, #1
 8009c6c:	6033      	str	r3, [r6, #0]
 8009c6e:	6823      	ldr	r3, [r4, #0]
 8009c70:	0699      	lsls	r1, r3, #26
 8009c72:	bf42      	ittt	mi
 8009c74:	6833      	ldrmi	r3, [r6, #0]
 8009c76:	3302      	addmi	r3, #2
 8009c78:	6033      	strmi	r3, [r6, #0]
 8009c7a:	6825      	ldr	r5, [r4, #0]
 8009c7c:	f015 0506 	ands.w	r5, r5, #6
 8009c80:	d106      	bne.n	8009c90 <_printf_common+0x48>
 8009c82:	f104 0a19 	add.w	sl, r4, #25
 8009c86:	68e3      	ldr	r3, [r4, #12]
 8009c88:	6832      	ldr	r2, [r6, #0]
 8009c8a:	1a9b      	subs	r3, r3, r2
 8009c8c:	42ab      	cmp	r3, r5
 8009c8e:	dc26      	bgt.n	8009cde <_printf_common+0x96>
 8009c90:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009c94:	6822      	ldr	r2, [r4, #0]
 8009c96:	3b00      	subs	r3, #0
 8009c98:	bf18      	it	ne
 8009c9a:	2301      	movne	r3, #1
 8009c9c:	0692      	lsls	r2, r2, #26
 8009c9e:	d42b      	bmi.n	8009cf8 <_printf_common+0xb0>
 8009ca0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009ca4:	4641      	mov	r1, r8
 8009ca6:	4638      	mov	r0, r7
 8009ca8:	47c8      	blx	r9
 8009caa:	3001      	adds	r0, #1
 8009cac:	d01e      	beq.n	8009cec <_printf_common+0xa4>
 8009cae:	6823      	ldr	r3, [r4, #0]
 8009cb0:	6922      	ldr	r2, [r4, #16]
 8009cb2:	f003 0306 	and.w	r3, r3, #6
 8009cb6:	2b04      	cmp	r3, #4
 8009cb8:	bf02      	ittt	eq
 8009cba:	68e5      	ldreq	r5, [r4, #12]
 8009cbc:	6833      	ldreq	r3, [r6, #0]
 8009cbe:	1aed      	subeq	r5, r5, r3
 8009cc0:	68a3      	ldr	r3, [r4, #8]
 8009cc2:	bf0c      	ite	eq
 8009cc4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009cc8:	2500      	movne	r5, #0
 8009cca:	4293      	cmp	r3, r2
 8009ccc:	bfc4      	itt	gt
 8009cce:	1a9b      	subgt	r3, r3, r2
 8009cd0:	18ed      	addgt	r5, r5, r3
 8009cd2:	2600      	movs	r6, #0
 8009cd4:	341a      	adds	r4, #26
 8009cd6:	42b5      	cmp	r5, r6
 8009cd8:	d11a      	bne.n	8009d10 <_printf_common+0xc8>
 8009cda:	2000      	movs	r0, #0
 8009cdc:	e008      	b.n	8009cf0 <_printf_common+0xa8>
 8009cde:	2301      	movs	r3, #1
 8009ce0:	4652      	mov	r2, sl
 8009ce2:	4641      	mov	r1, r8
 8009ce4:	4638      	mov	r0, r7
 8009ce6:	47c8      	blx	r9
 8009ce8:	3001      	adds	r0, #1
 8009cea:	d103      	bne.n	8009cf4 <_printf_common+0xac>
 8009cec:	f04f 30ff 	mov.w	r0, #4294967295
 8009cf0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009cf4:	3501      	adds	r5, #1
 8009cf6:	e7c6      	b.n	8009c86 <_printf_common+0x3e>
 8009cf8:	18e1      	adds	r1, r4, r3
 8009cfa:	1c5a      	adds	r2, r3, #1
 8009cfc:	2030      	movs	r0, #48	@ 0x30
 8009cfe:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009d02:	4422      	add	r2, r4
 8009d04:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009d08:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009d0c:	3302      	adds	r3, #2
 8009d0e:	e7c7      	b.n	8009ca0 <_printf_common+0x58>
 8009d10:	2301      	movs	r3, #1
 8009d12:	4622      	mov	r2, r4
 8009d14:	4641      	mov	r1, r8
 8009d16:	4638      	mov	r0, r7
 8009d18:	47c8      	blx	r9
 8009d1a:	3001      	adds	r0, #1
 8009d1c:	d0e6      	beq.n	8009cec <_printf_common+0xa4>
 8009d1e:	3601      	adds	r6, #1
 8009d20:	e7d9      	b.n	8009cd6 <_printf_common+0x8e>
	...

08009d24 <_printf_i>:
 8009d24:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009d28:	7e0f      	ldrb	r7, [r1, #24]
 8009d2a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009d2c:	2f78      	cmp	r7, #120	@ 0x78
 8009d2e:	4691      	mov	r9, r2
 8009d30:	4680      	mov	r8, r0
 8009d32:	460c      	mov	r4, r1
 8009d34:	469a      	mov	sl, r3
 8009d36:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009d3a:	d807      	bhi.n	8009d4c <_printf_i+0x28>
 8009d3c:	2f62      	cmp	r7, #98	@ 0x62
 8009d3e:	d80a      	bhi.n	8009d56 <_printf_i+0x32>
 8009d40:	2f00      	cmp	r7, #0
 8009d42:	f000 80d1 	beq.w	8009ee8 <_printf_i+0x1c4>
 8009d46:	2f58      	cmp	r7, #88	@ 0x58
 8009d48:	f000 80b8 	beq.w	8009ebc <_printf_i+0x198>
 8009d4c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009d50:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009d54:	e03a      	b.n	8009dcc <_printf_i+0xa8>
 8009d56:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009d5a:	2b15      	cmp	r3, #21
 8009d5c:	d8f6      	bhi.n	8009d4c <_printf_i+0x28>
 8009d5e:	a101      	add	r1, pc, #4	@ (adr r1, 8009d64 <_printf_i+0x40>)
 8009d60:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009d64:	08009dbd 	.word	0x08009dbd
 8009d68:	08009dd1 	.word	0x08009dd1
 8009d6c:	08009d4d 	.word	0x08009d4d
 8009d70:	08009d4d 	.word	0x08009d4d
 8009d74:	08009d4d 	.word	0x08009d4d
 8009d78:	08009d4d 	.word	0x08009d4d
 8009d7c:	08009dd1 	.word	0x08009dd1
 8009d80:	08009d4d 	.word	0x08009d4d
 8009d84:	08009d4d 	.word	0x08009d4d
 8009d88:	08009d4d 	.word	0x08009d4d
 8009d8c:	08009d4d 	.word	0x08009d4d
 8009d90:	08009ecf 	.word	0x08009ecf
 8009d94:	08009dfb 	.word	0x08009dfb
 8009d98:	08009e89 	.word	0x08009e89
 8009d9c:	08009d4d 	.word	0x08009d4d
 8009da0:	08009d4d 	.word	0x08009d4d
 8009da4:	08009ef1 	.word	0x08009ef1
 8009da8:	08009d4d 	.word	0x08009d4d
 8009dac:	08009dfb 	.word	0x08009dfb
 8009db0:	08009d4d 	.word	0x08009d4d
 8009db4:	08009d4d 	.word	0x08009d4d
 8009db8:	08009e91 	.word	0x08009e91
 8009dbc:	6833      	ldr	r3, [r6, #0]
 8009dbe:	1d1a      	adds	r2, r3, #4
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	6032      	str	r2, [r6, #0]
 8009dc4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009dc8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009dcc:	2301      	movs	r3, #1
 8009dce:	e09c      	b.n	8009f0a <_printf_i+0x1e6>
 8009dd0:	6833      	ldr	r3, [r6, #0]
 8009dd2:	6820      	ldr	r0, [r4, #0]
 8009dd4:	1d19      	adds	r1, r3, #4
 8009dd6:	6031      	str	r1, [r6, #0]
 8009dd8:	0606      	lsls	r6, r0, #24
 8009dda:	d501      	bpl.n	8009de0 <_printf_i+0xbc>
 8009ddc:	681d      	ldr	r5, [r3, #0]
 8009dde:	e003      	b.n	8009de8 <_printf_i+0xc4>
 8009de0:	0645      	lsls	r5, r0, #25
 8009de2:	d5fb      	bpl.n	8009ddc <_printf_i+0xb8>
 8009de4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009de8:	2d00      	cmp	r5, #0
 8009dea:	da03      	bge.n	8009df4 <_printf_i+0xd0>
 8009dec:	232d      	movs	r3, #45	@ 0x2d
 8009dee:	426d      	negs	r5, r5
 8009df0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009df4:	4858      	ldr	r0, [pc, #352]	@ (8009f58 <_printf_i+0x234>)
 8009df6:	230a      	movs	r3, #10
 8009df8:	e011      	b.n	8009e1e <_printf_i+0xfa>
 8009dfa:	6821      	ldr	r1, [r4, #0]
 8009dfc:	6833      	ldr	r3, [r6, #0]
 8009dfe:	0608      	lsls	r0, r1, #24
 8009e00:	f853 5b04 	ldr.w	r5, [r3], #4
 8009e04:	d402      	bmi.n	8009e0c <_printf_i+0xe8>
 8009e06:	0649      	lsls	r1, r1, #25
 8009e08:	bf48      	it	mi
 8009e0a:	b2ad      	uxthmi	r5, r5
 8009e0c:	2f6f      	cmp	r7, #111	@ 0x6f
 8009e0e:	4852      	ldr	r0, [pc, #328]	@ (8009f58 <_printf_i+0x234>)
 8009e10:	6033      	str	r3, [r6, #0]
 8009e12:	bf14      	ite	ne
 8009e14:	230a      	movne	r3, #10
 8009e16:	2308      	moveq	r3, #8
 8009e18:	2100      	movs	r1, #0
 8009e1a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009e1e:	6866      	ldr	r6, [r4, #4]
 8009e20:	60a6      	str	r6, [r4, #8]
 8009e22:	2e00      	cmp	r6, #0
 8009e24:	db05      	blt.n	8009e32 <_printf_i+0x10e>
 8009e26:	6821      	ldr	r1, [r4, #0]
 8009e28:	432e      	orrs	r6, r5
 8009e2a:	f021 0104 	bic.w	r1, r1, #4
 8009e2e:	6021      	str	r1, [r4, #0]
 8009e30:	d04b      	beq.n	8009eca <_printf_i+0x1a6>
 8009e32:	4616      	mov	r6, r2
 8009e34:	fbb5 f1f3 	udiv	r1, r5, r3
 8009e38:	fb03 5711 	mls	r7, r3, r1, r5
 8009e3c:	5dc7      	ldrb	r7, [r0, r7]
 8009e3e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009e42:	462f      	mov	r7, r5
 8009e44:	42bb      	cmp	r3, r7
 8009e46:	460d      	mov	r5, r1
 8009e48:	d9f4      	bls.n	8009e34 <_printf_i+0x110>
 8009e4a:	2b08      	cmp	r3, #8
 8009e4c:	d10b      	bne.n	8009e66 <_printf_i+0x142>
 8009e4e:	6823      	ldr	r3, [r4, #0]
 8009e50:	07df      	lsls	r7, r3, #31
 8009e52:	d508      	bpl.n	8009e66 <_printf_i+0x142>
 8009e54:	6923      	ldr	r3, [r4, #16]
 8009e56:	6861      	ldr	r1, [r4, #4]
 8009e58:	4299      	cmp	r1, r3
 8009e5a:	bfde      	ittt	le
 8009e5c:	2330      	movle	r3, #48	@ 0x30
 8009e5e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009e62:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009e66:	1b92      	subs	r2, r2, r6
 8009e68:	6122      	str	r2, [r4, #16]
 8009e6a:	f8cd a000 	str.w	sl, [sp]
 8009e6e:	464b      	mov	r3, r9
 8009e70:	aa03      	add	r2, sp, #12
 8009e72:	4621      	mov	r1, r4
 8009e74:	4640      	mov	r0, r8
 8009e76:	f7ff fee7 	bl	8009c48 <_printf_common>
 8009e7a:	3001      	adds	r0, #1
 8009e7c:	d14a      	bne.n	8009f14 <_printf_i+0x1f0>
 8009e7e:	f04f 30ff 	mov.w	r0, #4294967295
 8009e82:	b004      	add	sp, #16
 8009e84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e88:	6823      	ldr	r3, [r4, #0]
 8009e8a:	f043 0320 	orr.w	r3, r3, #32
 8009e8e:	6023      	str	r3, [r4, #0]
 8009e90:	4832      	ldr	r0, [pc, #200]	@ (8009f5c <_printf_i+0x238>)
 8009e92:	2778      	movs	r7, #120	@ 0x78
 8009e94:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009e98:	6823      	ldr	r3, [r4, #0]
 8009e9a:	6831      	ldr	r1, [r6, #0]
 8009e9c:	061f      	lsls	r7, r3, #24
 8009e9e:	f851 5b04 	ldr.w	r5, [r1], #4
 8009ea2:	d402      	bmi.n	8009eaa <_printf_i+0x186>
 8009ea4:	065f      	lsls	r7, r3, #25
 8009ea6:	bf48      	it	mi
 8009ea8:	b2ad      	uxthmi	r5, r5
 8009eaa:	6031      	str	r1, [r6, #0]
 8009eac:	07d9      	lsls	r1, r3, #31
 8009eae:	bf44      	itt	mi
 8009eb0:	f043 0320 	orrmi.w	r3, r3, #32
 8009eb4:	6023      	strmi	r3, [r4, #0]
 8009eb6:	b11d      	cbz	r5, 8009ec0 <_printf_i+0x19c>
 8009eb8:	2310      	movs	r3, #16
 8009eba:	e7ad      	b.n	8009e18 <_printf_i+0xf4>
 8009ebc:	4826      	ldr	r0, [pc, #152]	@ (8009f58 <_printf_i+0x234>)
 8009ebe:	e7e9      	b.n	8009e94 <_printf_i+0x170>
 8009ec0:	6823      	ldr	r3, [r4, #0]
 8009ec2:	f023 0320 	bic.w	r3, r3, #32
 8009ec6:	6023      	str	r3, [r4, #0]
 8009ec8:	e7f6      	b.n	8009eb8 <_printf_i+0x194>
 8009eca:	4616      	mov	r6, r2
 8009ecc:	e7bd      	b.n	8009e4a <_printf_i+0x126>
 8009ece:	6833      	ldr	r3, [r6, #0]
 8009ed0:	6825      	ldr	r5, [r4, #0]
 8009ed2:	6961      	ldr	r1, [r4, #20]
 8009ed4:	1d18      	adds	r0, r3, #4
 8009ed6:	6030      	str	r0, [r6, #0]
 8009ed8:	062e      	lsls	r6, r5, #24
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	d501      	bpl.n	8009ee2 <_printf_i+0x1be>
 8009ede:	6019      	str	r1, [r3, #0]
 8009ee0:	e002      	b.n	8009ee8 <_printf_i+0x1c4>
 8009ee2:	0668      	lsls	r0, r5, #25
 8009ee4:	d5fb      	bpl.n	8009ede <_printf_i+0x1ba>
 8009ee6:	8019      	strh	r1, [r3, #0]
 8009ee8:	2300      	movs	r3, #0
 8009eea:	6123      	str	r3, [r4, #16]
 8009eec:	4616      	mov	r6, r2
 8009eee:	e7bc      	b.n	8009e6a <_printf_i+0x146>
 8009ef0:	6833      	ldr	r3, [r6, #0]
 8009ef2:	1d1a      	adds	r2, r3, #4
 8009ef4:	6032      	str	r2, [r6, #0]
 8009ef6:	681e      	ldr	r6, [r3, #0]
 8009ef8:	6862      	ldr	r2, [r4, #4]
 8009efa:	2100      	movs	r1, #0
 8009efc:	4630      	mov	r0, r6
 8009efe:	f7f6 f93f 	bl	8000180 <memchr>
 8009f02:	b108      	cbz	r0, 8009f08 <_printf_i+0x1e4>
 8009f04:	1b80      	subs	r0, r0, r6
 8009f06:	6060      	str	r0, [r4, #4]
 8009f08:	6863      	ldr	r3, [r4, #4]
 8009f0a:	6123      	str	r3, [r4, #16]
 8009f0c:	2300      	movs	r3, #0
 8009f0e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009f12:	e7aa      	b.n	8009e6a <_printf_i+0x146>
 8009f14:	6923      	ldr	r3, [r4, #16]
 8009f16:	4632      	mov	r2, r6
 8009f18:	4649      	mov	r1, r9
 8009f1a:	4640      	mov	r0, r8
 8009f1c:	47d0      	blx	sl
 8009f1e:	3001      	adds	r0, #1
 8009f20:	d0ad      	beq.n	8009e7e <_printf_i+0x15a>
 8009f22:	6823      	ldr	r3, [r4, #0]
 8009f24:	079b      	lsls	r3, r3, #30
 8009f26:	d413      	bmi.n	8009f50 <_printf_i+0x22c>
 8009f28:	68e0      	ldr	r0, [r4, #12]
 8009f2a:	9b03      	ldr	r3, [sp, #12]
 8009f2c:	4298      	cmp	r0, r3
 8009f2e:	bfb8      	it	lt
 8009f30:	4618      	movlt	r0, r3
 8009f32:	e7a6      	b.n	8009e82 <_printf_i+0x15e>
 8009f34:	2301      	movs	r3, #1
 8009f36:	4632      	mov	r2, r6
 8009f38:	4649      	mov	r1, r9
 8009f3a:	4640      	mov	r0, r8
 8009f3c:	47d0      	blx	sl
 8009f3e:	3001      	adds	r0, #1
 8009f40:	d09d      	beq.n	8009e7e <_printf_i+0x15a>
 8009f42:	3501      	adds	r5, #1
 8009f44:	68e3      	ldr	r3, [r4, #12]
 8009f46:	9903      	ldr	r1, [sp, #12]
 8009f48:	1a5b      	subs	r3, r3, r1
 8009f4a:	42ab      	cmp	r3, r5
 8009f4c:	dcf2      	bgt.n	8009f34 <_printf_i+0x210>
 8009f4e:	e7eb      	b.n	8009f28 <_printf_i+0x204>
 8009f50:	2500      	movs	r5, #0
 8009f52:	f104 0619 	add.w	r6, r4, #25
 8009f56:	e7f5      	b.n	8009f44 <_printf_i+0x220>
 8009f58:	0800ce26 	.word	0x0800ce26
 8009f5c:	0800ce37 	.word	0x0800ce37

08009f60 <std>:
 8009f60:	2300      	movs	r3, #0
 8009f62:	b510      	push	{r4, lr}
 8009f64:	4604      	mov	r4, r0
 8009f66:	e9c0 3300 	strd	r3, r3, [r0]
 8009f6a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009f6e:	6083      	str	r3, [r0, #8]
 8009f70:	8181      	strh	r1, [r0, #12]
 8009f72:	6643      	str	r3, [r0, #100]	@ 0x64
 8009f74:	81c2      	strh	r2, [r0, #14]
 8009f76:	6183      	str	r3, [r0, #24]
 8009f78:	4619      	mov	r1, r3
 8009f7a:	2208      	movs	r2, #8
 8009f7c:	305c      	adds	r0, #92	@ 0x5c
 8009f7e:	f000 f9f9 	bl	800a374 <memset>
 8009f82:	4b0d      	ldr	r3, [pc, #52]	@ (8009fb8 <std+0x58>)
 8009f84:	6263      	str	r3, [r4, #36]	@ 0x24
 8009f86:	4b0d      	ldr	r3, [pc, #52]	@ (8009fbc <std+0x5c>)
 8009f88:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009f8a:	4b0d      	ldr	r3, [pc, #52]	@ (8009fc0 <std+0x60>)
 8009f8c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009f8e:	4b0d      	ldr	r3, [pc, #52]	@ (8009fc4 <std+0x64>)
 8009f90:	6323      	str	r3, [r4, #48]	@ 0x30
 8009f92:	4b0d      	ldr	r3, [pc, #52]	@ (8009fc8 <std+0x68>)
 8009f94:	6224      	str	r4, [r4, #32]
 8009f96:	429c      	cmp	r4, r3
 8009f98:	d006      	beq.n	8009fa8 <std+0x48>
 8009f9a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009f9e:	4294      	cmp	r4, r2
 8009fa0:	d002      	beq.n	8009fa8 <std+0x48>
 8009fa2:	33d0      	adds	r3, #208	@ 0xd0
 8009fa4:	429c      	cmp	r4, r3
 8009fa6:	d105      	bne.n	8009fb4 <std+0x54>
 8009fa8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009fac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009fb0:	f000 baba 	b.w	800a528 <__retarget_lock_init_recursive>
 8009fb4:	bd10      	pop	{r4, pc}
 8009fb6:	bf00      	nop
 8009fb8:	0800a1c5 	.word	0x0800a1c5
 8009fbc:	0800a1e7 	.word	0x0800a1e7
 8009fc0:	0800a21f 	.word	0x0800a21f
 8009fc4:	0800a243 	.word	0x0800a243
 8009fc8:	200012c4 	.word	0x200012c4

08009fcc <stdio_exit_handler>:
 8009fcc:	4a02      	ldr	r2, [pc, #8]	@ (8009fd8 <stdio_exit_handler+0xc>)
 8009fce:	4903      	ldr	r1, [pc, #12]	@ (8009fdc <stdio_exit_handler+0x10>)
 8009fd0:	4803      	ldr	r0, [pc, #12]	@ (8009fe0 <stdio_exit_handler+0x14>)
 8009fd2:	f000 b869 	b.w	800a0a8 <_fwalk_sglue>
 8009fd6:	bf00      	nop
 8009fd8:	20000024 	.word	0x20000024
 8009fdc:	0800be81 	.word	0x0800be81
 8009fe0:	20000034 	.word	0x20000034

08009fe4 <cleanup_stdio>:
 8009fe4:	6841      	ldr	r1, [r0, #4]
 8009fe6:	4b0c      	ldr	r3, [pc, #48]	@ (800a018 <cleanup_stdio+0x34>)
 8009fe8:	4299      	cmp	r1, r3
 8009fea:	b510      	push	{r4, lr}
 8009fec:	4604      	mov	r4, r0
 8009fee:	d001      	beq.n	8009ff4 <cleanup_stdio+0x10>
 8009ff0:	f001 ff46 	bl	800be80 <_fflush_r>
 8009ff4:	68a1      	ldr	r1, [r4, #8]
 8009ff6:	4b09      	ldr	r3, [pc, #36]	@ (800a01c <cleanup_stdio+0x38>)
 8009ff8:	4299      	cmp	r1, r3
 8009ffa:	d002      	beq.n	800a002 <cleanup_stdio+0x1e>
 8009ffc:	4620      	mov	r0, r4
 8009ffe:	f001 ff3f 	bl	800be80 <_fflush_r>
 800a002:	68e1      	ldr	r1, [r4, #12]
 800a004:	4b06      	ldr	r3, [pc, #24]	@ (800a020 <cleanup_stdio+0x3c>)
 800a006:	4299      	cmp	r1, r3
 800a008:	d004      	beq.n	800a014 <cleanup_stdio+0x30>
 800a00a:	4620      	mov	r0, r4
 800a00c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a010:	f001 bf36 	b.w	800be80 <_fflush_r>
 800a014:	bd10      	pop	{r4, pc}
 800a016:	bf00      	nop
 800a018:	200012c4 	.word	0x200012c4
 800a01c:	2000132c 	.word	0x2000132c
 800a020:	20001394 	.word	0x20001394

0800a024 <global_stdio_init.part.0>:
 800a024:	b510      	push	{r4, lr}
 800a026:	4b0b      	ldr	r3, [pc, #44]	@ (800a054 <global_stdio_init.part.0+0x30>)
 800a028:	4c0b      	ldr	r4, [pc, #44]	@ (800a058 <global_stdio_init.part.0+0x34>)
 800a02a:	4a0c      	ldr	r2, [pc, #48]	@ (800a05c <global_stdio_init.part.0+0x38>)
 800a02c:	601a      	str	r2, [r3, #0]
 800a02e:	4620      	mov	r0, r4
 800a030:	2200      	movs	r2, #0
 800a032:	2104      	movs	r1, #4
 800a034:	f7ff ff94 	bl	8009f60 <std>
 800a038:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a03c:	2201      	movs	r2, #1
 800a03e:	2109      	movs	r1, #9
 800a040:	f7ff ff8e 	bl	8009f60 <std>
 800a044:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a048:	2202      	movs	r2, #2
 800a04a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a04e:	2112      	movs	r1, #18
 800a050:	f7ff bf86 	b.w	8009f60 <std>
 800a054:	200013fc 	.word	0x200013fc
 800a058:	200012c4 	.word	0x200012c4
 800a05c:	08009fcd 	.word	0x08009fcd

0800a060 <__sfp_lock_acquire>:
 800a060:	4801      	ldr	r0, [pc, #4]	@ (800a068 <__sfp_lock_acquire+0x8>)
 800a062:	f000 ba62 	b.w	800a52a <__retarget_lock_acquire_recursive>
 800a066:	bf00      	nop
 800a068:	20001405 	.word	0x20001405

0800a06c <__sfp_lock_release>:
 800a06c:	4801      	ldr	r0, [pc, #4]	@ (800a074 <__sfp_lock_release+0x8>)
 800a06e:	f000 ba5d 	b.w	800a52c <__retarget_lock_release_recursive>
 800a072:	bf00      	nop
 800a074:	20001405 	.word	0x20001405

0800a078 <__sinit>:
 800a078:	b510      	push	{r4, lr}
 800a07a:	4604      	mov	r4, r0
 800a07c:	f7ff fff0 	bl	800a060 <__sfp_lock_acquire>
 800a080:	6a23      	ldr	r3, [r4, #32]
 800a082:	b11b      	cbz	r3, 800a08c <__sinit+0x14>
 800a084:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a088:	f7ff bff0 	b.w	800a06c <__sfp_lock_release>
 800a08c:	4b04      	ldr	r3, [pc, #16]	@ (800a0a0 <__sinit+0x28>)
 800a08e:	6223      	str	r3, [r4, #32]
 800a090:	4b04      	ldr	r3, [pc, #16]	@ (800a0a4 <__sinit+0x2c>)
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	2b00      	cmp	r3, #0
 800a096:	d1f5      	bne.n	800a084 <__sinit+0xc>
 800a098:	f7ff ffc4 	bl	800a024 <global_stdio_init.part.0>
 800a09c:	e7f2      	b.n	800a084 <__sinit+0xc>
 800a09e:	bf00      	nop
 800a0a0:	08009fe5 	.word	0x08009fe5
 800a0a4:	200013fc 	.word	0x200013fc

0800a0a8 <_fwalk_sglue>:
 800a0a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a0ac:	4607      	mov	r7, r0
 800a0ae:	4688      	mov	r8, r1
 800a0b0:	4614      	mov	r4, r2
 800a0b2:	2600      	movs	r6, #0
 800a0b4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a0b8:	f1b9 0901 	subs.w	r9, r9, #1
 800a0bc:	d505      	bpl.n	800a0ca <_fwalk_sglue+0x22>
 800a0be:	6824      	ldr	r4, [r4, #0]
 800a0c0:	2c00      	cmp	r4, #0
 800a0c2:	d1f7      	bne.n	800a0b4 <_fwalk_sglue+0xc>
 800a0c4:	4630      	mov	r0, r6
 800a0c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a0ca:	89ab      	ldrh	r3, [r5, #12]
 800a0cc:	2b01      	cmp	r3, #1
 800a0ce:	d907      	bls.n	800a0e0 <_fwalk_sglue+0x38>
 800a0d0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a0d4:	3301      	adds	r3, #1
 800a0d6:	d003      	beq.n	800a0e0 <_fwalk_sglue+0x38>
 800a0d8:	4629      	mov	r1, r5
 800a0da:	4638      	mov	r0, r7
 800a0dc:	47c0      	blx	r8
 800a0de:	4306      	orrs	r6, r0
 800a0e0:	3568      	adds	r5, #104	@ 0x68
 800a0e2:	e7e9      	b.n	800a0b8 <_fwalk_sglue+0x10>

0800a0e4 <iprintf>:
 800a0e4:	b40f      	push	{r0, r1, r2, r3}
 800a0e6:	b507      	push	{r0, r1, r2, lr}
 800a0e8:	4906      	ldr	r1, [pc, #24]	@ (800a104 <iprintf+0x20>)
 800a0ea:	ab04      	add	r3, sp, #16
 800a0ec:	6808      	ldr	r0, [r1, #0]
 800a0ee:	f853 2b04 	ldr.w	r2, [r3], #4
 800a0f2:	6881      	ldr	r1, [r0, #8]
 800a0f4:	9301      	str	r3, [sp, #4]
 800a0f6:	f001 fd27 	bl	800bb48 <_vfiprintf_r>
 800a0fa:	b003      	add	sp, #12
 800a0fc:	f85d eb04 	ldr.w	lr, [sp], #4
 800a100:	b004      	add	sp, #16
 800a102:	4770      	bx	lr
 800a104:	20000030 	.word	0x20000030

0800a108 <_puts_r>:
 800a108:	6a03      	ldr	r3, [r0, #32]
 800a10a:	b570      	push	{r4, r5, r6, lr}
 800a10c:	6884      	ldr	r4, [r0, #8]
 800a10e:	4605      	mov	r5, r0
 800a110:	460e      	mov	r6, r1
 800a112:	b90b      	cbnz	r3, 800a118 <_puts_r+0x10>
 800a114:	f7ff ffb0 	bl	800a078 <__sinit>
 800a118:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a11a:	07db      	lsls	r3, r3, #31
 800a11c:	d405      	bmi.n	800a12a <_puts_r+0x22>
 800a11e:	89a3      	ldrh	r3, [r4, #12]
 800a120:	0598      	lsls	r0, r3, #22
 800a122:	d402      	bmi.n	800a12a <_puts_r+0x22>
 800a124:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a126:	f000 fa00 	bl	800a52a <__retarget_lock_acquire_recursive>
 800a12a:	89a3      	ldrh	r3, [r4, #12]
 800a12c:	0719      	lsls	r1, r3, #28
 800a12e:	d502      	bpl.n	800a136 <_puts_r+0x2e>
 800a130:	6923      	ldr	r3, [r4, #16]
 800a132:	2b00      	cmp	r3, #0
 800a134:	d135      	bne.n	800a1a2 <_puts_r+0x9a>
 800a136:	4621      	mov	r1, r4
 800a138:	4628      	mov	r0, r5
 800a13a:	f000 f8c5 	bl	800a2c8 <__swsetup_r>
 800a13e:	b380      	cbz	r0, 800a1a2 <_puts_r+0x9a>
 800a140:	f04f 35ff 	mov.w	r5, #4294967295
 800a144:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a146:	07da      	lsls	r2, r3, #31
 800a148:	d405      	bmi.n	800a156 <_puts_r+0x4e>
 800a14a:	89a3      	ldrh	r3, [r4, #12]
 800a14c:	059b      	lsls	r3, r3, #22
 800a14e:	d402      	bmi.n	800a156 <_puts_r+0x4e>
 800a150:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a152:	f000 f9eb 	bl	800a52c <__retarget_lock_release_recursive>
 800a156:	4628      	mov	r0, r5
 800a158:	bd70      	pop	{r4, r5, r6, pc}
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	da04      	bge.n	800a168 <_puts_r+0x60>
 800a15e:	69a2      	ldr	r2, [r4, #24]
 800a160:	429a      	cmp	r2, r3
 800a162:	dc17      	bgt.n	800a194 <_puts_r+0x8c>
 800a164:	290a      	cmp	r1, #10
 800a166:	d015      	beq.n	800a194 <_puts_r+0x8c>
 800a168:	6823      	ldr	r3, [r4, #0]
 800a16a:	1c5a      	adds	r2, r3, #1
 800a16c:	6022      	str	r2, [r4, #0]
 800a16e:	7019      	strb	r1, [r3, #0]
 800a170:	68a3      	ldr	r3, [r4, #8]
 800a172:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800a176:	3b01      	subs	r3, #1
 800a178:	60a3      	str	r3, [r4, #8]
 800a17a:	2900      	cmp	r1, #0
 800a17c:	d1ed      	bne.n	800a15a <_puts_r+0x52>
 800a17e:	2b00      	cmp	r3, #0
 800a180:	da11      	bge.n	800a1a6 <_puts_r+0x9e>
 800a182:	4622      	mov	r2, r4
 800a184:	210a      	movs	r1, #10
 800a186:	4628      	mov	r0, r5
 800a188:	f000 f85f 	bl	800a24a <__swbuf_r>
 800a18c:	3001      	adds	r0, #1
 800a18e:	d0d7      	beq.n	800a140 <_puts_r+0x38>
 800a190:	250a      	movs	r5, #10
 800a192:	e7d7      	b.n	800a144 <_puts_r+0x3c>
 800a194:	4622      	mov	r2, r4
 800a196:	4628      	mov	r0, r5
 800a198:	f000 f857 	bl	800a24a <__swbuf_r>
 800a19c:	3001      	adds	r0, #1
 800a19e:	d1e7      	bne.n	800a170 <_puts_r+0x68>
 800a1a0:	e7ce      	b.n	800a140 <_puts_r+0x38>
 800a1a2:	3e01      	subs	r6, #1
 800a1a4:	e7e4      	b.n	800a170 <_puts_r+0x68>
 800a1a6:	6823      	ldr	r3, [r4, #0]
 800a1a8:	1c5a      	adds	r2, r3, #1
 800a1aa:	6022      	str	r2, [r4, #0]
 800a1ac:	220a      	movs	r2, #10
 800a1ae:	701a      	strb	r2, [r3, #0]
 800a1b0:	e7ee      	b.n	800a190 <_puts_r+0x88>
	...

0800a1b4 <puts>:
 800a1b4:	4b02      	ldr	r3, [pc, #8]	@ (800a1c0 <puts+0xc>)
 800a1b6:	4601      	mov	r1, r0
 800a1b8:	6818      	ldr	r0, [r3, #0]
 800a1ba:	f7ff bfa5 	b.w	800a108 <_puts_r>
 800a1be:	bf00      	nop
 800a1c0:	20000030 	.word	0x20000030

0800a1c4 <__sread>:
 800a1c4:	b510      	push	{r4, lr}
 800a1c6:	460c      	mov	r4, r1
 800a1c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a1cc:	f000 f95e 	bl	800a48c <_read_r>
 800a1d0:	2800      	cmp	r0, #0
 800a1d2:	bfab      	itete	ge
 800a1d4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a1d6:	89a3      	ldrhlt	r3, [r4, #12]
 800a1d8:	181b      	addge	r3, r3, r0
 800a1da:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a1de:	bfac      	ite	ge
 800a1e0:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a1e2:	81a3      	strhlt	r3, [r4, #12]
 800a1e4:	bd10      	pop	{r4, pc}

0800a1e6 <__swrite>:
 800a1e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a1ea:	461f      	mov	r7, r3
 800a1ec:	898b      	ldrh	r3, [r1, #12]
 800a1ee:	05db      	lsls	r3, r3, #23
 800a1f0:	4605      	mov	r5, r0
 800a1f2:	460c      	mov	r4, r1
 800a1f4:	4616      	mov	r6, r2
 800a1f6:	d505      	bpl.n	800a204 <__swrite+0x1e>
 800a1f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a1fc:	2302      	movs	r3, #2
 800a1fe:	2200      	movs	r2, #0
 800a200:	f000 f932 	bl	800a468 <_lseek_r>
 800a204:	89a3      	ldrh	r3, [r4, #12]
 800a206:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a20a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a20e:	81a3      	strh	r3, [r4, #12]
 800a210:	4632      	mov	r2, r6
 800a212:	463b      	mov	r3, r7
 800a214:	4628      	mov	r0, r5
 800a216:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a21a:	f000 b949 	b.w	800a4b0 <_write_r>

0800a21e <__sseek>:
 800a21e:	b510      	push	{r4, lr}
 800a220:	460c      	mov	r4, r1
 800a222:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a226:	f000 f91f 	bl	800a468 <_lseek_r>
 800a22a:	1c43      	adds	r3, r0, #1
 800a22c:	89a3      	ldrh	r3, [r4, #12]
 800a22e:	bf15      	itete	ne
 800a230:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a232:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a236:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a23a:	81a3      	strheq	r3, [r4, #12]
 800a23c:	bf18      	it	ne
 800a23e:	81a3      	strhne	r3, [r4, #12]
 800a240:	bd10      	pop	{r4, pc}

0800a242 <__sclose>:
 800a242:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a246:	f000 b8a1 	b.w	800a38c <_close_r>

0800a24a <__swbuf_r>:
 800a24a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a24c:	460e      	mov	r6, r1
 800a24e:	4614      	mov	r4, r2
 800a250:	4605      	mov	r5, r0
 800a252:	b118      	cbz	r0, 800a25c <__swbuf_r+0x12>
 800a254:	6a03      	ldr	r3, [r0, #32]
 800a256:	b90b      	cbnz	r3, 800a25c <__swbuf_r+0x12>
 800a258:	f7ff ff0e 	bl	800a078 <__sinit>
 800a25c:	69a3      	ldr	r3, [r4, #24]
 800a25e:	60a3      	str	r3, [r4, #8]
 800a260:	89a3      	ldrh	r3, [r4, #12]
 800a262:	071a      	lsls	r2, r3, #28
 800a264:	d501      	bpl.n	800a26a <__swbuf_r+0x20>
 800a266:	6923      	ldr	r3, [r4, #16]
 800a268:	b943      	cbnz	r3, 800a27c <__swbuf_r+0x32>
 800a26a:	4621      	mov	r1, r4
 800a26c:	4628      	mov	r0, r5
 800a26e:	f000 f82b 	bl	800a2c8 <__swsetup_r>
 800a272:	b118      	cbz	r0, 800a27c <__swbuf_r+0x32>
 800a274:	f04f 37ff 	mov.w	r7, #4294967295
 800a278:	4638      	mov	r0, r7
 800a27a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a27c:	6823      	ldr	r3, [r4, #0]
 800a27e:	6922      	ldr	r2, [r4, #16]
 800a280:	1a98      	subs	r0, r3, r2
 800a282:	6963      	ldr	r3, [r4, #20]
 800a284:	b2f6      	uxtb	r6, r6
 800a286:	4283      	cmp	r3, r0
 800a288:	4637      	mov	r7, r6
 800a28a:	dc05      	bgt.n	800a298 <__swbuf_r+0x4e>
 800a28c:	4621      	mov	r1, r4
 800a28e:	4628      	mov	r0, r5
 800a290:	f001 fdf6 	bl	800be80 <_fflush_r>
 800a294:	2800      	cmp	r0, #0
 800a296:	d1ed      	bne.n	800a274 <__swbuf_r+0x2a>
 800a298:	68a3      	ldr	r3, [r4, #8]
 800a29a:	3b01      	subs	r3, #1
 800a29c:	60a3      	str	r3, [r4, #8]
 800a29e:	6823      	ldr	r3, [r4, #0]
 800a2a0:	1c5a      	adds	r2, r3, #1
 800a2a2:	6022      	str	r2, [r4, #0]
 800a2a4:	701e      	strb	r6, [r3, #0]
 800a2a6:	6962      	ldr	r2, [r4, #20]
 800a2a8:	1c43      	adds	r3, r0, #1
 800a2aa:	429a      	cmp	r2, r3
 800a2ac:	d004      	beq.n	800a2b8 <__swbuf_r+0x6e>
 800a2ae:	89a3      	ldrh	r3, [r4, #12]
 800a2b0:	07db      	lsls	r3, r3, #31
 800a2b2:	d5e1      	bpl.n	800a278 <__swbuf_r+0x2e>
 800a2b4:	2e0a      	cmp	r6, #10
 800a2b6:	d1df      	bne.n	800a278 <__swbuf_r+0x2e>
 800a2b8:	4621      	mov	r1, r4
 800a2ba:	4628      	mov	r0, r5
 800a2bc:	f001 fde0 	bl	800be80 <_fflush_r>
 800a2c0:	2800      	cmp	r0, #0
 800a2c2:	d0d9      	beq.n	800a278 <__swbuf_r+0x2e>
 800a2c4:	e7d6      	b.n	800a274 <__swbuf_r+0x2a>
	...

0800a2c8 <__swsetup_r>:
 800a2c8:	b538      	push	{r3, r4, r5, lr}
 800a2ca:	4b29      	ldr	r3, [pc, #164]	@ (800a370 <__swsetup_r+0xa8>)
 800a2cc:	4605      	mov	r5, r0
 800a2ce:	6818      	ldr	r0, [r3, #0]
 800a2d0:	460c      	mov	r4, r1
 800a2d2:	b118      	cbz	r0, 800a2dc <__swsetup_r+0x14>
 800a2d4:	6a03      	ldr	r3, [r0, #32]
 800a2d6:	b90b      	cbnz	r3, 800a2dc <__swsetup_r+0x14>
 800a2d8:	f7ff fece 	bl	800a078 <__sinit>
 800a2dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a2e0:	0719      	lsls	r1, r3, #28
 800a2e2:	d422      	bmi.n	800a32a <__swsetup_r+0x62>
 800a2e4:	06da      	lsls	r2, r3, #27
 800a2e6:	d407      	bmi.n	800a2f8 <__swsetup_r+0x30>
 800a2e8:	2209      	movs	r2, #9
 800a2ea:	602a      	str	r2, [r5, #0]
 800a2ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a2f0:	81a3      	strh	r3, [r4, #12]
 800a2f2:	f04f 30ff 	mov.w	r0, #4294967295
 800a2f6:	e033      	b.n	800a360 <__swsetup_r+0x98>
 800a2f8:	0758      	lsls	r0, r3, #29
 800a2fa:	d512      	bpl.n	800a322 <__swsetup_r+0x5a>
 800a2fc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a2fe:	b141      	cbz	r1, 800a312 <__swsetup_r+0x4a>
 800a300:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a304:	4299      	cmp	r1, r3
 800a306:	d002      	beq.n	800a30e <__swsetup_r+0x46>
 800a308:	4628      	mov	r0, r5
 800a30a:	f000 ff79 	bl	800b200 <_free_r>
 800a30e:	2300      	movs	r3, #0
 800a310:	6363      	str	r3, [r4, #52]	@ 0x34
 800a312:	89a3      	ldrh	r3, [r4, #12]
 800a314:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a318:	81a3      	strh	r3, [r4, #12]
 800a31a:	2300      	movs	r3, #0
 800a31c:	6063      	str	r3, [r4, #4]
 800a31e:	6923      	ldr	r3, [r4, #16]
 800a320:	6023      	str	r3, [r4, #0]
 800a322:	89a3      	ldrh	r3, [r4, #12]
 800a324:	f043 0308 	orr.w	r3, r3, #8
 800a328:	81a3      	strh	r3, [r4, #12]
 800a32a:	6923      	ldr	r3, [r4, #16]
 800a32c:	b94b      	cbnz	r3, 800a342 <__swsetup_r+0x7a>
 800a32e:	89a3      	ldrh	r3, [r4, #12]
 800a330:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a334:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a338:	d003      	beq.n	800a342 <__swsetup_r+0x7a>
 800a33a:	4621      	mov	r1, r4
 800a33c:	4628      	mov	r0, r5
 800a33e:	f001 fded 	bl	800bf1c <__smakebuf_r>
 800a342:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a346:	f013 0201 	ands.w	r2, r3, #1
 800a34a:	d00a      	beq.n	800a362 <__swsetup_r+0x9a>
 800a34c:	2200      	movs	r2, #0
 800a34e:	60a2      	str	r2, [r4, #8]
 800a350:	6962      	ldr	r2, [r4, #20]
 800a352:	4252      	negs	r2, r2
 800a354:	61a2      	str	r2, [r4, #24]
 800a356:	6922      	ldr	r2, [r4, #16]
 800a358:	b942      	cbnz	r2, 800a36c <__swsetup_r+0xa4>
 800a35a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a35e:	d1c5      	bne.n	800a2ec <__swsetup_r+0x24>
 800a360:	bd38      	pop	{r3, r4, r5, pc}
 800a362:	0799      	lsls	r1, r3, #30
 800a364:	bf58      	it	pl
 800a366:	6962      	ldrpl	r2, [r4, #20]
 800a368:	60a2      	str	r2, [r4, #8]
 800a36a:	e7f4      	b.n	800a356 <__swsetup_r+0x8e>
 800a36c:	2000      	movs	r0, #0
 800a36e:	e7f7      	b.n	800a360 <__swsetup_r+0x98>
 800a370:	20000030 	.word	0x20000030

0800a374 <memset>:
 800a374:	4402      	add	r2, r0
 800a376:	4603      	mov	r3, r0
 800a378:	4293      	cmp	r3, r2
 800a37a:	d100      	bne.n	800a37e <memset+0xa>
 800a37c:	4770      	bx	lr
 800a37e:	f803 1b01 	strb.w	r1, [r3], #1
 800a382:	e7f9      	b.n	800a378 <memset+0x4>

0800a384 <_localeconv_r>:
 800a384:	4800      	ldr	r0, [pc, #0]	@ (800a388 <_localeconv_r+0x4>)
 800a386:	4770      	bx	lr
 800a388:	20000170 	.word	0x20000170

0800a38c <_close_r>:
 800a38c:	b538      	push	{r3, r4, r5, lr}
 800a38e:	4d06      	ldr	r5, [pc, #24]	@ (800a3a8 <_close_r+0x1c>)
 800a390:	2300      	movs	r3, #0
 800a392:	4604      	mov	r4, r0
 800a394:	4608      	mov	r0, r1
 800a396:	602b      	str	r3, [r5, #0]
 800a398:	f7f7 fafe 	bl	8001998 <_close>
 800a39c:	1c43      	adds	r3, r0, #1
 800a39e:	d102      	bne.n	800a3a6 <_close_r+0x1a>
 800a3a0:	682b      	ldr	r3, [r5, #0]
 800a3a2:	b103      	cbz	r3, 800a3a6 <_close_r+0x1a>
 800a3a4:	6023      	str	r3, [r4, #0]
 800a3a6:	bd38      	pop	{r3, r4, r5, pc}
 800a3a8:	20001400 	.word	0x20001400

0800a3ac <_reclaim_reent>:
 800a3ac:	4b2d      	ldr	r3, [pc, #180]	@ (800a464 <_reclaim_reent+0xb8>)
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	4283      	cmp	r3, r0
 800a3b2:	b570      	push	{r4, r5, r6, lr}
 800a3b4:	4604      	mov	r4, r0
 800a3b6:	d053      	beq.n	800a460 <_reclaim_reent+0xb4>
 800a3b8:	69c3      	ldr	r3, [r0, #28]
 800a3ba:	b31b      	cbz	r3, 800a404 <_reclaim_reent+0x58>
 800a3bc:	68db      	ldr	r3, [r3, #12]
 800a3be:	b163      	cbz	r3, 800a3da <_reclaim_reent+0x2e>
 800a3c0:	2500      	movs	r5, #0
 800a3c2:	69e3      	ldr	r3, [r4, #28]
 800a3c4:	68db      	ldr	r3, [r3, #12]
 800a3c6:	5959      	ldr	r1, [r3, r5]
 800a3c8:	b9b1      	cbnz	r1, 800a3f8 <_reclaim_reent+0x4c>
 800a3ca:	3504      	adds	r5, #4
 800a3cc:	2d80      	cmp	r5, #128	@ 0x80
 800a3ce:	d1f8      	bne.n	800a3c2 <_reclaim_reent+0x16>
 800a3d0:	69e3      	ldr	r3, [r4, #28]
 800a3d2:	4620      	mov	r0, r4
 800a3d4:	68d9      	ldr	r1, [r3, #12]
 800a3d6:	f000 ff13 	bl	800b200 <_free_r>
 800a3da:	69e3      	ldr	r3, [r4, #28]
 800a3dc:	6819      	ldr	r1, [r3, #0]
 800a3de:	b111      	cbz	r1, 800a3e6 <_reclaim_reent+0x3a>
 800a3e0:	4620      	mov	r0, r4
 800a3e2:	f000 ff0d 	bl	800b200 <_free_r>
 800a3e6:	69e3      	ldr	r3, [r4, #28]
 800a3e8:	689d      	ldr	r5, [r3, #8]
 800a3ea:	b15d      	cbz	r5, 800a404 <_reclaim_reent+0x58>
 800a3ec:	4629      	mov	r1, r5
 800a3ee:	4620      	mov	r0, r4
 800a3f0:	682d      	ldr	r5, [r5, #0]
 800a3f2:	f000 ff05 	bl	800b200 <_free_r>
 800a3f6:	e7f8      	b.n	800a3ea <_reclaim_reent+0x3e>
 800a3f8:	680e      	ldr	r6, [r1, #0]
 800a3fa:	4620      	mov	r0, r4
 800a3fc:	f000 ff00 	bl	800b200 <_free_r>
 800a400:	4631      	mov	r1, r6
 800a402:	e7e1      	b.n	800a3c8 <_reclaim_reent+0x1c>
 800a404:	6961      	ldr	r1, [r4, #20]
 800a406:	b111      	cbz	r1, 800a40e <_reclaim_reent+0x62>
 800a408:	4620      	mov	r0, r4
 800a40a:	f000 fef9 	bl	800b200 <_free_r>
 800a40e:	69e1      	ldr	r1, [r4, #28]
 800a410:	b111      	cbz	r1, 800a418 <_reclaim_reent+0x6c>
 800a412:	4620      	mov	r0, r4
 800a414:	f000 fef4 	bl	800b200 <_free_r>
 800a418:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800a41a:	b111      	cbz	r1, 800a422 <_reclaim_reent+0x76>
 800a41c:	4620      	mov	r0, r4
 800a41e:	f000 feef 	bl	800b200 <_free_r>
 800a422:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a424:	b111      	cbz	r1, 800a42c <_reclaim_reent+0x80>
 800a426:	4620      	mov	r0, r4
 800a428:	f000 feea 	bl	800b200 <_free_r>
 800a42c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800a42e:	b111      	cbz	r1, 800a436 <_reclaim_reent+0x8a>
 800a430:	4620      	mov	r0, r4
 800a432:	f000 fee5 	bl	800b200 <_free_r>
 800a436:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800a438:	b111      	cbz	r1, 800a440 <_reclaim_reent+0x94>
 800a43a:	4620      	mov	r0, r4
 800a43c:	f000 fee0 	bl	800b200 <_free_r>
 800a440:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800a442:	b111      	cbz	r1, 800a44a <_reclaim_reent+0x9e>
 800a444:	4620      	mov	r0, r4
 800a446:	f000 fedb 	bl	800b200 <_free_r>
 800a44a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800a44c:	b111      	cbz	r1, 800a454 <_reclaim_reent+0xa8>
 800a44e:	4620      	mov	r0, r4
 800a450:	f000 fed6 	bl	800b200 <_free_r>
 800a454:	6a23      	ldr	r3, [r4, #32]
 800a456:	b11b      	cbz	r3, 800a460 <_reclaim_reent+0xb4>
 800a458:	4620      	mov	r0, r4
 800a45a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800a45e:	4718      	bx	r3
 800a460:	bd70      	pop	{r4, r5, r6, pc}
 800a462:	bf00      	nop
 800a464:	20000030 	.word	0x20000030

0800a468 <_lseek_r>:
 800a468:	b538      	push	{r3, r4, r5, lr}
 800a46a:	4d07      	ldr	r5, [pc, #28]	@ (800a488 <_lseek_r+0x20>)
 800a46c:	4604      	mov	r4, r0
 800a46e:	4608      	mov	r0, r1
 800a470:	4611      	mov	r1, r2
 800a472:	2200      	movs	r2, #0
 800a474:	602a      	str	r2, [r5, #0]
 800a476:	461a      	mov	r2, r3
 800a478:	f7f7 fab5 	bl	80019e6 <_lseek>
 800a47c:	1c43      	adds	r3, r0, #1
 800a47e:	d102      	bne.n	800a486 <_lseek_r+0x1e>
 800a480:	682b      	ldr	r3, [r5, #0]
 800a482:	b103      	cbz	r3, 800a486 <_lseek_r+0x1e>
 800a484:	6023      	str	r3, [r4, #0]
 800a486:	bd38      	pop	{r3, r4, r5, pc}
 800a488:	20001400 	.word	0x20001400

0800a48c <_read_r>:
 800a48c:	b538      	push	{r3, r4, r5, lr}
 800a48e:	4d07      	ldr	r5, [pc, #28]	@ (800a4ac <_read_r+0x20>)
 800a490:	4604      	mov	r4, r0
 800a492:	4608      	mov	r0, r1
 800a494:	4611      	mov	r1, r2
 800a496:	2200      	movs	r2, #0
 800a498:	602a      	str	r2, [r5, #0]
 800a49a:	461a      	mov	r2, r3
 800a49c:	f7f7 fa43 	bl	8001926 <_read>
 800a4a0:	1c43      	adds	r3, r0, #1
 800a4a2:	d102      	bne.n	800a4aa <_read_r+0x1e>
 800a4a4:	682b      	ldr	r3, [r5, #0]
 800a4a6:	b103      	cbz	r3, 800a4aa <_read_r+0x1e>
 800a4a8:	6023      	str	r3, [r4, #0]
 800a4aa:	bd38      	pop	{r3, r4, r5, pc}
 800a4ac:	20001400 	.word	0x20001400

0800a4b0 <_write_r>:
 800a4b0:	b538      	push	{r3, r4, r5, lr}
 800a4b2:	4d07      	ldr	r5, [pc, #28]	@ (800a4d0 <_write_r+0x20>)
 800a4b4:	4604      	mov	r4, r0
 800a4b6:	4608      	mov	r0, r1
 800a4b8:	4611      	mov	r1, r2
 800a4ba:	2200      	movs	r2, #0
 800a4bc:	602a      	str	r2, [r5, #0]
 800a4be:	461a      	mov	r2, r3
 800a4c0:	f7f7 fa4e 	bl	8001960 <_write>
 800a4c4:	1c43      	adds	r3, r0, #1
 800a4c6:	d102      	bne.n	800a4ce <_write_r+0x1e>
 800a4c8:	682b      	ldr	r3, [r5, #0]
 800a4ca:	b103      	cbz	r3, 800a4ce <_write_r+0x1e>
 800a4cc:	6023      	str	r3, [r4, #0]
 800a4ce:	bd38      	pop	{r3, r4, r5, pc}
 800a4d0:	20001400 	.word	0x20001400

0800a4d4 <__errno>:
 800a4d4:	4b01      	ldr	r3, [pc, #4]	@ (800a4dc <__errno+0x8>)
 800a4d6:	6818      	ldr	r0, [r3, #0]
 800a4d8:	4770      	bx	lr
 800a4da:	bf00      	nop
 800a4dc:	20000030 	.word	0x20000030

0800a4e0 <__libc_init_array>:
 800a4e0:	b570      	push	{r4, r5, r6, lr}
 800a4e2:	4d0d      	ldr	r5, [pc, #52]	@ (800a518 <__libc_init_array+0x38>)
 800a4e4:	4c0d      	ldr	r4, [pc, #52]	@ (800a51c <__libc_init_array+0x3c>)
 800a4e6:	1b64      	subs	r4, r4, r5
 800a4e8:	10a4      	asrs	r4, r4, #2
 800a4ea:	2600      	movs	r6, #0
 800a4ec:	42a6      	cmp	r6, r4
 800a4ee:	d109      	bne.n	800a504 <__libc_init_array+0x24>
 800a4f0:	4d0b      	ldr	r5, [pc, #44]	@ (800a520 <__libc_init_array+0x40>)
 800a4f2:	4c0c      	ldr	r4, [pc, #48]	@ (800a524 <__libc_init_array+0x44>)
 800a4f4:	f002 fba4 	bl	800cc40 <_init>
 800a4f8:	1b64      	subs	r4, r4, r5
 800a4fa:	10a4      	asrs	r4, r4, #2
 800a4fc:	2600      	movs	r6, #0
 800a4fe:	42a6      	cmp	r6, r4
 800a500:	d105      	bne.n	800a50e <__libc_init_array+0x2e>
 800a502:	bd70      	pop	{r4, r5, r6, pc}
 800a504:	f855 3b04 	ldr.w	r3, [r5], #4
 800a508:	4798      	blx	r3
 800a50a:	3601      	adds	r6, #1
 800a50c:	e7ee      	b.n	800a4ec <__libc_init_array+0xc>
 800a50e:	f855 3b04 	ldr.w	r3, [r5], #4
 800a512:	4798      	blx	r3
 800a514:	3601      	adds	r6, #1
 800a516:	e7f2      	b.n	800a4fe <__libc_init_array+0x1e>
 800a518:	0800d564 	.word	0x0800d564
 800a51c:	0800d564 	.word	0x0800d564
 800a520:	0800d564 	.word	0x0800d564
 800a524:	0800d568 	.word	0x0800d568

0800a528 <__retarget_lock_init_recursive>:
 800a528:	4770      	bx	lr

0800a52a <__retarget_lock_acquire_recursive>:
 800a52a:	4770      	bx	lr

0800a52c <__retarget_lock_release_recursive>:
 800a52c:	4770      	bx	lr

0800a52e <memcpy>:
 800a52e:	440a      	add	r2, r1
 800a530:	4291      	cmp	r1, r2
 800a532:	f100 33ff 	add.w	r3, r0, #4294967295
 800a536:	d100      	bne.n	800a53a <memcpy+0xc>
 800a538:	4770      	bx	lr
 800a53a:	b510      	push	{r4, lr}
 800a53c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a540:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a544:	4291      	cmp	r1, r2
 800a546:	d1f9      	bne.n	800a53c <memcpy+0xe>
 800a548:	bd10      	pop	{r4, pc}

0800a54a <quorem>:
 800a54a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a54e:	6903      	ldr	r3, [r0, #16]
 800a550:	690c      	ldr	r4, [r1, #16]
 800a552:	42a3      	cmp	r3, r4
 800a554:	4607      	mov	r7, r0
 800a556:	db7e      	blt.n	800a656 <quorem+0x10c>
 800a558:	3c01      	subs	r4, #1
 800a55a:	f101 0814 	add.w	r8, r1, #20
 800a55e:	00a3      	lsls	r3, r4, #2
 800a560:	f100 0514 	add.w	r5, r0, #20
 800a564:	9300      	str	r3, [sp, #0]
 800a566:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a56a:	9301      	str	r3, [sp, #4]
 800a56c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a570:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a574:	3301      	adds	r3, #1
 800a576:	429a      	cmp	r2, r3
 800a578:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a57c:	fbb2 f6f3 	udiv	r6, r2, r3
 800a580:	d32e      	bcc.n	800a5e0 <quorem+0x96>
 800a582:	f04f 0a00 	mov.w	sl, #0
 800a586:	46c4      	mov	ip, r8
 800a588:	46ae      	mov	lr, r5
 800a58a:	46d3      	mov	fp, sl
 800a58c:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a590:	b298      	uxth	r0, r3
 800a592:	fb06 a000 	mla	r0, r6, r0, sl
 800a596:	0c02      	lsrs	r2, r0, #16
 800a598:	0c1b      	lsrs	r3, r3, #16
 800a59a:	fb06 2303 	mla	r3, r6, r3, r2
 800a59e:	f8de 2000 	ldr.w	r2, [lr]
 800a5a2:	b280      	uxth	r0, r0
 800a5a4:	b292      	uxth	r2, r2
 800a5a6:	1a12      	subs	r2, r2, r0
 800a5a8:	445a      	add	r2, fp
 800a5aa:	f8de 0000 	ldr.w	r0, [lr]
 800a5ae:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a5b2:	b29b      	uxth	r3, r3
 800a5b4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800a5b8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800a5bc:	b292      	uxth	r2, r2
 800a5be:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a5c2:	45e1      	cmp	r9, ip
 800a5c4:	f84e 2b04 	str.w	r2, [lr], #4
 800a5c8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800a5cc:	d2de      	bcs.n	800a58c <quorem+0x42>
 800a5ce:	9b00      	ldr	r3, [sp, #0]
 800a5d0:	58eb      	ldr	r3, [r5, r3]
 800a5d2:	b92b      	cbnz	r3, 800a5e0 <quorem+0x96>
 800a5d4:	9b01      	ldr	r3, [sp, #4]
 800a5d6:	3b04      	subs	r3, #4
 800a5d8:	429d      	cmp	r5, r3
 800a5da:	461a      	mov	r2, r3
 800a5dc:	d32f      	bcc.n	800a63e <quorem+0xf4>
 800a5de:	613c      	str	r4, [r7, #16]
 800a5e0:	4638      	mov	r0, r7
 800a5e2:	f001 f97f 	bl	800b8e4 <__mcmp>
 800a5e6:	2800      	cmp	r0, #0
 800a5e8:	db25      	blt.n	800a636 <quorem+0xec>
 800a5ea:	4629      	mov	r1, r5
 800a5ec:	2000      	movs	r0, #0
 800a5ee:	f858 2b04 	ldr.w	r2, [r8], #4
 800a5f2:	f8d1 c000 	ldr.w	ip, [r1]
 800a5f6:	fa1f fe82 	uxth.w	lr, r2
 800a5fa:	fa1f f38c 	uxth.w	r3, ip
 800a5fe:	eba3 030e 	sub.w	r3, r3, lr
 800a602:	4403      	add	r3, r0
 800a604:	0c12      	lsrs	r2, r2, #16
 800a606:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800a60a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800a60e:	b29b      	uxth	r3, r3
 800a610:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a614:	45c1      	cmp	r9, r8
 800a616:	f841 3b04 	str.w	r3, [r1], #4
 800a61a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a61e:	d2e6      	bcs.n	800a5ee <quorem+0xa4>
 800a620:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a624:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a628:	b922      	cbnz	r2, 800a634 <quorem+0xea>
 800a62a:	3b04      	subs	r3, #4
 800a62c:	429d      	cmp	r5, r3
 800a62e:	461a      	mov	r2, r3
 800a630:	d30b      	bcc.n	800a64a <quorem+0x100>
 800a632:	613c      	str	r4, [r7, #16]
 800a634:	3601      	adds	r6, #1
 800a636:	4630      	mov	r0, r6
 800a638:	b003      	add	sp, #12
 800a63a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a63e:	6812      	ldr	r2, [r2, #0]
 800a640:	3b04      	subs	r3, #4
 800a642:	2a00      	cmp	r2, #0
 800a644:	d1cb      	bne.n	800a5de <quorem+0x94>
 800a646:	3c01      	subs	r4, #1
 800a648:	e7c6      	b.n	800a5d8 <quorem+0x8e>
 800a64a:	6812      	ldr	r2, [r2, #0]
 800a64c:	3b04      	subs	r3, #4
 800a64e:	2a00      	cmp	r2, #0
 800a650:	d1ef      	bne.n	800a632 <quorem+0xe8>
 800a652:	3c01      	subs	r4, #1
 800a654:	e7ea      	b.n	800a62c <quorem+0xe2>
 800a656:	2000      	movs	r0, #0
 800a658:	e7ee      	b.n	800a638 <quorem+0xee>
 800a65a:	0000      	movs	r0, r0
 800a65c:	0000      	movs	r0, r0
	...

0800a660 <_dtoa_r>:
 800a660:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a664:	69c7      	ldr	r7, [r0, #28]
 800a666:	b097      	sub	sp, #92	@ 0x5c
 800a668:	ed8d 0b04 	vstr	d0, [sp, #16]
 800a66c:	ec55 4b10 	vmov	r4, r5, d0
 800a670:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800a672:	9107      	str	r1, [sp, #28]
 800a674:	4681      	mov	r9, r0
 800a676:	920c      	str	r2, [sp, #48]	@ 0x30
 800a678:	9311      	str	r3, [sp, #68]	@ 0x44
 800a67a:	b97f      	cbnz	r7, 800a69c <_dtoa_r+0x3c>
 800a67c:	2010      	movs	r0, #16
 800a67e:	f000 fe09 	bl	800b294 <malloc>
 800a682:	4602      	mov	r2, r0
 800a684:	f8c9 001c 	str.w	r0, [r9, #28]
 800a688:	b920      	cbnz	r0, 800a694 <_dtoa_r+0x34>
 800a68a:	4ba9      	ldr	r3, [pc, #676]	@ (800a930 <_dtoa_r+0x2d0>)
 800a68c:	21ef      	movs	r1, #239	@ 0xef
 800a68e:	48a9      	ldr	r0, [pc, #676]	@ (800a934 <_dtoa_r+0x2d4>)
 800a690:	f001 fcb2 	bl	800bff8 <__assert_func>
 800a694:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800a698:	6007      	str	r7, [r0, #0]
 800a69a:	60c7      	str	r7, [r0, #12]
 800a69c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a6a0:	6819      	ldr	r1, [r3, #0]
 800a6a2:	b159      	cbz	r1, 800a6bc <_dtoa_r+0x5c>
 800a6a4:	685a      	ldr	r2, [r3, #4]
 800a6a6:	604a      	str	r2, [r1, #4]
 800a6a8:	2301      	movs	r3, #1
 800a6aa:	4093      	lsls	r3, r2
 800a6ac:	608b      	str	r3, [r1, #8]
 800a6ae:	4648      	mov	r0, r9
 800a6b0:	f000 fee6 	bl	800b480 <_Bfree>
 800a6b4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a6b8:	2200      	movs	r2, #0
 800a6ba:	601a      	str	r2, [r3, #0]
 800a6bc:	1e2b      	subs	r3, r5, #0
 800a6be:	bfb9      	ittee	lt
 800a6c0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800a6c4:	9305      	strlt	r3, [sp, #20]
 800a6c6:	2300      	movge	r3, #0
 800a6c8:	6033      	strge	r3, [r6, #0]
 800a6ca:	9f05      	ldr	r7, [sp, #20]
 800a6cc:	4b9a      	ldr	r3, [pc, #616]	@ (800a938 <_dtoa_r+0x2d8>)
 800a6ce:	bfbc      	itt	lt
 800a6d0:	2201      	movlt	r2, #1
 800a6d2:	6032      	strlt	r2, [r6, #0]
 800a6d4:	43bb      	bics	r3, r7
 800a6d6:	d112      	bne.n	800a6fe <_dtoa_r+0x9e>
 800a6d8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a6da:	f242 730f 	movw	r3, #9999	@ 0x270f
 800a6de:	6013      	str	r3, [r2, #0]
 800a6e0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a6e4:	4323      	orrs	r3, r4
 800a6e6:	f000 855a 	beq.w	800b19e <_dtoa_r+0xb3e>
 800a6ea:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a6ec:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800a94c <_dtoa_r+0x2ec>
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	f000 855c 	beq.w	800b1ae <_dtoa_r+0xb4e>
 800a6f6:	f10a 0303 	add.w	r3, sl, #3
 800a6fa:	f000 bd56 	b.w	800b1aa <_dtoa_r+0xb4a>
 800a6fe:	ed9d 7b04 	vldr	d7, [sp, #16]
 800a702:	2200      	movs	r2, #0
 800a704:	ec51 0b17 	vmov	r0, r1, d7
 800a708:	2300      	movs	r3, #0
 800a70a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800a70e:	f7f6 f9b3 	bl	8000a78 <__aeabi_dcmpeq>
 800a712:	4680      	mov	r8, r0
 800a714:	b158      	cbz	r0, 800a72e <_dtoa_r+0xce>
 800a716:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a718:	2301      	movs	r3, #1
 800a71a:	6013      	str	r3, [r2, #0]
 800a71c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a71e:	b113      	cbz	r3, 800a726 <_dtoa_r+0xc6>
 800a720:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a722:	4b86      	ldr	r3, [pc, #536]	@ (800a93c <_dtoa_r+0x2dc>)
 800a724:	6013      	str	r3, [r2, #0]
 800a726:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800a950 <_dtoa_r+0x2f0>
 800a72a:	f000 bd40 	b.w	800b1ae <_dtoa_r+0xb4e>
 800a72e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800a732:	aa14      	add	r2, sp, #80	@ 0x50
 800a734:	a915      	add	r1, sp, #84	@ 0x54
 800a736:	4648      	mov	r0, r9
 800a738:	f001 f984 	bl	800ba44 <__d2b>
 800a73c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800a740:	9002      	str	r0, [sp, #8]
 800a742:	2e00      	cmp	r6, #0
 800a744:	d078      	beq.n	800a838 <_dtoa_r+0x1d8>
 800a746:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a748:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800a74c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a750:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a754:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800a758:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800a75c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800a760:	4619      	mov	r1, r3
 800a762:	2200      	movs	r2, #0
 800a764:	4b76      	ldr	r3, [pc, #472]	@ (800a940 <_dtoa_r+0x2e0>)
 800a766:	f7f5 fd67 	bl	8000238 <__aeabi_dsub>
 800a76a:	a36b      	add	r3, pc, #428	@ (adr r3, 800a918 <_dtoa_r+0x2b8>)
 800a76c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a770:	f7f5 ff1a 	bl	80005a8 <__aeabi_dmul>
 800a774:	a36a      	add	r3, pc, #424	@ (adr r3, 800a920 <_dtoa_r+0x2c0>)
 800a776:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a77a:	f7f5 fd5f 	bl	800023c <__adddf3>
 800a77e:	4604      	mov	r4, r0
 800a780:	4630      	mov	r0, r6
 800a782:	460d      	mov	r5, r1
 800a784:	f7f5 fea6 	bl	80004d4 <__aeabi_i2d>
 800a788:	a367      	add	r3, pc, #412	@ (adr r3, 800a928 <_dtoa_r+0x2c8>)
 800a78a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a78e:	f7f5 ff0b 	bl	80005a8 <__aeabi_dmul>
 800a792:	4602      	mov	r2, r0
 800a794:	460b      	mov	r3, r1
 800a796:	4620      	mov	r0, r4
 800a798:	4629      	mov	r1, r5
 800a79a:	f7f5 fd4f 	bl	800023c <__adddf3>
 800a79e:	4604      	mov	r4, r0
 800a7a0:	460d      	mov	r5, r1
 800a7a2:	f7f6 f9b1 	bl	8000b08 <__aeabi_d2iz>
 800a7a6:	2200      	movs	r2, #0
 800a7a8:	4607      	mov	r7, r0
 800a7aa:	2300      	movs	r3, #0
 800a7ac:	4620      	mov	r0, r4
 800a7ae:	4629      	mov	r1, r5
 800a7b0:	f7f6 f96c 	bl	8000a8c <__aeabi_dcmplt>
 800a7b4:	b140      	cbz	r0, 800a7c8 <_dtoa_r+0x168>
 800a7b6:	4638      	mov	r0, r7
 800a7b8:	f7f5 fe8c 	bl	80004d4 <__aeabi_i2d>
 800a7bc:	4622      	mov	r2, r4
 800a7be:	462b      	mov	r3, r5
 800a7c0:	f7f6 f95a 	bl	8000a78 <__aeabi_dcmpeq>
 800a7c4:	b900      	cbnz	r0, 800a7c8 <_dtoa_r+0x168>
 800a7c6:	3f01      	subs	r7, #1
 800a7c8:	2f16      	cmp	r7, #22
 800a7ca:	d852      	bhi.n	800a872 <_dtoa_r+0x212>
 800a7cc:	4b5d      	ldr	r3, [pc, #372]	@ (800a944 <_dtoa_r+0x2e4>)
 800a7ce:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a7d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7d6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a7da:	f7f6 f957 	bl	8000a8c <__aeabi_dcmplt>
 800a7de:	2800      	cmp	r0, #0
 800a7e0:	d049      	beq.n	800a876 <_dtoa_r+0x216>
 800a7e2:	3f01      	subs	r7, #1
 800a7e4:	2300      	movs	r3, #0
 800a7e6:	9310      	str	r3, [sp, #64]	@ 0x40
 800a7e8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a7ea:	1b9b      	subs	r3, r3, r6
 800a7ec:	1e5a      	subs	r2, r3, #1
 800a7ee:	bf45      	ittet	mi
 800a7f0:	f1c3 0301 	rsbmi	r3, r3, #1
 800a7f4:	9300      	strmi	r3, [sp, #0]
 800a7f6:	2300      	movpl	r3, #0
 800a7f8:	2300      	movmi	r3, #0
 800a7fa:	9206      	str	r2, [sp, #24]
 800a7fc:	bf54      	ite	pl
 800a7fe:	9300      	strpl	r3, [sp, #0]
 800a800:	9306      	strmi	r3, [sp, #24]
 800a802:	2f00      	cmp	r7, #0
 800a804:	db39      	blt.n	800a87a <_dtoa_r+0x21a>
 800a806:	9b06      	ldr	r3, [sp, #24]
 800a808:	970d      	str	r7, [sp, #52]	@ 0x34
 800a80a:	443b      	add	r3, r7
 800a80c:	9306      	str	r3, [sp, #24]
 800a80e:	2300      	movs	r3, #0
 800a810:	9308      	str	r3, [sp, #32]
 800a812:	9b07      	ldr	r3, [sp, #28]
 800a814:	2b09      	cmp	r3, #9
 800a816:	d863      	bhi.n	800a8e0 <_dtoa_r+0x280>
 800a818:	2b05      	cmp	r3, #5
 800a81a:	bfc4      	itt	gt
 800a81c:	3b04      	subgt	r3, #4
 800a81e:	9307      	strgt	r3, [sp, #28]
 800a820:	9b07      	ldr	r3, [sp, #28]
 800a822:	f1a3 0302 	sub.w	r3, r3, #2
 800a826:	bfcc      	ite	gt
 800a828:	2400      	movgt	r4, #0
 800a82a:	2401      	movle	r4, #1
 800a82c:	2b03      	cmp	r3, #3
 800a82e:	d863      	bhi.n	800a8f8 <_dtoa_r+0x298>
 800a830:	e8df f003 	tbb	[pc, r3]
 800a834:	2b375452 	.word	0x2b375452
 800a838:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800a83c:	441e      	add	r6, r3
 800a83e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800a842:	2b20      	cmp	r3, #32
 800a844:	bfc1      	itttt	gt
 800a846:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800a84a:	409f      	lslgt	r7, r3
 800a84c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800a850:	fa24 f303 	lsrgt.w	r3, r4, r3
 800a854:	bfd6      	itet	le
 800a856:	f1c3 0320 	rsble	r3, r3, #32
 800a85a:	ea47 0003 	orrgt.w	r0, r7, r3
 800a85e:	fa04 f003 	lslle.w	r0, r4, r3
 800a862:	f7f5 fe27 	bl	80004b4 <__aeabi_ui2d>
 800a866:	2201      	movs	r2, #1
 800a868:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800a86c:	3e01      	subs	r6, #1
 800a86e:	9212      	str	r2, [sp, #72]	@ 0x48
 800a870:	e776      	b.n	800a760 <_dtoa_r+0x100>
 800a872:	2301      	movs	r3, #1
 800a874:	e7b7      	b.n	800a7e6 <_dtoa_r+0x186>
 800a876:	9010      	str	r0, [sp, #64]	@ 0x40
 800a878:	e7b6      	b.n	800a7e8 <_dtoa_r+0x188>
 800a87a:	9b00      	ldr	r3, [sp, #0]
 800a87c:	1bdb      	subs	r3, r3, r7
 800a87e:	9300      	str	r3, [sp, #0]
 800a880:	427b      	negs	r3, r7
 800a882:	9308      	str	r3, [sp, #32]
 800a884:	2300      	movs	r3, #0
 800a886:	930d      	str	r3, [sp, #52]	@ 0x34
 800a888:	e7c3      	b.n	800a812 <_dtoa_r+0x1b2>
 800a88a:	2301      	movs	r3, #1
 800a88c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a88e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a890:	eb07 0b03 	add.w	fp, r7, r3
 800a894:	f10b 0301 	add.w	r3, fp, #1
 800a898:	2b01      	cmp	r3, #1
 800a89a:	9303      	str	r3, [sp, #12]
 800a89c:	bfb8      	it	lt
 800a89e:	2301      	movlt	r3, #1
 800a8a0:	e006      	b.n	800a8b0 <_dtoa_r+0x250>
 800a8a2:	2301      	movs	r3, #1
 800a8a4:	9309      	str	r3, [sp, #36]	@ 0x24
 800a8a6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	dd28      	ble.n	800a8fe <_dtoa_r+0x29e>
 800a8ac:	469b      	mov	fp, r3
 800a8ae:	9303      	str	r3, [sp, #12]
 800a8b0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800a8b4:	2100      	movs	r1, #0
 800a8b6:	2204      	movs	r2, #4
 800a8b8:	f102 0514 	add.w	r5, r2, #20
 800a8bc:	429d      	cmp	r5, r3
 800a8be:	d926      	bls.n	800a90e <_dtoa_r+0x2ae>
 800a8c0:	6041      	str	r1, [r0, #4]
 800a8c2:	4648      	mov	r0, r9
 800a8c4:	f000 fd9c 	bl	800b400 <_Balloc>
 800a8c8:	4682      	mov	sl, r0
 800a8ca:	2800      	cmp	r0, #0
 800a8cc:	d142      	bne.n	800a954 <_dtoa_r+0x2f4>
 800a8ce:	4b1e      	ldr	r3, [pc, #120]	@ (800a948 <_dtoa_r+0x2e8>)
 800a8d0:	4602      	mov	r2, r0
 800a8d2:	f240 11af 	movw	r1, #431	@ 0x1af
 800a8d6:	e6da      	b.n	800a68e <_dtoa_r+0x2e>
 800a8d8:	2300      	movs	r3, #0
 800a8da:	e7e3      	b.n	800a8a4 <_dtoa_r+0x244>
 800a8dc:	2300      	movs	r3, #0
 800a8de:	e7d5      	b.n	800a88c <_dtoa_r+0x22c>
 800a8e0:	2401      	movs	r4, #1
 800a8e2:	2300      	movs	r3, #0
 800a8e4:	9307      	str	r3, [sp, #28]
 800a8e6:	9409      	str	r4, [sp, #36]	@ 0x24
 800a8e8:	f04f 3bff 	mov.w	fp, #4294967295
 800a8ec:	2200      	movs	r2, #0
 800a8ee:	f8cd b00c 	str.w	fp, [sp, #12]
 800a8f2:	2312      	movs	r3, #18
 800a8f4:	920c      	str	r2, [sp, #48]	@ 0x30
 800a8f6:	e7db      	b.n	800a8b0 <_dtoa_r+0x250>
 800a8f8:	2301      	movs	r3, #1
 800a8fa:	9309      	str	r3, [sp, #36]	@ 0x24
 800a8fc:	e7f4      	b.n	800a8e8 <_dtoa_r+0x288>
 800a8fe:	f04f 0b01 	mov.w	fp, #1
 800a902:	f8cd b00c 	str.w	fp, [sp, #12]
 800a906:	465b      	mov	r3, fp
 800a908:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800a90c:	e7d0      	b.n	800a8b0 <_dtoa_r+0x250>
 800a90e:	3101      	adds	r1, #1
 800a910:	0052      	lsls	r2, r2, #1
 800a912:	e7d1      	b.n	800a8b8 <_dtoa_r+0x258>
 800a914:	f3af 8000 	nop.w
 800a918:	636f4361 	.word	0x636f4361
 800a91c:	3fd287a7 	.word	0x3fd287a7
 800a920:	8b60c8b3 	.word	0x8b60c8b3
 800a924:	3fc68a28 	.word	0x3fc68a28
 800a928:	509f79fb 	.word	0x509f79fb
 800a92c:	3fd34413 	.word	0x3fd34413
 800a930:	0800ce55 	.word	0x0800ce55
 800a934:	0800ce6c 	.word	0x0800ce6c
 800a938:	7ff00000 	.word	0x7ff00000
 800a93c:	0800ce25 	.word	0x0800ce25
 800a940:	3ff80000 	.word	0x3ff80000
 800a944:	0800cfc0 	.word	0x0800cfc0
 800a948:	0800cec4 	.word	0x0800cec4
 800a94c:	0800ce51 	.word	0x0800ce51
 800a950:	0800ce24 	.word	0x0800ce24
 800a954:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a958:	6018      	str	r0, [r3, #0]
 800a95a:	9b03      	ldr	r3, [sp, #12]
 800a95c:	2b0e      	cmp	r3, #14
 800a95e:	f200 80a1 	bhi.w	800aaa4 <_dtoa_r+0x444>
 800a962:	2c00      	cmp	r4, #0
 800a964:	f000 809e 	beq.w	800aaa4 <_dtoa_r+0x444>
 800a968:	2f00      	cmp	r7, #0
 800a96a:	dd33      	ble.n	800a9d4 <_dtoa_r+0x374>
 800a96c:	4b9c      	ldr	r3, [pc, #624]	@ (800abe0 <_dtoa_r+0x580>)
 800a96e:	f007 020f 	and.w	r2, r7, #15
 800a972:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a976:	ed93 7b00 	vldr	d7, [r3]
 800a97a:	05f8      	lsls	r0, r7, #23
 800a97c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800a980:	ea4f 1427 	mov.w	r4, r7, asr #4
 800a984:	d516      	bpl.n	800a9b4 <_dtoa_r+0x354>
 800a986:	4b97      	ldr	r3, [pc, #604]	@ (800abe4 <_dtoa_r+0x584>)
 800a988:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a98c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a990:	f7f5 ff34 	bl	80007fc <__aeabi_ddiv>
 800a994:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a998:	f004 040f 	and.w	r4, r4, #15
 800a99c:	2603      	movs	r6, #3
 800a99e:	4d91      	ldr	r5, [pc, #580]	@ (800abe4 <_dtoa_r+0x584>)
 800a9a0:	b954      	cbnz	r4, 800a9b8 <_dtoa_r+0x358>
 800a9a2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a9a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a9aa:	f7f5 ff27 	bl	80007fc <__aeabi_ddiv>
 800a9ae:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a9b2:	e028      	b.n	800aa06 <_dtoa_r+0x3a6>
 800a9b4:	2602      	movs	r6, #2
 800a9b6:	e7f2      	b.n	800a99e <_dtoa_r+0x33e>
 800a9b8:	07e1      	lsls	r1, r4, #31
 800a9ba:	d508      	bpl.n	800a9ce <_dtoa_r+0x36e>
 800a9bc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a9c0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a9c4:	f7f5 fdf0 	bl	80005a8 <__aeabi_dmul>
 800a9c8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a9cc:	3601      	adds	r6, #1
 800a9ce:	1064      	asrs	r4, r4, #1
 800a9d0:	3508      	adds	r5, #8
 800a9d2:	e7e5      	b.n	800a9a0 <_dtoa_r+0x340>
 800a9d4:	f000 80af 	beq.w	800ab36 <_dtoa_r+0x4d6>
 800a9d8:	427c      	negs	r4, r7
 800a9da:	4b81      	ldr	r3, [pc, #516]	@ (800abe0 <_dtoa_r+0x580>)
 800a9dc:	4d81      	ldr	r5, [pc, #516]	@ (800abe4 <_dtoa_r+0x584>)
 800a9de:	f004 020f 	and.w	r2, r4, #15
 800a9e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a9e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9ea:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a9ee:	f7f5 fddb 	bl	80005a8 <__aeabi_dmul>
 800a9f2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a9f6:	1124      	asrs	r4, r4, #4
 800a9f8:	2300      	movs	r3, #0
 800a9fa:	2602      	movs	r6, #2
 800a9fc:	2c00      	cmp	r4, #0
 800a9fe:	f040 808f 	bne.w	800ab20 <_dtoa_r+0x4c0>
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	d1d3      	bne.n	800a9ae <_dtoa_r+0x34e>
 800aa06:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800aa08:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800aa0c:	2b00      	cmp	r3, #0
 800aa0e:	f000 8094 	beq.w	800ab3a <_dtoa_r+0x4da>
 800aa12:	4b75      	ldr	r3, [pc, #468]	@ (800abe8 <_dtoa_r+0x588>)
 800aa14:	2200      	movs	r2, #0
 800aa16:	4620      	mov	r0, r4
 800aa18:	4629      	mov	r1, r5
 800aa1a:	f7f6 f837 	bl	8000a8c <__aeabi_dcmplt>
 800aa1e:	2800      	cmp	r0, #0
 800aa20:	f000 808b 	beq.w	800ab3a <_dtoa_r+0x4da>
 800aa24:	9b03      	ldr	r3, [sp, #12]
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	f000 8087 	beq.w	800ab3a <_dtoa_r+0x4da>
 800aa2c:	f1bb 0f00 	cmp.w	fp, #0
 800aa30:	dd34      	ble.n	800aa9c <_dtoa_r+0x43c>
 800aa32:	4620      	mov	r0, r4
 800aa34:	4b6d      	ldr	r3, [pc, #436]	@ (800abec <_dtoa_r+0x58c>)
 800aa36:	2200      	movs	r2, #0
 800aa38:	4629      	mov	r1, r5
 800aa3a:	f7f5 fdb5 	bl	80005a8 <__aeabi_dmul>
 800aa3e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800aa42:	f107 38ff 	add.w	r8, r7, #4294967295
 800aa46:	3601      	adds	r6, #1
 800aa48:	465c      	mov	r4, fp
 800aa4a:	4630      	mov	r0, r6
 800aa4c:	f7f5 fd42 	bl	80004d4 <__aeabi_i2d>
 800aa50:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aa54:	f7f5 fda8 	bl	80005a8 <__aeabi_dmul>
 800aa58:	4b65      	ldr	r3, [pc, #404]	@ (800abf0 <_dtoa_r+0x590>)
 800aa5a:	2200      	movs	r2, #0
 800aa5c:	f7f5 fbee 	bl	800023c <__adddf3>
 800aa60:	4605      	mov	r5, r0
 800aa62:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800aa66:	2c00      	cmp	r4, #0
 800aa68:	d16a      	bne.n	800ab40 <_dtoa_r+0x4e0>
 800aa6a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aa6e:	4b61      	ldr	r3, [pc, #388]	@ (800abf4 <_dtoa_r+0x594>)
 800aa70:	2200      	movs	r2, #0
 800aa72:	f7f5 fbe1 	bl	8000238 <__aeabi_dsub>
 800aa76:	4602      	mov	r2, r0
 800aa78:	460b      	mov	r3, r1
 800aa7a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800aa7e:	462a      	mov	r2, r5
 800aa80:	4633      	mov	r3, r6
 800aa82:	f7f6 f821 	bl	8000ac8 <__aeabi_dcmpgt>
 800aa86:	2800      	cmp	r0, #0
 800aa88:	f040 8298 	bne.w	800afbc <_dtoa_r+0x95c>
 800aa8c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aa90:	462a      	mov	r2, r5
 800aa92:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800aa96:	f7f5 fff9 	bl	8000a8c <__aeabi_dcmplt>
 800aa9a:	bb38      	cbnz	r0, 800aaec <_dtoa_r+0x48c>
 800aa9c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800aaa0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800aaa4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800aaa6:	2b00      	cmp	r3, #0
 800aaa8:	f2c0 8157 	blt.w	800ad5a <_dtoa_r+0x6fa>
 800aaac:	2f0e      	cmp	r7, #14
 800aaae:	f300 8154 	bgt.w	800ad5a <_dtoa_r+0x6fa>
 800aab2:	4b4b      	ldr	r3, [pc, #300]	@ (800abe0 <_dtoa_r+0x580>)
 800aab4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800aab8:	ed93 7b00 	vldr	d7, [r3]
 800aabc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	ed8d 7b00 	vstr	d7, [sp]
 800aac4:	f280 80e5 	bge.w	800ac92 <_dtoa_r+0x632>
 800aac8:	9b03      	ldr	r3, [sp, #12]
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	f300 80e1 	bgt.w	800ac92 <_dtoa_r+0x632>
 800aad0:	d10c      	bne.n	800aaec <_dtoa_r+0x48c>
 800aad2:	4b48      	ldr	r3, [pc, #288]	@ (800abf4 <_dtoa_r+0x594>)
 800aad4:	2200      	movs	r2, #0
 800aad6:	ec51 0b17 	vmov	r0, r1, d7
 800aada:	f7f5 fd65 	bl	80005a8 <__aeabi_dmul>
 800aade:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aae2:	f7f5 ffe7 	bl	8000ab4 <__aeabi_dcmpge>
 800aae6:	2800      	cmp	r0, #0
 800aae8:	f000 8266 	beq.w	800afb8 <_dtoa_r+0x958>
 800aaec:	2400      	movs	r4, #0
 800aaee:	4625      	mov	r5, r4
 800aaf0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800aaf2:	4656      	mov	r6, sl
 800aaf4:	ea6f 0803 	mvn.w	r8, r3
 800aaf8:	2700      	movs	r7, #0
 800aafa:	4621      	mov	r1, r4
 800aafc:	4648      	mov	r0, r9
 800aafe:	f000 fcbf 	bl	800b480 <_Bfree>
 800ab02:	2d00      	cmp	r5, #0
 800ab04:	f000 80bd 	beq.w	800ac82 <_dtoa_r+0x622>
 800ab08:	b12f      	cbz	r7, 800ab16 <_dtoa_r+0x4b6>
 800ab0a:	42af      	cmp	r7, r5
 800ab0c:	d003      	beq.n	800ab16 <_dtoa_r+0x4b6>
 800ab0e:	4639      	mov	r1, r7
 800ab10:	4648      	mov	r0, r9
 800ab12:	f000 fcb5 	bl	800b480 <_Bfree>
 800ab16:	4629      	mov	r1, r5
 800ab18:	4648      	mov	r0, r9
 800ab1a:	f000 fcb1 	bl	800b480 <_Bfree>
 800ab1e:	e0b0      	b.n	800ac82 <_dtoa_r+0x622>
 800ab20:	07e2      	lsls	r2, r4, #31
 800ab22:	d505      	bpl.n	800ab30 <_dtoa_r+0x4d0>
 800ab24:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ab28:	f7f5 fd3e 	bl	80005a8 <__aeabi_dmul>
 800ab2c:	3601      	adds	r6, #1
 800ab2e:	2301      	movs	r3, #1
 800ab30:	1064      	asrs	r4, r4, #1
 800ab32:	3508      	adds	r5, #8
 800ab34:	e762      	b.n	800a9fc <_dtoa_r+0x39c>
 800ab36:	2602      	movs	r6, #2
 800ab38:	e765      	b.n	800aa06 <_dtoa_r+0x3a6>
 800ab3a:	9c03      	ldr	r4, [sp, #12]
 800ab3c:	46b8      	mov	r8, r7
 800ab3e:	e784      	b.n	800aa4a <_dtoa_r+0x3ea>
 800ab40:	4b27      	ldr	r3, [pc, #156]	@ (800abe0 <_dtoa_r+0x580>)
 800ab42:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ab44:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ab48:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ab4c:	4454      	add	r4, sl
 800ab4e:	2900      	cmp	r1, #0
 800ab50:	d054      	beq.n	800abfc <_dtoa_r+0x59c>
 800ab52:	4929      	ldr	r1, [pc, #164]	@ (800abf8 <_dtoa_r+0x598>)
 800ab54:	2000      	movs	r0, #0
 800ab56:	f7f5 fe51 	bl	80007fc <__aeabi_ddiv>
 800ab5a:	4633      	mov	r3, r6
 800ab5c:	462a      	mov	r2, r5
 800ab5e:	f7f5 fb6b 	bl	8000238 <__aeabi_dsub>
 800ab62:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ab66:	4656      	mov	r6, sl
 800ab68:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ab6c:	f7f5 ffcc 	bl	8000b08 <__aeabi_d2iz>
 800ab70:	4605      	mov	r5, r0
 800ab72:	f7f5 fcaf 	bl	80004d4 <__aeabi_i2d>
 800ab76:	4602      	mov	r2, r0
 800ab78:	460b      	mov	r3, r1
 800ab7a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ab7e:	f7f5 fb5b 	bl	8000238 <__aeabi_dsub>
 800ab82:	3530      	adds	r5, #48	@ 0x30
 800ab84:	4602      	mov	r2, r0
 800ab86:	460b      	mov	r3, r1
 800ab88:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ab8c:	f806 5b01 	strb.w	r5, [r6], #1
 800ab90:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ab94:	f7f5 ff7a 	bl	8000a8c <__aeabi_dcmplt>
 800ab98:	2800      	cmp	r0, #0
 800ab9a:	d172      	bne.n	800ac82 <_dtoa_r+0x622>
 800ab9c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aba0:	4911      	ldr	r1, [pc, #68]	@ (800abe8 <_dtoa_r+0x588>)
 800aba2:	2000      	movs	r0, #0
 800aba4:	f7f5 fb48 	bl	8000238 <__aeabi_dsub>
 800aba8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800abac:	f7f5 ff6e 	bl	8000a8c <__aeabi_dcmplt>
 800abb0:	2800      	cmp	r0, #0
 800abb2:	f040 80b4 	bne.w	800ad1e <_dtoa_r+0x6be>
 800abb6:	42a6      	cmp	r6, r4
 800abb8:	f43f af70 	beq.w	800aa9c <_dtoa_r+0x43c>
 800abbc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800abc0:	4b0a      	ldr	r3, [pc, #40]	@ (800abec <_dtoa_r+0x58c>)
 800abc2:	2200      	movs	r2, #0
 800abc4:	f7f5 fcf0 	bl	80005a8 <__aeabi_dmul>
 800abc8:	4b08      	ldr	r3, [pc, #32]	@ (800abec <_dtoa_r+0x58c>)
 800abca:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800abce:	2200      	movs	r2, #0
 800abd0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800abd4:	f7f5 fce8 	bl	80005a8 <__aeabi_dmul>
 800abd8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800abdc:	e7c4      	b.n	800ab68 <_dtoa_r+0x508>
 800abde:	bf00      	nop
 800abe0:	0800cfc0 	.word	0x0800cfc0
 800abe4:	0800cf98 	.word	0x0800cf98
 800abe8:	3ff00000 	.word	0x3ff00000
 800abec:	40240000 	.word	0x40240000
 800abf0:	401c0000 	.word	0x401c0000
 800abf4:	40140000 	.word	0x40140000
 800abf8:	3fe00000 	.word	0x3fe00000
 800abfc:	4631      	mov	r1, r6
 800abfe:	4628      	mov	r0, r5
 800ac00:	f7f5 fcd2 	bl	80005a8 <__aeabi_dmul>
 800ac04:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ac08:	9413      	str	r4, [sp, #76]	@ 0x4c
 800ac0a:	4656      	mov	r6, sl
 800ac0c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ac10:	f7f5 ff7a 	bl	8000b08 <__aeabi_d2iz>
 800ac14:	4605      	mov	r5, r0
 800ac16:	f7f5 fc5d 	bl	80004d4 <__aeabi_i2d>
 800ac1a:	4602      	mov	r2, r0
 800ac1c:	460b      	mov	r3, r1
 800ac1e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ac22:	f7f5 fb09 	bl	8000238 <__aeabi_dsub>
 800ac26:	3530      	adds	r5, #48	@ 0x30
 800ac28:	f806 5b01 	strb.w	r5, [r6], #1
 800ac2c:	4602      	mov	r2, r0
 800ac2e:	460b      	mov	r3, r1
 800ac30:	42a6      	cmp	r6, r4
 800ac32:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ac36:	f04f 0200 	mov.w	r2, #0
 800ac3a:	d124      	bne.n	800ac86 <_dtoa_r+0x626>
 800ac3c:	4baf      	ldr	r3, [pc, #700]	@ (800aefc <_dtoa_r+0x89c>)
 800ac3e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800ac42:	f7f5 fafb 	bl	800023c <__adddf3>
 800ac46:	4602      	mov	r2, r0
 800ac48:	460b      	mov	r3, r1
 800ac4a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ac4e:	f7f5 ff3b 	bl	8000ac8 <__aeabi_dcmpgt>
 800ac52:	2800      	cmp	r0, #0
 800ac54:	d163      	bne.n	800ad1e <_dtoa_r+0x6be>
 800ac56:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ac5a:	49a8      	ldr	r1, [pc, #672]	@ (800aefc <_dtoa_r+0x89c>)
 800ac5c:	2000      	movs	r0, #0
 800ac5e:	f7f5 faeb 	bl	8000238 <__aeabi_dsub>
 800ac62:	4602      	mov	r2, r0
 800ac64:	460b      	mov	r3, r1
 800ac66:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ac6a:	f7f5 ff0f 	bl	8000a8c <__aeabi_dcmplt>
 800ac6e:	2800      	cmp	r0, #0
 800ac70:	f43f af14 	beq.w	800aa9c <_dtoa_r+0x43c>
 800ac74:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800ac76:	1e73      	subs	r3, r6, #1
 800ac78:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ac7a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800ac7e:	2b30      	cmp	r3, #48	@ 0x30
 800ac80:	d0f8      	beq.n	800ac74 <_dtoa_r+0x614>
 800ac82:	4647      	mov	r7, r8
 800ac84:	e03b      	b.n	800acfe <_dtoa_r+0x69e>
 800ac86:	4b9e      	ldr	r3, [pc, #632]	@ (800af00 <_dtoa_r+0x8a0>)
 800ac88:	f7f5 fc8e 	bl	80005a8 <__aeabi_dmul>
 800ac8c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ac90:	e7bc      	b.n	800ac0c <_dtoa_r+0x5ac>
 800ac92:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800ac96:	4656      	mov	r6, sl
 800ac98:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ac9c:	4620      	mov	r0, r4
 800ac9e:	4629      	mov	r1, r5
 800aca0:	f7f5 fdac 	bl	80007fc <__aeabi_ddiv>
 800aca4:	f7f5 ff30 	bl	8000b08 <__aeabi_d2iz>
 800aca8:	4680      	mov	r8, r0
 800acaa:	f7f5 fc13 	bl	80004d4 <__aeabi_i2d>
 800acae:	e9dd 2300 	ldrd	r2, r3, [sp]
 800acb2:	f7f5 fc79 	bl	80005a8 <__aeabi_dmul>
 800acb6:	4602      	mov	r2, r0
 800acb8:	460b      	mov	r3, r1
 800acba:	4620      	mov	r0, r4
 800acbc:	4629      	mov	r1, r5
 800acbe:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800acc2:	f7f5 fab9 	bl	8000238 <__aeabi_dsub>
 800acc6:	f806 4b01 	strb.w	r4, [r6], #1
 800acca:	9d03      	ldr	r5, [sp, #12]
 800accc:	eba6 040a 	sub.w	r4, r6, sl
 800acd0:	42a5      	cmp	r5, r4
 800acd2:	4602      	mov	r2, r0
 800acd4:	460b      	mov	r3, r1
 800acd6:	d133      	bne.n	800ad40 <_dtoa_r+0x6e0>
 800acd8:	f7f5 fab0 	bl	800023c <__adddf3>
 800acdc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ace0:	4604      	mov	r4, r0
 800ace2:	460d      	mov	r5, r1
 800ace4:	f7f5 fef0 	bl	8000ac8 <__aeabi_dcmpgt>
 800ace8:	b9c0      	cbnz	r0, 800ad1c <_dtoa_r+0x6bc>
 800acea:	e9dd 2300 	ldrd	r2, r3, [sp]
 800acee:	4620      	mov	r0, r4
 800acf0:	4629      	mov	r1, r5
 800acf2:	f7f5 fec1 	bl	8000a78 <__aeabi_dcmpeq>
 800acf6:	b110      	cbz	r0, 800acfe <_dtoa_r+0x69e>
 800acf8:	f018 0f01 	tst.w	r8, #1
 800acfc:	d10e      	bne.n	800ad1c <_dtoa_r+0x6bc>
 800acfe:	9902      	ldr	r1, [sp, #8]
 800ad00:	4648      	mov	r0, r9
 800ad02:	f000 fbbd 	bl	800b480 <_Bfree>
 800ad06:	2300      	movs	r3, #0
 800ad08:	7033      	strb	r3, [r6, #0]
 800ad0a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ad0c:	3701      	adds	r7, #1
 800ad0e:	601f      	str	r7, [r3, #0]
 800ad10:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ad12:	2b00      	cmp	r3, #0
 800ad14:	f000 824b 	beq.w	800b1ae <_dtoa_r+0xb4e>
 800ad18:	601e      	str	r6, [r3, #0]
 800ad1a:	e248      	b.n	800b1ae <_dtoa_r+0xb4e>
 800ad1c:	46b8      	mov	r8, r7
 800ad1e:	4633      	mov	r3, r6
 800ad20:	461e      	mov	r6, r3
 800ad22:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ad26:	2a39      	cmp	r2, #57	@ 0x39
 800ad28:	d106      	bne.n	800ad38 <_dtoa_r+0x6d8>
 800ad2a:	459a      	cmp	sl, r3
 800ad2c:	d1f8      	bne.n	800ad20 <_dtoa_r+0x6c0>
 800ad2e:	2230      	movs	r2, #48	@ 0x30
 800ad30:	f108 0801 	add.w	r8, r8, #1
 800ad34:	f88a 2000 	strb.w	r2, [sl]
 800ad38:	781a      	ldrb	r2, [r3, #0]
 800ad3a:	3201      	adds	r2, #1
 800ad3c:	701a      	strb	r2, [r3, #0]
 800ad3e:	e7a0      	b.n	800ac82 <_dtoa_r+0x622>
 800ad40:	4b6f      	ldr	r3, [pc, #444]	@ (800af00 <_dtoa_r+0x8a0>)
 800ad42:	2200      	movs	r2, #0
 800ad44:	f7f5 fc30 	bl	80005a8 <__aeabi_dmul>
 800ad48:	2200      	movs	r2, #0
 800ad4a:	2300      	movs	r3, #0
 800ad4c:	4604      	mov	r4, r0
 800ad4e:	460d      	mov	r5, r1
 800ad50:	f7f5 fe92 	bl	8000a78 <__aeabi_dcmpeq>
 800ad54:	2800      	cmp	r0, #0
 800ad56:	d09f      	beq.n	800ac98 <_dtoa_r+0x638>
 800ad58:	e7d1      	b.n	800acfe <_dtoa_r+0x69e>
 800ad5a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ad5c:	2a00      	cmp	r2, #0
 800ad5e:	f000 80ea 	beq.w	800af36 <_dtoa_r+0x8d6>
 800ad62:	9a07      	ldr	r2, [sp, #28]
 800ad64:	2a01      	cmp	r2, #1
 800ad66:	f300 80cd 	bgt.w	800af04 <_dtoa_r+0x8a4>
 800ad6a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800ad6c:	2a00      	cmp	r2, #0
 800ad6e:	f000 80c1 	beq.w	800aef4 <_dtoa_r+0x894>
 800ad72:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800ad76:	9c08      	ldr	r4, [sp, #32]
 800ad78:	9e00      	ldr	r6, [sp, #0]
 800ad7a:	9a00      	ldr	r2, [sp, #0]
 800ad7c:	441a      	add	r2, r3
 800ad7e:	9200      	str	r2, [sp, #0]
 800ad80:	9a06      	ldr	r2, [sp, #24]
 800ad82:	2101      	movs	r1, #1
 800ad84:	441a      	add	r2, r3
 800ad86:	4648      	mov	r0, r9
 800ad88:	9206      	str	r2, [sp, #24]
 800ad8a:	f000 fc2d 	bl	800b5e8 <__i2b>
 800ad8e:	4605      	mov	r5, r0
 800ad90:	b166      	cbz	r6, 800adac <_dtoa_r+0x74c>
 800ad92:	9b06      	ldr	r3, [sp, #24]
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	dd09      	ble.n	800adac <_dtoa_r+0x74c>
 800ad98:	42b3      	cmp	r3, r6
 800ad9a:	9a00      	ldr	r2, [sp, #0]
 800ad9c:	bfa8      	it	ge
 800ad9e:	4633      	movge	r3, r6
 800ada0:	1ad2      	subs	r2, r2, r3
 800ada2:	9200      	str	r2, [sp, #0]
 800ada4:	9a06      	ldr	r2, [sp, #24]
 800ada6:	1af6      	subs	r6, r6, r3
 800ada8:	1ad3      	subs	r3, r2, r3
 800adaa:	9306      	str	r3, [sp, #24]
 800adac:	9b08      	ldr	r3, [sp, #32]
 800adae:	b30b      	cbz	r3, 800adf4 <_dtoa_r+0x794>
 800adb0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800adb2:	2b00      	cmp	r3, #0
 800adb4:	f000 80c6 	beq.w	800af44 <_dtoa_r+0x8e4>
 800adb8:	2c00      	cmp	r4, #0
 800adba:	f000 80c0 	beq.w	800af3e <_dtoa_r+0x8de>
 800adbe:	4629      	mov	r1, r5
 800adc0:	4622      	mov	r2, r4
 800adc2:	4648      	mov	r0, r9
 800adc4:	f000 fcc8 	bl	800b758 <__pow5mult>
 800adc8:	9a02      	ldr	r2, [sp, #8]
 800adca:	4601      	mov	r1, r0
 800adcc:	4605      	mov	r5, r0
 800adce:	4648      	mov	r0, r9
 800add0:	f000 fc20 	bl	800b614 <__multiply>
 800add4:	9902      	ldr	r1, [sp, #8]
 800add6:	4680      	mov	r8, r0
 800add8:	4648      	mov	r0, r9
 800adda:	f000 fb51 	bl	800b480 <_Bfree>
 800adde:	9b08      	ldr	r3, [sp, #32]
 800ade0:	1b1b      	subs	r3, r3, r4
 800ade2:	9308      	str	r3, [sp, #32]
 800ade4:	f000 80b1 	beq.w	800af4a <_dtoa_r+0x8ea>
 800ade8:	9a08      	ldr	r2, [sp, #32]
 800adea:	4641      	mov	r1, r8
 800adec:	4648      	mov	r0, r9
 800adee:	f000 fcb3 	bl	800b758 <__pow5mult>
 800adf2:	9002      	str	r0, [sp, #8]
 800adf4:	2101      	movs	r1, #1
 800adf6:	4648      	mov	r0, r9
 800adf8:	f000 fbf6 	bl	800b5e8 <__i2b>
 800adfc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800adfe:	4604      	mov	r4, r0
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	f000 81d8 	beq.w	800b1b6 <_dtoa_r+0xb56>
 800ae06:	461a      	mov	r2, r3
 800ae08:	4601      	mov	r1, r0
 800ae0a:	4648      	mov	r0, r9
 800ae0c:	f000 fca4 	bl	800b758 <__pow5mult>
 800ae10:	9b07      	ldr	r3, [sp, #28]
 800ae12:	2b01      	cmp	r3, #1
 800ae14:	4604      	mov	r4, r0
 800ae16:	f300 809f 	bgt.w	800af58 <_dtoa_r+0x8f8>
 800ae1a:	9b04      	ldr	r3, [sp, #16]
 800ae1c:	2b00      	cmp	r3, #0
 800ae1e:	f040 8097 	bne.w	800af50 <_dtoa_r+0x8f0>
 800ae22:	9b05      	ldr	r3, [sp, #20]
 800ae24:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ae28:	2b00      	cmp	r3, #0
 800ae2a:	f040 8093 	bne.w	800af54 <_dtoa_r+0x8f4>
 800ae2e:	9b05      	ldr	r3, [sp, #20]
 800ae30:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ae34:	0d1b      	lsrs	r3, r3, #20
 800ae36:	051b      	lsls	r3, r3, #20
 800ae38:	b133      	cbz	r3, 800ae48 <_dtoa_r+0x7e8>
 800ae3a:	9b00      	ldr	r3, [sp, #0]
 800ae3c:	3301      	adds	r3, #1
 800ae3e:	9300      	str	r3, [sp, #0]
 800ae40:	9b06      	ldr	r3, [sp, #24]
 800ae42:	3301      	adds	r3, #1
 800ae44:	9306      	str	r3, [sp, #24]
 800ae46:	2301      	movs	r3, #1
 800ae48:	9308      	str	r3, [sp, #32]
 800ae4a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ae4c:	2b00      	cmp	r3, #0
 800ae4e:	f000 81b8 	beq.w	800b1c2 <_dtoa_r+0xb62>
 800ae52:	6923      	ldr	r3, [r4, #16]
 800ae54:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ae58:	6918      	ldr	r0, [r3, #16]
 800ae5a:	f000 fb79 	bl	800b550 <__hi0bits>
 800ae5e:	f1c0 0020 	rsb	r0, r0, #32
 800ae62:	9b06      	ldr	r3, [sp, #24]
 800ae64:	4418      	add	r0, r3
 800ae66:	f010 001f 	ands.w	r0, r0, #31
 800ae6a:	f000 8082 	beq.w	800af72 <_dtoa_r+0x912>
 800ae6e:	f1c0 0320 	rsb	r3, r0, #32
 800ae72:	2b04      	cmp	r3, #4
 800ae74:	dd73      	ble.n	800af5e <_dtoa_r+0x8fe>
 800ae76:	9b00      	ldr	r3, [sp, #0]
 800ae78:	f1c0 001c 	rsb	r0, r0, #28
 800ae7c:	4403      	add	r3, r0
 800ae7e:	9300      	str	r3, [sp, #0]
 800ae80:	9b06      	ldr	r3, [sp, #24]
 800ae82:	4403      	add	r3, r0
 800ae84:	4406      	add	r6, r0
 800ae86:	9306      	str	r3, [sp, #24]
 800ae88:	9b00      	ldr	r3, [sp, #0]
 800ae8a:	2b00      	cmp	r3, #0
 800ae8c:	dd05      	ble.n	800ae9a <_dtoa_r+0x83a>
 800ae8e:	9902      	ldr	r1, [sp, #8]
 800ae90:	461a      	mov	r2, r3
 800ae92:	4648      	mov	r0, r9
 800ae94:	f000 fcba 	bl	800b80c <__lshift>
 800ae98:	9002      	str	r0, [sp, #8]
 800ae9a:	9b06      	ldr	r3, [sp, #24]
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	dd05      	ble.n	800aeac <_dtoa_r+0x84c>
 800aea0:	4621      	mov	r1, r4
 800aea2:	461a      	mov	r2, r3
 800aea4:	4648      	mov	r0, r9
 800aea6:	f000 fcb1 	bl	800b80c <__lshift>
 800aeaa:	4604      	mov	r4, r0
 800aeac:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800aeae:	2b00      	cmp	r3, #0
 800aeb0:	d061      	beq.n	800af76 <_dtoa_r+0x916>
 800aeb2:	9802      	ldr	r0, [sp, #8]
 800aeb4:	4621      	mov	r1, r4
 800aeb6:	f000 fd15 	bl	800b8e4 <__mcmp>
 800aeba:	2800      	cmp	r0, #0
 800aebc:	da5b      	bge.n	800af76 <_dtoa_r+0x916>
 800aebe:	2300      	movs	r3, #0
 800aec0:	9902      	ldr	r1, [sp, #8]
 800aec2:	220a      	movs	r2, #10
 800aec4:	4648      	mov	r0, r9
 800aec6:	f000 fafd 	bl	800b4c4 <__multadd>
 800aeca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aecc:	9002      	str	r0, [sp, #8]
 800aece:	f107 38ff 	add.w	r8, r7, #4294967295
 800aed2:	2b00      	cmp	r3, #0
 800aed4:	f000 8177 	beq.w	800b1c6 <_dtoa_r+0xb66>
 800aed8:	4629      	mov	r1, r5
 800aeda:	2300      	movs	r3, #0
 800aedc:	220a      	movs	r2, #10
 800aede:	4648      	mov	r0, r9
 800aee0:	f000 faf0 	bl	800b4c4 <__multadd>
 800aee4:	f1bb 0f00 	cmp.w	fp, #0
 800aee8:	4605      	mov	r5, r0
 800aeea:	dc6f      	bgt.n	800afcc <_dtoa_r+0x96c>
 800aeec:	9b07      	ldr	r3, [sp, #28]
 800aeee:	2b02      	cmp	r3, #2
 800aef0:	dc49      	bgt.n	800af86 <_dtoa_r+0x926>
 800aef2:	e06b      	b.n	800afcc <_dtoa_r+0x96c>
 800aef4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800aef6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800aefa:	e73c      	b.n	800ad76 <_dtoa_r+0x716>
 800aefc:	3fe00000 	.word	0x3fe00000
 800af00:	40240000 	.word	0x40240000
 800af04:	9b03      	ldr	r3, [sp, #12]
 800af06:	1e5c      	subs	r4, r3, #1
 800af08:	9b08      	ldr	r3, [sp, #32]
 800af0a:	42a3      	cmp	r3, r4
 800af0c:	db09      	blt.n	800af22 <_dtoa_r+0x8c2>
 800af0e:	1b1c      	subs	r4, r3, r4
 800af10:	9b03      	ldr	r3, [sp, #12]
 800af12:	2b00      	cmp	r3, #0
 800af14:	f6bf af30 	bge.w	800ad78 <_dtoa_r+0x718>
 800af18:	9b00      	ldr	r3, [sp, #0]
 800af1a:	9a03      	ldr	r2, [sp, #12]
 800af1c:	1a9e      	subs	r6, r3, r2
 800af1e:	2300      	movs	r3, #0
 800af20:	e72b      	b.n	800ad7a <_dtoa_r+0x71a>
 800af22:	9b08      	ldr	r3, [sp, #32]
 800af24:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800af26:	9408      	str	r4, [sp, #32]
 800af28:	1ae3      	subs	r3, r4, r3
 800af2a:	441a      	add	r2, r3
 800af2c:	9e00      	ldr	r6, [sp, #0]
 800af2e:	9b03      	ldr	r3, [sp, #12]
 800af30:	920d      	str	r2, [sp, #52]	@ 0x34
 800af32:	2400      	movs	r4, #0
 800af34:	e721      	b.n	800ad7a <_dtoa_r+0x71a>
 800af36:	9c08      	ldr	r4, [sp, #32]
 800af38:	9e00      	ldr	r6, [sp, #0]
 800af3a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800af3c:	e728      	b.n	800ad90 <_dtoa_r+0x730>
 800af3e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800af42:	e751      	b.n	800ade8 <_dtoa_r+0x788>
 800af44:	9a08      	ldr	r2, [sp, #32]
 800af46:	9902      	ldr	r1, [sp, #8]
 800af48:	e750      	b.n	800adec <_dtoa_r+0x78c>
 800af4a:	f8cd 8008 	str.w	r8, [sp, #8]
 800af4e:	e751      	b.n	800adf4 <_dtoa_r+0x794>
 800af50:	2300      	movs	r3, #0
 800af52:	e779      	b.n	800ae48 <_dtoa_r+0x7e8>
 800af54:	9b04      	ldr	r3, [sp, #16]
 800af56:	e777      	b.n	800ae48 <_dtoa_r+0x7e8>
 800af58:	2300      	movs	r3, #0
 800af5a:	9308      	str	r3, [sp, #32]
 800af5c:	e779      	b.n	800ae52 <_dtoa_r+0x7f2>
 800af5e:	d093      	beq.n	800ae88 <_dtoa_r+0x828>
 800af60:	9a00      	ldr	r2, [sp, #0]
 800af62:	331c      	adds	r3, #28
 800af64:	441a      	add	r2, r3
 800af66:	9200      	str	r2, [sp, #0]
 800af68:	9a06      	ldr	r2, [sp, #24]
 800af6a:	441a      	add	r2, r3
 800af6c:	441e      	add	r6, r3
 800af6e:	9206      	str	r2, [sp, #24]
 800af70:	e78a      	b.n	800ae88 <_dtoa_r+0x828>
 800af72:	4603      	mov	r3, r0
 800af74:	e7f4      	b.n	800af60 <_dtoa_r+0x900>
 800af76:	9b03      	ldr	r3, [sp, #12]
 800af78:	2b00      	cmp	r3, #0
 800af7a:	46b8      	mov	r8, r7
 800af7c:	dc20      	bgt.n	800afc0 <_dtoa_r+0x960>
 800af7e:	469b      	mov	fp, r3
 800af80:	9b07      	ldr	r3, [sp, #28]
 800af82:	2b02      	cmp	r3, #2
 800af84:	dd1e      	ble.n	800afc4 <_dtoa_r+0x964>
 800af86:	f1bb 0f00 	cmp.w	fp, #0
 800af8a:	f47f adb1 	bne.w	800aaf0 <_dtoa_r+0x490>
 800af8e:	4621      	mov	r1, r4
 800af90:	465b      	mov	r3, fp
 800af92:	2205      	movs	r2, #5
 800af94:	4648      	mov	r0, r9
 800af96:	f000 fa95 	bl	800b4c4 <__multadd>
 800af9a:	4601      	mov	r1, r0
 800af9c:	4604      	mov	r4, r0
 800af9e:	9802      	ldr	r0, [sp, #8]
 800afa0:	f000 fca0 	bl	800b8e4 <__mcmp>
 800afa4:	2800      	cmp	r0, #0
 800afa6:	f77f ada3 	ble.w	800aaf0 <_dtoa_r+0x490>
 800afaa:	4656      	mov	r6, sl
 800afac:	2331      	movs	r3, #49	@ 0x31
 800afae:	f806 3b01 	strb.w	r3, [r6], #1
 800afb2:	f108 0801 	add.w	r8, r8, #1
 800afb6:	e59f      	b.n	800aaf8 <_dtoa_r+0x498>
 800afb8:	9c03      	ldr	r4, [sp, #12]
 800afba:	46b8      	mov	r8, r7
 800afbc:	4625      	mov	r5, r4
 800afbe:	e7f4      	b.n	800afaa <_dtoa_r+0x94a>
 800afc0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800afc4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800afc6:	2b00      	cmp	r3, #0
 800afc8:	f000 8101 	beq.w	800b1ce <_dtoa_r+0xb6e>
 800afcc:	2e00      	cmp	r6, #0
 800afce:	dd05      	ble.n	800afdc <_dtoa_r+0x97c>
 800afd0:	4629      	mov	r1, r5
 800afd2:	4632      	mov	r2, r6
 800afd4:	4648      	mov	r0, r9
 800afd6:	f000 fc19 	bl	800b80c <__lshift>
 800afda:	4605      	mov	r5, r0
 800afdc:	9b08      	ldr	r3, [sp, #32]
 800afde:	2b00      	cmp	r3, #0
 800afe0:	d05c      	beq.n	800b09c <_dtoa_r+0xa3c>
 800afe2:	6869      	ldr	r1, [r5, #4]
 800afe4:	4648      	mov	r0, r9
 800afe6:	f000 fa0b 	bl	800b400 <_Balloc>
 800afea:	4606      	mov	r6, r0
 800afec:	b928      	cbnz	r0, 800affa <_dtoa_r+0x99a>
 800afee:	4b82      	ldr	r3, [pc, #520]	@ (800b1f8 <_dtoa_r+0xb98>)
 800aff0:	4602      	mov	r2, r0
 800aff2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800aff6:	f7ff bb4a 	b.w	800a68e <_dtoa_r+0x2e>
 800affa:	692a      	ldr	r2, [r5, #16]
 800affc:	3202      	adds	r2, #2
 800affe:	0092      	lsls	r2, r2, #2
 800b000:	f105 010c 	add.w	r1, r5, #12
 800b004:	300c      	adds	r0, #12
 800b006:	f7ff fa92 	bl	800a52e <memcpy>
 800b00a:	2201      	movs	r2, #1
 800b00c:	4631      	mov	r1, r6
 800b00e:	4648      	mov	r0, r9
 800b010:	f000 fbfc 	bl	800b80c <__lshift>
 800b014:	f10a 0301 	add.w	r3, sl, #1
 800b018:	9300      	str	r3, [sp, #0]
 800b01a:	eb0a 030b 	add.w	r3, sl, fp
 800b01e:	9308      	str	r3, [sp, #32]
 800b020:	9b04      	ldr	r3, [sp, #16]
 800b022:	f003 0301 	and.w	r3, r3, #1
 800b026:	462f      	mov	r7, r5
 800b028:	9306      	str	r3, [sp, #24]
 800b02a:	4605      	mov	r5, r0
 800b02c:	9b00      	ldr	r3, [sp, #0]
 800b02e:	9802      	ldr	r0, [sp, #8]
 800b030:	4621      	mov	r1, r4
 800b032:	f103 3bff 	add.w	fp, r3, #4294967295
 800b036:	f7ff fa88 	bl	800a54a <quorem>
 800b03a:	4603      	mov	r3, r0
 800b03c:	3330      	adds	r3, #48	@ 0x30
 800b03e:	9003      	str	r0, [sp, #12]
 800b040:	4639      	mov	r1, r7
 800b042:	9802      	ldr	r0, [sp, #8]
 800b044:	9309      	str	r3, [sp, #36]	@ 0x24
 800b046:	f000 fc4d 	bl	800b8e4 <__mcmp>
 800b04a:	462a      	mov	r2, r5
 800b04c:	9004      	str	r0, [sp, #16]
 800b04e:	4621      	mov	r1, r4
 800b050:	4648      	mov	r0, r9
 800b052:	f000 fc63 	bl	800b91c <__mdiff>
 800b056:	68c2      	ldr	r2, [r0, #12]
 800b058:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b05a:	4606      	mov	r6, r0
 800b05c:	bb02      	cbnz	r2, 800b0a0 <_dtoa_r+0xa40>
 800b05e:	4601      	mov	r1, r0
 800b060:	9802      	ldr	r0, [sp, #8]
 800b062:	f000 fc3f 	bl	800b8e4 <__mcmp>
 800b066:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b068:	4602      	mov	r2, r0
 800b06a:	4631      	mov	r1, r6
 800b06c:	4648      	mov	r0, r9
 800b06e:	920c      	str	r2, [sp, #48]	@ 0x30
 800b070:	9309      	str	r3, [sp, #36]	@ 0x24
 800b072:	f000 fa05 	bl	800b480 <_Bfree>
 800b076:	9b07      	ldr	r3, [sp, #28]
 800b078:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b07a:	9e00      	ldr	r6, [sp, #0]
 800b07c:	ea42 0103 	orr.w	r1, r2, r3
 800b080:	9b06      	ldr	r3, [sp, #24]
 800b082:	4319      	orrs	r1, r3
 800b084:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b086:	d10d      	bne.n	800b0a4 <_dtoa_r+0xa44>
 800b088:	2b39      	cmp	r3, #57	@ 0x39
 800b08a:	d027      	beq.n	800b0dc <_dtoa_r+0xa7c>
 800b08c:	9a04      	ldr	r2, [sp, #16]
 800b08e:	2a00      	cmp	r2, #0
 800b090:	dd01      	ble.n	800b096 <_dtoa_r+0xa36>
 800b092:	9b03      	ldr	r3, [sp, #12]
 800b094:	3331      	adds	r3, #49	@ 0x31
 800b096:	f88b 3000 	strb.w	r3, [fp]
 800b09a:	e52e      	b.n	800aafa <_dtoa_r+0x49a>
 800b09c:	4628      	mov	r0, r5
 800b09e:	e7b9      	b.n	800b014 <_dtoa_r+0x9b4>
 800b0a0:	2201      	movs	r2, #1
 800b0a2:	e7e2      	b.n	800b06a <_dtoa_r+0xa0a>
 800b0a4:	9904      	ldr	r1, [sp, #16]
 800b0a6:	2900      	cmp	r1, #0
 800b0a8:	db04      	blt.n	800b0b4 <_dtoa_r+0xa54>
 800b0aa:	9807      	ldr	r0, [sp, #28]
 800b0ac:	4301      	orrs	r1, r0
 800b0ae:	9806      	ldr	r0, [sp, #24]
 800b0b0:	4301      	orrs	r1, r0
 800b0b2:	d120      	bne.n	800b0f6 <_dtoa_r+0xa96>
 800b0b4:	2a00      	cmp	r2, #0
 800b0b6:	ddee      	ble.n	800b096 <_dtoa_r+0xa36>
 800b0b8:	9902      	ldr	r1, [sp, #8]
 800b0ba:	9300      	str	r3, [sp, #0]
 800b0bc:	2201      	movs	r2, #1
 800b0be:	4648      	mov	r0, r9
 800b0c0:	f000 fba4 	bl	800b80c <__lshift>
 800b0c4:	4621      	mov	r1, r4
 800b0c6:	9002      	str	r0, [sp, #8]
 800b0c8:	f000 fc0c 	bl	800b8e4 <__mcmp>
 800b0cc:	2800      	cmp	r0, #0
 800b0ce:	9b00      	ldr	r3, [sp, #0]
 800b0d0:	dc02      	bgt.n	800b0d8 <_dtoa_r+0xa78>
 800b0d2:	d1e0      	bne.n	800b096 <_dtoa_r+0xa36>
 800b0d4:	07da      	lsls	r2, r3, #31
 800b0d6:	d5de      	bpl.n	800b096 <_dtoa_r+0xa36>
 800b0d8:	2b39      	cmp	r3, #57	@ 0x39
 800b0da:	d1da      	bne.n	800b092 <_dtoa_r+0xa32>
 800b0dc:	2339      	movs	r3, #57	@ 0x39
 800b0de:	f88b 3000 	strb.w	r3, [fp]
 800b0e2:	4633      	mov	r3, r6
 800b0e4:	461e      	mov	r6, r3
 800b0e6:	3b01      	subs	r3, #1
 800b0e8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b0ec:	2a39      	cmp	r2, #57	@ 0x39
 800b0ee:	d04e      	beq.n	800b18e <_dtoa_r+0xb2e>
 800b0f0:	3201      	adds	r2, #1
 800b0f2:	701a      	strb	r2, [r3, #0]
 800b0f4:	e501      	b.n	800aafa <_dtoa_r+0x49a>
 800b0f6:	2a00      	cmp	r2, #0
 800b0f8:	dd03      	ble.n	800b102 <_dtoa_r+0xaa2>
 800b0fa:	2b39      	cmp	r3, #57	@ 0x39
 800b0fc:	d0ee      	beq.n	800b0dc <_dtoa_r+0xa7c>
 800b0fe:	3301      	adds	r3, #1
 800b100:	e7c9      	b.n	800b096 <_dtoa_r+0xa36>
 800b102:	9a00      	ldr	r2, [sp, #0]
 800b104:	9908      	ldr	r1, [sp, #32]
 800b106:	f802 3c01 	strb.w	r3, [r2, #-1]
 800b10a:	428a      	cmp	r2, r1
 800b10c:	d028      	beq.n	800b160 <_dtoa_r+0xb00>
 800b10e:	9902      	ldr	r1, [sp, #8]
 800b110:	2300      	movs	r3, #0
 800b112:	220a      	movs	r2, #10
 800b114:	4648      	mov	r0, r9
 800b116:	f000 f9d5 	bl	800b4c4 <__multadd>
 800b11a:	42af      	cmp	r7, r5
 800b11c:	9002      	str	r0, [sp, #8]
 800b11e:	f04f 0300 	mov.w	r3, #0
 800b122:	f04f 020a 	mov.w	r2, #10
 800b126:	4639      	mov	r1, r7
 800b128:	4648      	mov	r0, r9
 800b12a:	d107      	bne.n	800b13c <_dtoa_r+0xadc>
 800b12c:	f000 f9ca 	bl	800b4c4 <__multadd>
 800b130:	4607      	mov	r7, r0
 800b132:	4605      	mov	r5, r0
 800b134:	9b00      	ldr	r3, [sp, #0]
 800b136:	3301      	adds	r3, #1
 800b138:	9300      	str	r3, [sp, #0]
 800b13a:	e777      	b.n	800b02c <_dtoa_r+0x9cc>
 800b13c:	f000 f9c2 	bl	800b4c4 <__multadd>
 800b140:	4629      	mov	r1, r5
 800b142:	4607      	mov	r7, r0
 800b144:	2300      	movs	r3, #0
 800b146:	220a      	movs	r2, #10
 800b148:	4648      	mov	r0, r9
 800b14a:	f000 f9bb 	bl	800b4c4 <__multadd>
 800b14e:	4605      	mov	r5, r0
 800b150:	e7f0      	b.n	800b134 <_dtoa_r+0xad4>
 800b152:	f1bb 0f00 	cmp.w	fp, #0
 800b156:	bfcc      	ite	gt
 800b158:	465e      	movgt	r6, fp
 800b15a:	2601      	movle	r6, #1
 800b15c:	4456      	add	r6, sl
 800b15e:	2700      	movs	r7, #0
 800b160:	9902      	ldr	r1, [sp, #8]
 800b162:	9300      	str	r3, [sp, #0]
 800b164:	2201      	movs	r2, #1
 800b166:	4648      	mov	r0, r9
 800b168:	f000 fb50 	bl	800b80c <__lshift>
 800b16c:	4621      	mov	r1, r4
 800b16e:	9002      	str	r0, [sp, #8]
 800b170:	f000 fbb8 	bl	800b8e4 <__mcmp>
 800b174:	2800      	cmp	r0, #0
 800b176:	dcb4      	bgt.n	800b0e2 <_dtoa_r+0xa82>
 800b178:	d102      	bne.n	800b180 <_dtoa_r+0xb20>
 800b17a:	9b00      	ldr	r3, [sp, #0]
 800b17c:	07db      	lsls	r3, r3, #31
 800b17e:	d4b0      	bmi.n	800b0e2 <_dtoa_r+0xa82>
 800b180:	4633      	mov	r3, r6
 800b182:	461e      	mov	r6, r3
 800b184:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b188:	2a30      	cmp	r2, #48	@ 0x30
 800b18a:	d0fa      	beq.n	800b182 <_dtoa_r+0xb22>
 800b18c:	e4b5      	b.n	800aafa <_dtoa_r+0x49a>
 800b18e:	459a      	cmp	sl, r3
 800b190:	d1a8      	bne.n	800b0e4 <_dtoa_r+0xa84>
 800b192:	2331      	movs	r3, #49	@ 0x31
 800b194:	f108 0801 	add.w	r8, r8, #1
 800b198:	f88a 3000 	strb.w	r3, [sl]
 800b19c:	e4ad      	b.n	800aafa <_dtoa_r+0x49a>
 800b19e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b1a0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800b1fc <_dtoa_r+0xb9c>
 800b1a4:	b11b      	cbz	r3, 800b1ae <_dtoa_r+0xb4e>
 800b1a6:	f10a 0308 	add.w	r3, sl, #8
 800b1aa:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b1ac:	6013      	str	r3, [r2, #0]
 800b1ae:	4650      	mov	r0, sl
 800b1b0:	b017      	add	sp, #92	@ 0x5c
 800b1b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1b6:	9b07      	ldr	r3, [sp, #28]
 800b1b8:	2b01      	cmp	r3, #1
 800b1ba:	f77f ae2e 	ble.w	800ae1a <_dtoa_r+0x7ba>
 800b1be:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b1c0:	9308      	str	r3, [sp, #32]
 800b1c2:	2001      	movs	r0, #1
 800b1c4:	e64d      	b.n	800ae62 <_dtoa_r+0x802>
 800b1c6:	f1bb 0f00 	cmp.w	fp, #0
 800b1ca:	f77f aed9 	ble.w	800af80 <_dtoa_r+0x920>
 800b1ce:	4656      	mov	r6, sl
 800b1d0:	9802      	ldr	r0, [sp, #8]
 800b1d2:	4621      	mov	r1, r4
 800b1d4:	f7ff f9b9 	bl	800a54a <quorem>
 800b1d8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800b1dc:	f806 3b01 	strb.w	r3, [r6], #1
 800b1e0:	eba6 020a 	sub.w	r2, r6, sl
 800b1e4:	4593      	cmp	fp, r2
 800b1e6:	ddb4      	ble.n	800b152 <_dtoa_r+0xaf2>
 800b1e8:	9902      	ldr	r1, [sp, #8]
 800b1ea:	2300      	movs	r3, #0
 800b1ec:	220a      	movs	r2, #10
 800b1ee:	4648      	mov	r0, r9
 800b1f0:	f000 f968 	bl	800b4c4 <__multadd>
 800b1f4:	9002      	str	r0, [sp, #8]
 800b1f6:	e7eb      	b.n	800b1d0 <_dtoa_r+0xb70>
 800b1f8:	0800cec4 	.word	0x0800cec4
 800b1fc:	0800ce48 	.word	0x0800ce48

0800b200 <_free_r>:
 800b200:	b538      	push	{r3, r4, r5, lr}
 800b202:	4605      	mov	r5, r0
 800b204:	2900      	cmp	r1, #0
 800b206:	d041      	beq.n	800b28c <_free_r+0x8c>
 800b208:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b20c:	1f0c      	subs	r4, r1, #4
 800b20e:	2b00      	cmp	r3, #0
 800b210:	bfb8      	it	lt
 800b212:	18e4      	addlt	r4, r4, r3
 800b214:	f000 f8e8 	bl	800b3e8 <__malloc_lock>
 800b218:	4a1d      	ldr	r2, [pc, #116]	@ (800b290 <_free_r+0x90>)
 800b21a:	6813      	ldr	r3, [r2, #0]
 800b21c:	b933      	cbnz	r3, 800b22c <_free_r+0x2c>
 800b21e:	6063      	str	r3, [r4, #4]
 800b220:	6014      	str	r4, [r2, #0]
 800b222:	4628      	mov	r0, r5
 800b224:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b228:	f000 b8e4 	b.w	800b3f4 <__malloc_unlock>
 800b22c:	42a3      	cmp	r3, r4
 800b22e:	d908      	bls.n	800b242 <_free_r+0x42>
 800b230:	6820      	ldr	r0, [r4, #0]
 800b232:	1821      	adds	r1, r4, r0
 800b234:	428b      	cmp	r3, r1
 800b236:	bf01      	itttt	eq
 800b238:	6819      	ldreq	r1, [r3, #0]
 800b23a:	685b      	ldreq	r3, [r3, #4]
 800b23c:	1809      	addeq	r1, r1, r0
 800b23e:	6021      	streq	r1, [r4, #0]
 800b240:	e7ed      	b.n	800b21e <_free_r+0x1e>
 800b242:	461a      	mov	r2, r3
 800b244:	685b      	ldr	r3, [r3, #4]
 800b246:	b10b      	cbz	r3, 800b24c <_free_r+0x4c>
 800b248:	42a3      	cmp	r3, r4
 800b24a:	d9fa      	bls.n	800b242 <_free_r+0x42>
 800b24c:	6811      	ldr	r1, [r2, #0]
 800b24e:	1850      	adds	r0, r2, r1
 800b250:	42a0      	cmp	r0, r4
 800b252:	d10b      	bne.n	800b26c <_free_r+0x6c>
 800b254:	6820      	ldr	r0, [r4, #0]
 800b256:	4401      	add	r1, r0
 800b258:	1850      	adds	r0, r2, r1
 800b25a:	4283      	cmp	r3, r0
 800b25c:	6011      	str	r1, [r2, #0]
 800b25e:	d1e0      	bne.n	800b222 <_free_r+0x22>
 800b260:	6818      	ldr	r0, [r3, #0]
 800b262:	685b      	ldr	r3, [r3, #4]
 800b264:	6053      	str	r3, [r2, #4]
 800b266:	4408      	add	r0, r1
 800b268:	6010      	str	r0, [r2, #0]
 800b26a:	e7da      	b.n	800b222 <_free_r+0x22>
 800b26c:	d902      	bls.n	800b274 <_free_r+0x74>
 800b26e:	230c      	movs	r3, #12
 800b270:	602b      	str	r3, [r5, #0]
 800b272:	e7d6      	b.n	800b222 <_free_r+0x22>
 800b274:	6820      	ldr	r0, [r4, #0]
 800b276:	1821      	adds	r1, r4, r0
 800b278:	428b      	cmp	r3, r1
 800b27a:	bf04      	itt	eq
 800b27c:	6819      	ldreq	r1, [r3, #0]
 800b27e:	685b      	ldreq	r3, [r3, #4]
 800b280:	6063      	str	r3, [r4, #4]
 800b282:	bf04      	itt	eq
 800b284:	1809      	addeq	r1, r1, r0
 800b286:	6021      	streq	r1, [r4, #0]
 800b288:	6054      	str	r4, [r2, #4]
 800b28a:	e7ca      	b.n	800b222 <_free_r+0x22>
 800b28c:	bd38      	pop	{r3, r4, r5, pc}
 800b28e:	bf00      	nop
 800b290:	2000140c 	.word	0x2000140c

0800b294 <malloc>:
 800b294:	4b02      	ldr	r3, [pc, #8]	@ (800b2a0 <malloc+0xc>)
 800b296:	4601      	mov	r1, r0
 800b298:	6818      	ldr	r0, [r3, #0]
 800b29a:	f000 b825 	b.w	800b2e8 <_malloc_r>
 800b29e:	bf00      	nop
 800b2a0:	20000030 	.word	0x20000030

0800b2a4 <sbrk_aligned>:
 800b2a4:	b570      	push	{r4, r5, r6, lr}
 800b2a6:	4e0f      	ldr	r6, [pc, #60]	@ (800b2e4 <sbrk_aligned+0x40>)
 800b2a8:	460c      	mov	r4, r1
 800b2aa:	6831      	ldr	r1, [r6, #0]
 800b2ac:	4605      	mov	r5, r0
 800b2ae:	b911      	cbnz	r1, 800b2b6 <sbrk_aligned+0x12>
 800b2b0:	f000 fe92 	bl	800bfd8 <_sbrk_r>
 800b2b4:	6030      	str	r0, [r6, #0]
 800b2b6:	4621      	mov	r1, r4
 800b2b8:	4628      	mov	r0, r5
 800b2ba:	f000 fe8d 	bl	800bfd8 <_sbrk_r>
 800b2be:	1c43      	adds	r3, r0, #1
 800b2c0:	d103      	bne.n	800b2ca <sbrk_aligned+0x26>
 800b2c2:	f04f 34ff 	mov.w	r4, #4294967295
 800b2c6:	4620      	mov	r0, r4
 800b2c8:	bd70      	pop	{r4, r5, r6, pc}
 800b2ca:	1cc4      	adds	r4, r0, #3
 800b2cc:	f024 0403 	bic.w	r4, r4, #3
 800b2d0:	42a0      	cmp	r0, r4
 800b2d2:	d0f8      	beq.n	800b2c6 <sbrk_aligned+0x22>
 800b2d4:	1a21      	subs	r1, r4, r0
 800b2d6:	4628      	mov	r0, r5
 800b2d8:	f000 fe7e 	bl	800bfd8 <_sbrk_r>
 800b2dc:	3001      	adds	r0, #1
 800b2de:	d1f2      	bne.n	800b2c6 <sbrk_aligned+0x22>
 800b2e0:	e7ef      	b.n	800b2c2 <sbrk_aligned+0x1e>
 800b2e2:	bf00      	nop
 800b2e4:	20001408 	.word	0x20001408

0800b2e8 <_malloc_r>:
 800b2e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b2ec:	1ccd      	adds	r5, r1, #3
 800b2ee:	f025 0503 	bic.w	r5, r5, #3
 800b2f2:	3508      	adds	r5, #8
 800b2f4:	2d0c      	cmp	r5, #12
 800b2f6:	bf38      	it	cc
 800b2f8:	250c      	movcc	r5, #12
 800b2fa:	2d00      	cmp	r5, #0
 800b2fc:	4606      	mov	r6, r0
 800b2fe:	db01      	blt.n	800b304 <_malloc_r+0x1c>
 800b300:	42a9      	cmp	r1, r5
 800b302:	d904      	bls.n	800b30e <_malloc_r+0x26>
 800b304:	230c      	movs	r3, #12
 800b306:	6033      	str	r3, [r6, #0]
 800b308:	2000      	movs	r0, #0
 800b30a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b30e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b3e4 <_malloc_r+0xfc>
 800b312:	f000 f869 	bl	800b3e8 <__malloc_lock>
 800b316:	f8d8 3000 	ldr.w	r3, [r8]
 800b31a:	461c      	mov	r4, r3
 800b31c:	bb44      	cbnz	r4, 800b370 <_malloc_r+0x88>
 800b31e:	4629      	mov	r1, r5
 800b320:	4630      	mov	r0, r6
 800b322:	f7ff ffbf 	bl	800b2a4 <sbrk_aligned>
 800b326:	1c43      	adds	r3, r0, #1
 800b328:	4604      	mov	r4, r0
 800b32a:	d158      	bne.n	800b3de <_malloc_r+0xf6>
 800b32c:	f8d8 4000 	ldr.w	r4, [r8]
 800b330:	4627      	mov	r7, r4
 800b332:	2f00      	cmp	r7, #0
 800b334:	d143      	bne.n	800b3be <_malloc_r+0xd6>
 800b336:	2c00      	cmp	r4, #0
 800b338:	d04b      	beq.n	800b3d2 <_malloc_r+0xea>
 800b33a:	6823      	ldr	r3, [r4, #0]
 800b33c:	4639      	mov	r1, r7
 800b33e:	4630      	mov	r0, r6
 800b340:	eb04 0903 	add.w	r9, r4, r3
 800b344:	f000 fe48 	bl	800bfd8 <_sbrk_r>
 800b348:	4581      	cmp	r9, r0
 800b34a:	d142      	bne.n	800b3d2 <_malloc_r+0xea>
 800b34c:	6821      	ldr	r1, [r4, #0]
 800b34e:	1a6d      	subs	r5, r5, r1
 800b350:	4629      	mov	r1, r5
 800b352:	4630      	mov	r0, r6
 800b354:	f7ff ffa6 	bl	800b2a4 <sbrk_aligned>
 800b358:	3001      	adds	r0, #1
 800b35a:	d03a      	beq.n	800b3d2 <_malloc_r+0xea>
 800b35c:	6823      	ldr	r3, [r4, #0]
 800b35e:	442b      	add	r3, r5
 800b360:	6023      	str	r3, [r4, #0]
 800b362:	f8d8 3000 	ldr.w	r3, [r8]
 800b366:	685a      	ldr	r2, [r3, #4]
 800b368:	bb62      	cbnz	r2, 800b3c4 <_malloc_r+0xdc>
 800b36a:	f8c8 7000 	str.w	r7, [r8]
 800b36e:	e00f      	b.n	800b390 <_malloc_r+0xa8>
 800b370:	6822      	ldr	r2, [r4, #0]
 800b372:	1b52      	subs	r2, r2, r5
 800b374:	d420      	bmi.n	800b3b8 <_malloc_r+0xd0>
 800b376:	2a0b      	cmp	r2, #11
 800b378:	d917      	bls.n	800b3aa <_malloc_r+0xc2>
 800b37a:	1961      	adds	r1, r4, r5
 800b37c:	42a3      	cmp	r3, r4
 800b37e:	6025      	str	r5, [r4, #0]
 800b380:	bf18      	it	ne
 800b382:	6059      	strne	r1, [r3, #4]
 800b384:	6863      	ldr	r3, [r4, #4]
 800b386:	bf08      	it	eq
 800b388:	f8c8 1000 	streq.w	r1, [r8]
 800b38c:	5162      	str	r2, [r4, r5]
 800b38e:	604b      	str	r3, [r1, #4]
 800b390:	4630      	mov	r0, r6
 800b392:	f000 f82f 	bl	800b3f4 <__malloc_unlock>
 800b396:	f104 000b 	add.w	r0, r4, #11
 800b39a:	1d23      	adds	r3, r4, #4
 800b39c:	f020 0007 	bic.w	r0, r0, #7
 800b3a0:	1ac2      	subs	r2, r0, r3
 800b3a2:	bf1c      	itt	ne
 800b3a4:	1a1b      	subne	r3, r3, r0
 800b3a6:	50a3      	strne	r3, [r4, r2]
 800b3a8:	e7af      	b.n	800b30a <_malloc_r+0x22>
 800b3aa:	6862      	ldr	r2, [r4, #4]
 800b3ac:	42a3      	cmp	r3, r4
 800b3ae:	bf0c      	ite	eq
 800b3b0:	f8c8 2000 	streq.w	r2, [r8]
 800b3b4:	605a      	strne	r2, [r3, #4]
 800b3b6:	e7eb      	b.n	800b390 <_malloc_r+0xa8>
 800b3b8:	4623      	mov	r3, r4
 800b3ba:	6864      	ldr	r4, [r4, #4]
 800b3bc:	e7ae      	b.n	800b31c <_malloc_r+0x34>
 800b3be:	463c      	mov	r4, r7
 800b3c0:	687f      	ldr	r7, [r7, #4]
 800b3c2:	e7b6      	b.n	800b332 <_malloc_r+0x4a>
 800b3c4:	461a      	mov	r2, r3
 800b3c6:	685b      	ldr	r3, [r3, #4]
 800b3c8:	42a3      	cmp	r3, r4
 800b3ca:	d1fb      	bne.n	800b3c4 <_malloc_r+0xdc>
 800b3cc:	2300      	movs	r3, #0
 800b3ce:	6053      	str	r3, [r2, #4]
 800b3d0:	e7de      	b.n	800b390 <_malloc_r+0xa8>
 800b3d2:	230c      	movs	r3, #12
 800b3d4:	6033      	str	r3, [r6, #0]
 800b3d6:	4630      	mov	r0, r6
 800b3d8:	f000 f80c 	bl	800b3f4 <__malloc_unlock>
 800b3dc:	e794      	b.n	800b308 <_malloc_r+0x20>
 800b3de:	6005      	str	r5, [r0, #0]
 800b3e0:	e7d6      	b.n	800b390 <_malloc_r+0xa8>
 800b3e2:	bf00      	nop
 800b3e4:	2000140c 	.word	0x2000140c

0800b3e8 <__malloc_lock>:
 800b3e8:	4801      	ldr	r0, [pc, #4]	@ (800b3f0 <__malloc_lock+0x8>)
 800b3ea:	f7ff b89e 	b.w	800a52a <__retarget_lock_acquire_recursive>
 800b3ee:	bf00      	nop
 800b3f0:	20001404 	.word	0x20001404

0800b3f4 <__malloc_unlock>:
 800b3f4:	4801      	ldr	r0, [pc, #4]	@ (800b3fc <__malloc_unlock+0x8>)
 800b3f6:	f7ff b899 	b.w	800a52c <__retarget_lock_release_recursive>
 800b3fa:	bf00      	nop
 800b3fc:	20001404 	.word	0x20001404

0800b400 <_Balloc>:
 800b400:	b570      	push	{r4, r5, r6, lr}
 800b402:	69c6      	ldr	r6, [r0, #28]
 800b404:	4604      	mov	r4, r0
 800b406:	460d      	mov	r5, r1
 800b408:	b976      	cbnz	r6, 800b428 <_Balloc+0x28>
 800b40a:	2010      	movs	r0, #16
 800b40c:	f7ff ff42 	bl	800b294 <malloc>
 800b410:	4602      	mov	r2, r0
 800b412:	61e0      	str	r0, [r4, #28]
 800b414:	b920      	cbnz	r0, 800b420 <_Balloc+0x20>
 800b416:	4b18      	ldr	r3, [pc, #96]	@ (800b478 <_Balloc+0x78>)
 800b418:	4818      	ldr	r0, [pc, #96]	@ (800b47c <_Balloc+0x7c>)
 800b41a:	216b      	movs	r1, #107	@ 0x6b
 800b41c:	f000 fdec 	bl	800bff8 <__assert_func>
 800b420:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b424:	6006      	str	r6, [r0, #0]
 800b426:	60c6      	str	r6, [r0, #12]
 800b428:	69e6      	ldr	r6, [r4, #28]
 800b42a:	68f3      	ldr	r3, [r6, #12]
 800b42c:	b183      	cbz	r3, 800b450 <_Balloc+0x50>
 800b42e:	69e3      	ldr	r3, [r4, #28]
 800b430:	68db      	ldr	r3, [r3, #12]
 800b432:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b436:	b9b8      	cbnz	r0, 800b468 <_Balloc+0x68>
 800b438:	2101      	movs	r1, #1
 800b43a:	fa01 f605 	lsl.w	r6, r1, r5
 800b43e:	1d72      	adds	r2, r6, #5
 800b440:	0092      	lsls	r2, r2, #2
 800b442:	4620      	mov	r0, r4
 800b444:	f000 fdf6 	bl	800c034 <_calloc_r>
 800b448:	b160      	cbz	r0, 800b464 <_Balloc+0x64>
 800b44a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b44e:	e00e      	b.n	800b46e <_Balloc+0x6e>
 800b450:	2221      	movs	r2, #33	@ 0x21
 800b452:	2104      	movs	r1, #4
 800b454:	4620      	mov	r0, r4
 800b456:	f000 fded 	bl	800c034 <_calloc_r>
 800b45a:	69e3      	ldr	r3, [r4, #28]
 800b45c:	60f0      	str	r0, [r6, #12]
 800b45e:	68db      	ldr	r3, [r3, #12]
 800b460:	2b00      	cmp	r3, #0
 800b462:	d1e4      	bne.n	800b42e <_Balloc+0x2e>
 800b464:	2000      	movs	r0, #0
 800b466:	bd70      	pop	{r4, r5, r6, pc}
 800b468:	6802      	ldr	r2, [r0, #0]
 800b46a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b46e:	2300      	movs	r3, #0
 800b470:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b474:	e7f7      	b.n	800b466 <_Balloc+0x66>
 800b476:	bf00      	nop
 800b478:	0800ce55 	.word	0x0800ce55
 800b47c:	0800ced5 	.word	0x0800ced5

0800b480 <_Bfree>:
 800b480:	b570      	push	{r4, r5, r6, lr}
 800b482:	69c6      	ldr	r6, [r0, #28]
 800b484:	4605      	mov	r5, r0
 800b486:	460c      	mov	r4, r1
 800b488:	b976      	cbnz	r6, 800b4a8 <_Bfree+0x28>
 800b48a:	2010      	movs	r0, #16
 800b48c:	f7ff ff02 	bl	800b294 <malloc>
 800b490:	4602      	mov	r2, r0
 800b492:	61e8      	str	r0, [r5, #28]
 800b494:	b920      	cbnz	r0, 800b4a0 <_Bfree+0x20>
 800b496:	4b09      	ldr	r3, [pc, #36]	@ (800b4bc <_Bfree+0x3c>)
 800b498:	4809      	ldr	r0, [pc, #36]	@ (800b4c0 <_Bfree+0x40>)
 800b49a:	218f      	movs	r1, #143	@ 0x8f
 800b49c:	f000 fdac 	bl	800bff8 <__assert_func>
 800b4a0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b4a4:	6006      	str	r6, [r0, #0]
 800b4a6:	60c6      	str	r6, [r0, #12]
 800b4a8:	b13c      	cbz	r4, 800b4ba <_Bfree+0x3a>
 800b4aa:	69eb      	ldr	r3, [r5, #28]
 800b4ac:	6862      	ldr	r2, [r4, #4]
 800b4ae:	68db      	ldr	r3, [r3, #12]
 800b4b0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b4b4:	6021      	str	r1, [r4, #0]
 800b4b6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b4ba:	bd70      	pop	{r4, r5, r6, pc}
 800b4bc:	0800ce55 	.word	0x0800ce55
 800b4c0:	0800ced5 	.word	0x0800ced5

0800b4c4 <__multadd>:
 800b4c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b4c8:	690d      	ldr	r5, [r1, #16]
 800b4ca:	4607      	mov	r7, r0
 800b4cc:	460c      	mov	r4, r1
 800b4ce:	461e      	mov	r6, r3
 800b4d0:	f101 0c14 	add.w	ip, r1, #20
 800b4d4:	2000      	movs	r0, #0
 800b4d6:	f8dc 3000 	ldr.w	r3, [ip]
 800b4da:	b299      	uxth	r1, r3
 800b4dc:	fb02 6101 	mla	r1, r2, r1, r6
 800b4e0:	0c1e      	lsrs	r6, r3, #16
 800b4e2:	0c0b      	lsrs	r3, r1, #16
 800b4e4:	fb02 3306 	mla	r3, r2, r6, r3
 800b4e8:	b289      	uxth	r1, r1
 800b4ea:	3001      	adds	r0, #1
 800b4ec:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b4f0:	4285      	cmp	r5, r0
 800b4f2:	f84c 1b04 	str.w	r1, [ip], #4
 800b4f6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b4fa:	dcec      	bgt.n	800b4d6 <__multadd+0x12>
 800b4fc:	b30e      	cbz	r6, 800b542 <__multadd+0x7e>
 800b4fe:	68a3      	ldr	r3, [r4, #8]
 800b500:	42ab      	cmp	r3, r5
 800b502:	dc19      	bgt.n	800b538 <__multadd+0x74>
 800b504:	6861      	ldr	r1, [r4, #4]
 800b506:	4638      	mov	r0, r7
 800b508:	3101      	adds	r1, #1
 800b50a:	f7ff ff79 	bl	800b400 <_Balloc>
 800b50e:	4680      	mov	r8, r0
 800b510:	b928      	cbnz	r0, 800b51e <__multadd+0x5a>
 800b512:	4602      	mov	r2, r0
 800b514:	4b0c      	ldr	r3, [pc, #48]	@ (800b548 <__multadd+0x84>)
 800b516:	480d      	ldr	r0, [pc, #52]	@ (800b54c <__multadd+0x88>)
 800b518:	21ba      	movs	r1, #186	@ 0xba
 800b51a:	f000 fd6d 	bl	800bff8 <__assert_func>
 800b51e:	6922      	ldr	r2, [r4, #16]
 800b520:	3202      	adds	r2, #2
 800b522:	f104 010c 	add.w	r1, r4, #12
 800b526:	0092      	lsls	r2, r2, #2
 800b528:	300c      	adds	r0, #12
 800b52a:	f7ff f800 	bl	800a52e <memcpy>
 800b52e:	4621      	mov	r1, r4
 800b530:	4638      	mov	r0, r7
 800b532:	f7ff ffa5 	bl	800b480 <_Bfree>
 800b536:	4644      	mov	r4, r8
 800b538:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b53c:	3501      	adds	r5, #1
 800b53e:	615e      	str	r6, [r3, #20]
 800b540:	6125      	str	r5, [r4, #16]
 800b542:	4620      	mov	r0, r4
 800b544:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b548:	0800cec4 	.word	0x0800cec4
 800b54c:	0800ced5 	.word	0x0800ced5

0800b550 <__hi0bits>:
 800b550:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b554:	4603      	mov	r3, r0
 800b556:	bf36      	itet	cc
 800b558:	0403      	lslcc	r3, r0, #16
 800b55a:	2000      	movcs	r0, #0
 800b55c:	2010      	movcc	r0, #16
 800b55e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b562:	bf3c      	itt	cc
 800b564:	021b      	lslcc	r3, r3, #8
 800b566:	3008      	addcc	r0, #8
 800b568:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b56c:	bf3c      	itt	cc
 800b56e:	011b      	lslcc	r3, r3, #4
 800b570:	3004      	addcc	r0, #4
 800b572:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b576:	bf3c      	itt	cc
 800b578:	009b      	lslcc	r3, r3, #2
 800b57a:	3002      	addcc	r0, #2
 800b57c:	2b00      	cmp	r3, #0
 800b57e:	db05      	blt.n	800b58c <__hi0bits+0x3c>
 800b580:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b584:	f100 0001 	add.w	r0, r0, #1
 800b588:	bf08      	it	eq
 800b58a:	2020      	moveq	r0, #32
 800b58c:	4770      	bx	lr

0800b58e <__lo0bits>:
 800b58e:	6803      	ldr	r3, [r0, #0]
 800b590:	4602      	mov	r2, r0
 800b592:	f013 0007 	ands.w	r0, r3, #7
 800b596:	d00b      	beq.n	800b5b0 <__lo0bits+0x22>
 800b598:	07d9      	lsls	r1, r3, #31
 800b59a:	d421      	bmi.n	800b5e0 <__lo0bits+0x52>
 800b59c:	0798      	lsls	r0, r3, #30
 800b59e:	bf49      	itett	mi
 800b5a0:	085b      	lsrmi	r3, r3, #1
 800b5a2:	089b      	lsrpl	r3, r3, #2
 800b5a4:	2001      	movmi	r0, #1
 800b5a6:	6013      	strmi	r3, [r2, #0]
 800b5a8:	bf5c      	itt	pl
 800b5aa:	6013      	strpl	r3, [r2, #0]
 800b5ac:	2002      	movpl	r0, #2
 800b5ae:	4770      	bx	lr
 800b5b0:	b299      	uxth	r1, r3
 800b5b2:	b909      	cbnz	r1, 800b5b8 <__lo0bits+0x2a>
 800b5b4:	0c1b      	lsrs	r3, r3, #16
 800b5b6:	2010      	movs	r0, #16
 800b5b8:	b2d9      	uxtb	r1, r3
 800b5ba:	b909      	cbnz	r1, 800b5c0 <__lo0bits+0x32>
 800b5bc:	3008      	adds	r0, #8
 800b5be:	0a1b      	lsrs	r3, r3, #8
 800b5c0:	0719      	lsls	r1, r3, #28
 800b5c2:	bf04      	itt	eq
 800b5c4:	091b      	lsreq	r3, r3, #4
 800b5c6:	3004      	addeq	r0, #4
 800b5c8:	0799      	lsls	r1, r3, #30
 800b5ca:	bf04      	itt	eq
 800b5cc:	089b      	lsreq	r3, r3, #2
 800b5ce:	3002      	addeq	r0, #2
 800b5d0:	07d9      	lsls	r1, r3, #31
 800b5d2:	d403      	bmi.n	800b5dc <__lo0bits+0x4e>
 800b5d4:	085b      	lsrs	r3, r3, #1
 800b5d6:	f100 0001 	add.w	r0, r0, #1
 800b5da:	d003      	beq.n	800b5e4 <__lo0bits+0x56>
 800b5dc:	6013      	str	r3, [r2, #0]
 800b5de:	4770      	bx	lr
 800b5e0:	2000      	movs	r0, #0
 800b5e2:	4770      	bx	lr
 800b5e4:	2020      	movs	r0, #32
 800b5e6:	4770      	bx	lr

0800b5e8 <__i2b>:
 800b5e8:	b510      	push	{r4, lr}
 800b5ea:	460c      	mov	r4, r1
 800b5ec:	2101      	movs	r1, #1
 800b5ee:	f7ff ff07 	bl	800b400 <_Balloc>
 800b5f2:	4602      	mov	r2, r0
 800b5f4:	b928      	cbnz	r0, 800b602 <__i2b+0x1a>
 800b5f6:	4b05      	ldr	r3, [pc, #20]	@ (800b60c <__i2b+0x24>)
 800b5f8:	4805      	ldr	r0, [pc, #20]	@ (800b610 <__i2b+0x28>)
 800b5fa:	f240 1145 	movw	r1, #325	@ 0x145
 800b5fe:	f000 fcfb 	bl	800bff8 <__assert_func>
 800b602:	2301      	movs	r3, #1
 800b604:	6144      	str	r4, [r0, #20]
 800b606:	6103      	str	r3, [r0, #16]
 800b608:	bd10      	pop	{r4, pc}
 800b60a:	bf00      	nop
 800b60c:	0800cec4 	.word	0x0800cec4
 800b610:	0800ced5 	.word	0x0800ced5

0800b614 <__multiply>:
 800b614:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b618:	4617      	mov	r7, r2
 800b61a:	690a      	ldr	r2, [r1, #16]
 800b61c:	693b      	ldr	r3, [r7, #16]
 800b61e:	429a      	cmp	r2, r3
 800b620:	bfa8      	it	ge
 800b622:	463b      	movge	r3, r7
 800b624:	4689      	mov	r9, r1
 800b626:	bfa4      	itt	ge
 800b628:	460f      	movge	r7, r1
 800b62a:	4699      	movge	r9, r3
 800b62c:	693d      	ldr	r5, [r7, #16]
 800b62e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b632:	68bb      	ldr	r3, [r7, #8]
 800b634:	6879      	ldr	r1, [r7, #4]
 800b636:	eb05 060a 	add.w	r6, r5, sl
 800b63a:	42b3      	cmp	r3, r6
 800b63c:	b085      	sub	sp, #20
 800b63e:	bfb8      	it	lt
 800b640:	3101      	addlt	r1, #1
 800b642:	f7ff fedd 	bl	800b400 <_Balloc>
 800b646:	b930      	cbnz	r0, 800b656 <__multiply+0x42>
 800b648:	4602      	mov	r2, r0
 800b64a:	4b41      	ldr	r3, [pc, #260]	@ (800b750 <__multiply+0x13c>)
 800b64c:	4841      	ldr	r0, [pc, #260]	@ (800b754 <__multiply+0x140>)
 800b64e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800b652:	f000 fcd1 	bl	800bff8 <__assert_func>
 800b656:	f100 0414 	add.w	r4, r0, #20
 800b65a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800b65e:	4623      	mov	r3, r4
 800b660:	2200      	movs	r2, #0
 800b662:	4573      	cmp	r3, lr
 800b664:	d320      	bcc.n	800b6a8 <__multiply+0x94>
 800b666:	f107 0814 	add.w	r8, r7, #20
 800b66a:	f109 0114 	add.w	r1, r9, #20
 800b66e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800b672:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800b676:	9302      	str	r3, [sp, #8]
 800b678:	1beb      	subs	r3, r5, r7
 800b67a:	3b15      	subs	r3, #21
 800b67c:	f023 0303 	bic.w	r3, r3, #3
 800b680:	3304      	adds	r3, #4
 800b682:	3715      	adds	r7, #21
 800b684:	42bd      	cmp	r5, r7
 800b686:	bf38      	it	cc
 800b688:	2304      	movcc	r3, #4
 800b68a:	9301      	str	r3, [sp, #4]
 800b68c:	9b02      	ldr	r3, [sp, #8]
 800b68e:	9103      	str	r1, [sp, #12]
 800b690:	428b      	cmp	r3, r1
 800b692:	d80c      	bhi.n	800b6ae <__multiply+0x9a>
 800b694:	2e00      	cmp	r6, #0
 800b696:	dd03      	ble.n	800b6a0 <__multiply+0x8c>
 800b698:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800b69c:	2b00      	cmp	r3, #0
 800b69e:	d055      	beq.n	800b74c <__multiply+0x138>
 800b6a0:	6106      	str	r6, [r0, #16]
 800b6a2:	b005      	add	sp, #20
 800b6a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6a8:	f843 2b04 	str.w	r2, [r3], #4
 800b6ac:	e7d9      	b.n	800b662 <__multiply+0x4e>
 800b6ae:	f8b1 a000 	ldrh.w	sl, [r1]
 800b6b2:	f1ba 0f00 	cmp.w	sl, #0
 800b6b6:	d01f      	beq.n	800b6f8 <__multiply+0xe4>
 800b6b8:	46c4      	mov	ip, r8
 800b6ba:	46a1      	mov	r9, r4
 800b6bc:	2700      	movs	r7, #0
 800b6be:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b6c2:	f8d9 3000 	ldr.w	r3, [r9]
 800b6c6:	fa1f fb82 	uxth.w	fp, r2
 800b6ca:	b29b      	uxth	r3, r3
 800b6cc:	fb0a 330b 	mla	r3, sl, fp, r3
 800b6d0:	443b      	add	r3, r7
 800b6d2:	f8d9 7000 	ldr.w	r7, [r9]
 800b6d6:	0c12      	lsrs	r2, r2, #16
 800b6d8:	0c3f      	lsrs	r7, r7, #16
 800b6da:	fb0a 7202 	mla	r2, sl, r2, r7
 800b6de:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800b6e2:	b29b      	uxth	r3, r3
 800b6e4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b6e8:	4565      	cmp	r5, ip
 800b6ea:	f849 3b04 	str.w	r3, [r9], #4
 800b6ee:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800b6f2:	d8e4      	bhi.n	800b6be <__multiply+0xaa>
 800b6f4:	9b01      	ldr	r3, [sp, #4]
 800b6f6:	50e7      	str	r7, [r4, r3]
 800b6f8:	9b03      	ldr	r3, [sp, #12]
 800b6fa:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800b6fe:	3104      	adds	r1, #4
 800b700:	f1b9 0f00 	cmp.w	r9, #0
 800b704:	d020      	beq.n	800b748 <__multiply+0x134>
 800b706:	6823      	ldr	r3, [r4, #0]
 800b708:	4647      	mov	r7, r8
 800b70a:	46a4      	mov	ip, r4
 800b70c:	f04f 0a00 	mov.w	sl, #0
 800b710:	f8b7 b000 	ldrh.w	fp, [r7]
 800b714:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800b718:	fb09 220b 	mla	r2, r9, fp, r2
 800b71c:	4452      	add	r2, sl
 800b71e:	b29b      	uxth	r3, r3
 800b720:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b724:	f84c 3b04 	str.w	r3, [ip], #4
 800b728:	f857 3b04 	ldr.w	r3, [r7], #4
 800b72c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b730:	f8bc 3000 	ldrh.w	r3, [ip]
 800b734:	fb09 330a 	mla	r3, r9, sl, r3
 800b738:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800b73c:	42bd      	cmp	r5, r7
 800b73e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b742:	d8e5      	bhi.n	800b710 <__multiply+0xfc>
 800b744:	9a01      	ldr	r2, [sp, #4]
 800b746:	50a3      	str	r3, [r4, r2]
 800b748:	3404      	adds	r4, #4
 800b74a:	e79f      	b.n	800b68c <__multiply+0x78>
 800b74c:	3e01      	subs	r6, #1
 800b74e:	e7a1      	b.n	800b694 <__multiply+0x80>
 800b750:	0800cec4 	.word	0x0800cec4
 800b754:	0800ced5 	.word	0x0800ced5

0800b758 <__pow5mult>:
 800b758:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b75c:	4615      	mov	r5, r2
 800b75e:	f012 0203 	ands.w	r2, r2, #3
 800b762:	4607      	mov	r7, r0
 800b764:	460e      	mov	r6, r1
 800b766:	d007      	beq.n	800b778 <__pow5mult+0x20>
 800b768:	4c25      	ldr	r4, [pc, #148]	@ (800b800 <__pow5mult+0xa8>)
 800b76a:	3a01      	subs	r2, #1
 800b76c:	2300      	movs	r3, #0
 800b76e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b772:	f7ff fea7 	bl	800b4c4 <__multadd>
 800b776:	4606      	mov	r6, r0
 800b778:	10ad      	asrs	r5, r5, #2
 800b77a:	d03d      	beq.n	800b7f8 <__pow5mult+0xa0>
 800b77c:	69fc      	ldr	r4, [r7, #28]
 800b77e:	b97c      	cbnz	r4, 800b7a0 <__pow5mult+0x48>
 800b780:	2010      	movs	r0, #16
 800b782:	f7ff fd87 	bl	800b294 <malloc>
 800b786:	4602      	mov	r2, r0
 800b788:	61f8      	str	r0, [r7, #28]
 800b78a:	b928      	cbnz	r0, 800b798 <__pow5mult+0x40>
 800b78c:	4b1d      	ldr	r3, [pc, #116]	@ (800b804 <__pow5mult+0xac>)
 800b78e:	481e      	ldr	r0, [pc, #120]	@ (800b808 <__pow5mult+0xb0>)
 800b790:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800b794:	f000 fc30 	bl	800bff8 <__assert_func>
 800b798:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b79c:	6004      	str	r4, [r0, #0]
 800b79e:	60c4      	str	r4, [r0, #12]
 800b7a0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800b7a4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b7a8:	b94c      	cbnz	r4, 800b7be <__pow5mult+0x66>
 800b7aa:	f240 2171 	movw	r1, #625	@ 0x271
 800b7ae:	4638      	mov	r0, r7
 800b7b0:	f7ff ff1a 	bl	800b5e8 <__i2b>
 800b7b4:	2300      	movs	r3, #0
 800b7b6:	f8c8 0008 	str.w	r0, [r8, #8]
 800b7ba:	4604      	mov	r4, r0
 800b7bc:	6003      	str	r3, [r0, #0]
 800b7be:	f04f 0900 	mov.w	r9, #0
 800b7c2:	07eb      	lsls	r3, r5, #31
 800b7c4:	d50a      	bpl.n	800b7dc <__pow5mult+0x84>
 800b7c6:	4631      	mov	r1, r6
 800b7c8:	4622      	mov	r2, r4
 800b7ca:	4638      	mov	r0, r7
 800b7cc:	f7ff ff22 	bl	800b614 <__multiply>
 800b7d0:	4631      	mov	r1, r6
 800b7d2:	4680      	mov	r8, r0
 800b7d4:	4638      	mov	r0, r7
 800b7d6:	f7ff fe53 	bl	800b480 <_Bfree>
 800b7da:	4646      	mov	r6, r8
 800b7dc:	106d      	asrs	r5, r5, #1
 800b7de:	d00b      	beq.n	800b7f8 <__pow5mult+0xa0>
 800b7e0:	6820      	ldr	r0, [r4, #0]
 800b7e2:	b938      	cbnz	r0, 800b7f4 <__pow5mult+0x9c>
 800b7e4:	4622      	mov	r2, r4
 800b7e6:	4621      	mov	r1, r4
 800b7e8:	4638      	mov	r0, r7
 800b7ea:	f7ff ff13 	bl	800b614 <__multiply>
 800b7ee:	6020      	str	r0, [r4, #0]
 800b7f0:	f8c0 9000 	str.w	r9, [r0]
 800b7f4:	4604      	mov	r4, r0
 800b7f6:	e7e4      	b.n	800b7c2 <__pow5mult+0x6a>
 800b7f8:	4630      	mov	r0, r6
 800b7fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b7fe:	bf00      	nop
 800b800:	0800cf88 	.word	0x0800cf88
 800b804:	0800ce55 	.word	0x0800ce55
 800b808:	0800ced5 	.word	0x0800ced5

0800b80c <__lshift>:
 800b80c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b810:	460c      	mov	r4, r1
 800b812:	6849      	ldr	r1, [r1, #4]
 800b814:	6923      	ldr	r3, [r4, #16]
 800b816:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b81a:	68a3      	ldr	r3, [r4, #8]
 800b81c:	4607      	mov	r7, r0
 800b81e:	4691      	mov	r9, r2
 800b820:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b824:	f108 0601 	add.w	r6, r8, #1
 800b828:	42b3      	cmp	r3, r6
 800b82a:	db0b      	blt.n	800b844 <__lshift+0x38>
 800b82c:	4638      	mov	r0, r7
 800b82e:	f7ff fde7 	bl	800b400 <_Balloc>
 800b832:	4605      	mov	r5, r0
 800b834:	b948      	cbnz	r0, 800b84a <__lshift+0x3e>
 800b836:	4602      	mov	r2, r0
 800b838:	4b28      	ldr	r3, [pc, #160]	@ (800b8dc <__lshift+0xd0>)
 800b83a:	4829      	ldr	r0, [pc, #164]	@ (800b8e0 <__lshift+0xd4>)
 800b83c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800b840:	f000 fbda 	bl	800bff8 <__assert_func>
 800b844:	3101      	adds	r1, #1
 800b846:	005b      	lsls	r3, r3, #1
 800b848:	e7ee      	b.n	800b828 <__lshift+0x1c>
 800b84a:	2300      	movs	r3, #0
 800b84c:	f100 0114 	add.w	r1, r0, #20
 800b850:	f100 0210 	add.w	r2, r0, #16
 800b854:	4618      	mov	r0, r3
 800b856:	4553      	cmp	r3, sl
 800b858:	db33      	blt.n	800b8c2 <__lshift+0xb6>
 800b85a:	6920      	ldr	r0, [r4, #16]
 800b85c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b860:	f104 0314 	add.w	r3, r4, #20
 800b864:	f019 091f 	ands.w	r9, r9, #31
 800b868:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b86c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b870:	d02b      	beq.n	800b8ca <__lshift+0xbe>
 800b872:	f1c9 0e20 	rsb	lr, r9, #32
 800b876:	468a      	mov	sl, r1
 800b878:	2200      	movs	r2, #0
 800b87a:	6818      	ldr	r0, [r3, #0]
 800b87c:	fa00 f009 	lsl.w	r0, r0, r9
 800b880:	4310      	orrs	r0, r2
 800b882:	f84a 0b04 	str.w	r0, [sl], #4
 800b886:	f853 2b04 	ldr.w	r2, [r3], #4
 800b88a:	459c      	cmp	ip, r3
 800b88c:	fa22 f20e 	lsr.w	r2, r2, lr
 800b890:	d8f3      	bhi.n	800b87a <__lshift+0x6e>
 800b892:	ebac 0304 	sub.w	r3, ip, r4
 800b896:	3b15      	subs	r3, #21
 800b898:	f023 0303 	bic.w	r3, r3, #3
 800b89c:	3304      	adds	r3, #4
 800b89e:	f104 0015 	add.w	r0, r4, #21
 800b8a2:	4560      	cmp	r0, ip
 800b8a4:	bf88      	it	hi
 800b8a6:	2304      	movhi	r3, #4
 800b8a8:	50ca      	str	r2, [r1, r3]
 800b8aa:	b10a      	cbz	r2, 800b8b0 <__lshift+0xa4>
 800b8ac:	f108 0602 	add.w	r6, r8, #2
 800b8b0:	3e01      	subs	r6, #1
 800b8b2:	4638      	mov	r0, r7
 800b8b4:	612e      	str	r6, [r5, #16]
 800b8b6:	4621      	mov	r1, r4
 800b8b8:	f7ff fde2 	bl	800b480 <_Bfree>
 800b8bc:	4628      	mov	r0, r5
 800b8be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b8c2:	f842 0f04 	str.w	r0, [r2, #4]!
 800b8c6:	3301      	adds	r3, #1
 800b8c8:	e7c5      	b.n	800b856 <__lshift+0x4a>
 800b8ca:	3904      	subs	r1, #4
 800b8cc:	f853 2b04 	ldr.w	r2, [r3], #4
 800b8d0:	f841 2f04 	str.w	r2, [r1, #4]!
 800b8d4:	459c      	cmp	ip, r3
 800b8d6:	d8f9      	bhi.n	800b8cc <__lshift+0xc0>
 800b8d8:	e7ea      	b.n	800b8b0 <__lshift+0xa4>
 800b8da:	bf00      	nop
 800b8dc:	0800cec4 	.word	0x0800cec4
 800b8e0:	0800ced5 	.word	0x0800ced5

0800b8e4 <__mcmp>:
 800b8e4:	690a      	ldr	r2, [r1, #16]
 800b8e6:	4603      	mov	r3, r0
 800b8e8:	6900      	ldr	r0, [r0, #16]
 800b8ea:	1a80      	subs	r0, r0, r2
 800b8ec:	b530      	push	{r4, r5, lr}
 800b8ee:	d10e      	bne.n	800b90e <__mcmp+0x2a>
 800b8f0:	3314      	adds	r3, #20
 800b8f2:	3114      	adds	r1, #20
 800b8f4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b8f8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b8fc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b900:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b904:	4295      	cmp	r5, r2
 800b906:	d003      	beq.n	800b910 <__mcmp+0x2c>
 800b908:	d205      	bcs.n	800b916 <__mcmp+0x32>
 800b90a:	f04f 30ff 	mov.w	r0, #4294967295
 800b90e:	bd30      	pop	{r4, r5, pc}
 800b910:	42a3      	cmp	r3, r4
 800b912:	d3f3      	bcc.n	800b8fc <__mcmp+0x18>
 800b914:	e7fb      	b.n	800b90e <__mcmp+0x2a>
 800b916:	2001      	movs	r0, #1
 800b918:	e7f9      	b.n	800b90e <__mcmp+0x2a>
	...

0800b91c <__mdiff>:
 800b91c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b920:	4689      	mov	r9, r1
 800b922:	4606      	mov	r6, r0
 800b924:	4611      	mov	r1, r2
 800b926:	4648      	mov	r0, r9
 800b928:	4614      	mov	r4, r2
 800b92a:	f7ff ffdb 	bl	800b8e4 <__mcmp>
 800b92e:	1e05      	subs	r5, r0, #0
 800b930:	d112      	bne.n	800b958 <__mdiff+0x3c>
 800b932:	4629      	mov	r1, r5
 800b934:	4630      	mov	r0, r6
 800b936:	f7ff fd63 	bl	800b400 <_Balloc>
 800b93a:	4602      	mov	r2, r0
 800b93c:	b928      	cbnz	r0, 800b94a <__mdiff+0x2e>
 800b93e:	4b3f      	ldr	r3, [pc, #252]	@ (800ba3c <__mdiff+0x120>)
 800b940:	f240 2137 	movw	r1, #567	@ 0x237
 800b944:	483e      	ldr	r0, [pc, #248]	@ (800ba40 <__mdiff+0x124>)
 800b946:	f000 fb57 	bl	800bff8 <__assert_func>
 800b94a:	2301      	movs	r3, #1
 800b94c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b950:	4610      	mov	r0, r2
 800b952:	b003      	add	sp, #12
 800b954:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b958:	bfbc      	itt	lt
 800b95a:	464b      	movlt	r3, r9
 800b95c:	46a1      	movlt	r9, r4
 800b95e:	4630      	mov	r0, r6
 800b960:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800b964:	bfba      	itte	lt
 800b966:	461c      	movlt	r4, r3
 800b968:	2501      	movlt	r5, #1
 800b96a:	2500      	movge	r5, #0
 800b96c:	f7ff fd48 	bl	800b400 <_Balloc>
 800b970:	4602      	mov	r2, r0
 800b972:	b918      	cbnz	r0, 800b97c <__mdiff+0x60>
 800b974:	4b31      	ldr	r3, [pc, #196]	@ (800ba3c <__mdiff+0x120>)
 800b976:	f240 2145 	movw	r1, #581	@ 0x245
 800b97a:	e7e3      	b.n	800b944 <__mdiff+0x28>
 800b97c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800b980:	6926      	ldr	r6, [r4, #16]
 800b982:	60c5      	str	r5, [r0, #12]
 800b984:	f109 0310 	add.w	r3, r9, #16
 800b988:	f109 0514 	add.w	r5, r9, #20
 800b98c:	f104 0e14 	add.w	lr, r4, #20
 800b990:	f100 0b14 	add.w	fp, r0, #20
 800b994:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800b998:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800b99c:	9301      	str	r3, [sp, #4]
 800b99e:	46d9      	mov	r9, fp
 800b9a0:	f04f 0c00 	mov.w	ip, #0
 800b9a4:	9b01      	ldr	r3, [sp, #4]
 800b9a6:	f85e 0b04 	ldr.w	r0, [lr], #4
 800b9aa:	f853 af04 	ldr.w	sl, [r3, #4]!
 800b9ae:	9301      	str	r3, [sp, #4]
 800b9b0:	fa1f f38a 	uxth.w	r3, sl
 800b9b4:	4619      	mov	r1, r3
 800b9b6:	b283      	uxth	r3, r0
 800b9b8:	1acb      	subs	r3, r1, r3
 800b9ba:	0c00      	lsrs	r0, r0, #16
 800b9bc:	4463      	add	r3, ip
 800b9be:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800b9c2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800b9c6:	b29b      	uxth	r3, r3
 800b9c8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800b9cc:	4576      	cmp	r6, lr
 800b9ce:	f849 3b04 	str.w	r3, [r9], #4
 800b9d2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b9d6:	d8e5      	bhi.n	800b9a4 <__mdiff+0x88>
 800b9d8:	1b33      	subs	r3, r6, r4
 800b9da:	3b15      	subs	r3, #21
 800b9dc:	f023 0303 	bic.w	r3, r3, #3
 800b9e0:	3415      	adds	r4, #21
 800b9e2:	3304      	adds	r3, #4
 800b9e4:	42a6      	cmp	r6, r4
 800b9e6:	bf38      	it	cc
 800b9e8:	2304      	movcc	r3, #4
 800b9ea:	441d      	add	r5, r3
 800b9ec:	445b      	add	r3, fp
 800b9ee:	461e      	mov	r6, r3
 800b9f0:	462c      	mov	r4, r5
 800b9f2:	4544      	cmp	r4, r8
 800b9f4:	d30e      	bcc.n	800ba14 <__mdiff+0xf8>
 800b9f6:	f108 0103 	add.w	r1, r8, #3
 800b9fa:	1b49      	subs	r1, r1, r5
 800b9fc:	f021 0103 	bic.w	r1, r1, #3
 800ba00:	3d03      	subs	r5, #3
 800ba02:	45a8      	cmp	r8, r5
 800ba04:	bf38      	it	cc
 800ba06:	2100      	movcc	r1, #0
 800ba08:	440b      	add	r3, r1
 800ba0a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ba0e:	b191      	cbz	r1, 800ba36 <__mdiff+0x11a>
 800ba10:	6117      	str	r7, [r2, #16]
 800ba12:	e79d      	b.n	800b950 <__mdiff+0x34>
 800ba14:	f854 1b04 	ldr.w	r1, [r4], #4
 800ba18:	46e6      	mov	lr, ip
 800ba1a:	0c08      	lsrs	r0, r1, #16
 800ba1c:	fa1c fc81 	uxtah	ip, ip, r1
 800ba20:	4471      	add	r1, lr
 800ba22:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800ba26:	b289      	uxth	r1, r1
 800ba28:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800ba2c:	f846 1b04 	str.w	r1, [r6], #4
 800ba30:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ba34:	e7dd      	b.n	800b9f2 <__mdiff+0xd6>
 800ba36:	3f01      	subs	r7, #1
 800ba38:	e7e7      	b.n	800ba0a <__mdiff+0xee>
 800ba3a:	bf00      	nop
 800ba3c:	0800cec4 	.word	0x0800cec4
 800ba40:	0800ced5 	.word	0x0800ced5

0800ba44 <__d2b>:
 800ba44:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ba48:	460f      	mov	r7, r1
 800ba4a:	2101      	movs	r1, #1
 800ba4c:	ec59 8b10 	vmov	r8, r9, d0
 800ba50:	4616      	mov	r6, r2
 800ba52:	f7ff fcd5 	bl	800b400 <_Balloc>
 800ba56:	4604      	mov	r4, r0
 800ba58:	b930      	cbnz	r0, 800ba68 <__d2b+0x24>
 800ba5a:	4602      	mov	r2, r0
 800ba5c:	4b23      	ldr	r3, [pc, #140]	@ (800baec <__d2b+0xa8>)
 800ba5e:	4824      	ldr	r0, [pc, #144]	@ (800baf0 <__d2b+0xac>)
 800ba60:	f240 310f 	movw	r1, #783	@ 0x30f
 800ba64:	f000 fac8 	bl	800bff8 <__assert_func>
 800ba68:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ba6c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ba70:	b10d      	cbz	r5, 800ba76 <__d2b+0x32>
 800ba72:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ba76:	9301      	str	r3, [sp, #4]
 800ba78:	f1b8 0300 	subs.w	r3, r8, #0
 800ba7c:	d023      	beq.n	800bac6 <__d2b+0x82>
 800ba7e:	4668      	mov	r0, sp
 800ba80:	9300      	str	r3, [sp, #0]
 800ba82:	f7ff fd84 	bl	800b58e <__lo0bits>
 800ba86:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ba8a:	b1d0      	cbz	r0, 800bac2 <__d2b+0x7e>
 800ba8c:	f1c0 0320 	rsb	r3, r0, #32
 800ba90:	fa02 f303 	lsl.w	r3, r2, r3
 800ba94:	430b      	orrs	r3, r1
 800ba96:	40c2      	lsrs	r2, r0
 800ba98:	6163      	str	r3, [r4, #20]
 800ba9a:	9201      	str	r2, [sp, #4]
 800ba9c:	9b01      	ldr	r3, [sp, #4]
 800ba9e:	61a3      	str	r3, [r4, #24]
 800baa0:	2b00      	cmp	r3, #0
 800baa2:	bf0c      	ite	eq
 800baa4:	2201      	moveq	r2, #1
 800baa6:	2202      	movne	r2, #2
 800baa8:	6122      	str	r2, [r4, #16]
 800baaa:	b1a5      	cbz	r5, 800bad6 <__d2b+0x92>
 800baac:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800bab0:	4405      	add	r5, r0
 800bab2:	603d      	str	r5, [r7, #0]
 800bab4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800bab8:	6030      	str	r0, [r6, #0]
 800baba:	4620      	mov	r0, r4
 800babc:	b003      	add	sp, #12
 800babe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bac2:	6161      	str	r1, [r4, #20]
 800bac4:	e7ea      	b.n	800ba9c <__d2b+0x58>
 800bac6:	a801      	add	r0, sp, #4
 800bac8:	f7ff fd61 	bl	800b58e <__lo0bits>
 800bacc:	9b01      	ldr	r3, [sp, #4]
 800bace:	6163      	str	r3, [r4, #20]
 800bad0:	3020      	adds	r0, #32
 800bad2:	2201      	movs	r2, #1
 800bad4:	e7e8      	b.n	800baa8 <__d2b+0x64>
 800bad6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800bada:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800bade:	6038      	str	r0, [r7, #0]
 800bae0:	6918      	ldr	r0, [r3, #16]
 800bae2:	f7ff fd35 	bl	800b550 <__hi0bits>
 800bae6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800baea:	e7e5      	b.n	800bab8 <__d2b+0x74>
 800baec:	0800cec4 	.word	0x0800cec4
 800baf0:	0800ced5 	.word	0x0800ced5

0800baf4 <__sfputc_r>:
 800baf4:	6893      	ldr	r3, [r2, #8]
 800baf6:	3b01      	subs	r3, #1
 800baf8:	2b00      	cmp	r3, #0
 800bafa:	b410      	push	{r4}
 800bafc:	6093      	str	r3, [r2, #8]
 800bafe:	da08      	bge.n	800bb12 <__sfputc_r+0x1e>
 800bb00:	6994      	ldr	r4, [r2, #24]
 800bb02:	42a3      	cmp	r3, r4
 800bb04:	db01      	blt.n	800bb0a <__sfputc_r+0x16>
 800bb06:	290a      	cmp	r1, #10
 800bb08:	d103      	bne.n	800bb12 <__sfputc_r+0x1e>
 800bb0a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bb0e:	f7fe bb9c 	b.w	800a24a <__swbuf_r>
 800bb12:	6813      	ldr	r3, [r2, #0]
 800bb14:	1c58      	adds	r0, r3, #1
 800bb16:	6010      	str	r0, [r2, #0]
 800bb18:	7019      	strb	r1, [r3, #0]
 800bb1a:	4608      	mov	r0, r1
 800bb1c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bb20:	4770      	bx	lr

0800bb22 <__sfputs_r>:
 800bb22:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb24:	4606      	mov	r6, r0
 800bb26:	460f      	mov	r7, r1
 800bb28:	4614      	mov	r4, r2
 800bb2a:	18d5      	adds	r5, r2, r3
 800bb2c:	42ac      	cmp	r4, r5
 800bb2e:	d101      	bne.n	800bb34 <__sfputs_r+0x12>
 800bb30:	2000      	movs	r0, #0
 800bb32:	e007      	b.n	800bb44 <__sfputs_r+0x22>
 800bb34:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bb38:	463a      	mov	r2, r7
 800bb3a:	4630      	mov	r0, r6
 800bb3c:	f7ff ffda 	bl	800baf4 <__sfputc_r>
 800bb40:	1c43      	adds	r3, r0, #1
 800bb42:	d1f3      	bne.n	800bb2c <__sfputs_r+0xa>
 800bb44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800bb48 <_vfiprintf_r>:
 800bb48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb4c:	460d      	mov	r5, r1
 800bb4e:	b09d      	sub	sp, #116	@ 0x74
 800bb50:	4614      	mov	r4, r2
 800bb52:	4698      	mov	r8, r3
 800bb54:	4606      	mov	r6, r0
 800bb56:	b118      	cbz	r0, 800bb60 <_vfiprintf_r+0x18>
 800bb58:	6a03      	ldr	r3, [r0, #32]
 800bb5a:	b90b      	cbnz	r3, 800bb60 <_vfiprintf_r+0x18>
 800bb5c:	f7fe fa8c 	bl	800a078 <__sinit>
 800bb60:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bb62:	07d9      	lsls	r1, r3, #31
 800bb64:	d405      	bmi.n	800bb72 <_vfiprintf_r+0x2a>
 800bb66:	89ab      	ldrh	r3, [r5, #12]
 800bb68:	059a      	lsls	r2, r3, #22
 800bb6a:	d402      	bmi.n	800bb72 <_vfiprintf_r+0x2a>
 800bb6c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bb6e:	f7fe fcdc 	bl	800a52a <__retarget_lock_acquire_recursive>
 800bb72:	89ab      	ldrh	r3, [r5, #12]
 800bb74:	071b      	lsls	r3, r3, #28
 800bb76:	d501      	bpl.n	800bb7c <_vfiprintf_r+0x34>
 800bb78:	692b      	ldr	r3, [r5, #16]
 800bb7a:	b99b      	cbnz	r3, 800bba4 <_vfiprintf_r+0x5c>
 800bb7c:	4629      	mov	r1, r5
 800bb7e:	4630      	mov	r0, r6
 800bb80:	f7fe fba2 	bl	800a2c8 <__swsetup_r>
 800bb84:	b170      	cbz	r0, 800bba4 <_vfiprintf_r+0x5c>
 800bb86:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bb88:	07dc      	lsls	r4, r3, #31
 800bb8a:	d504      	bpl.n	800bb96 <_vfiprintf_r+0x4e>
 800bb8c:	f04f 30ff 	mov.w	r0, #4294967295
 800bb90:	b01d      	add	sp, #116	@ 0x74
 800bb92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb96:	89ab      	ldrh	r3, [r5, #12]
 800bb98:	0598      	lsls	r0, r3, #22
 800bb9a:	d4f7      	bmi.n	800bb8c <_vfiprintf_r+0x44>
 800bb9c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bb9e:	f7fe fcc5 	bl	800a52c <__retarget_lock_release_recursive>
 800bba2:	e7f3      	b.n	800bb8c <_vfiprintf_r+0x44>
 800bba4:	2300      	movs	r3, #0
 800bba6:	9309      	str	r3, [sp, #36]	@ 0x24
 800bba8:	2320      	movs	r3, #32
 800bbaa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bbae:	f8cd 800c 	str.w	r8, [sp, #12]
 800bbb2:	2330      	movs	r3, #48	@ 0x30
 800bbb4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800bd64 <_vfiprintf_r+0x21c>
 800bbb8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bbbc:	f04f 0901 	mov.w	r9, #1
 800bbc0:	4623      	mov	r3, r4
 800bbc2:	469a      	mov	sl, r3
 800bbc4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bbc8:	b10a      	cbz	r2, 800bbce <_vfiprintf_r+0x86>
 800bbca:	2a25      	cmp	r2, #37	@ 0x25
 800bbcc:	d1f9      	bne.n	800bbc2 <_vfiprintf_r+0x7a>
 800bbce:	ebba 0b04 	subs.w	fp, sl, r4
 800bbd2:	d00b      	beq.n	800bbec <_vfiprintf_r+0xa4>
 800bbd4:	465b      	mov	r3, fp
 800bbd6:	4622      	mov	r2, r4
 800bbd8:	4629      	mov	r1, r5
 800bbda:	4630      	mov	r0, r6
 800bbdc:	f7ff ffa1 	bl	800bb22 <__sfputs_r>
 800bbe0:	3001      	adds	r0, #1
 800bbe2:	f000 80a7 	beq.w	800bd34 <_vfiprintf_r+0x1ec>
 800bbe6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bbe8:	445a      	add	r2, fp
 800bbea:	9209      	str	r2, [sp, #36]	@ 0x24
 800bbec:	f89a 3000 	ldrb.w	r3, [sl]
 800bbf0:	2b00      	cmp	r3, #0
 800bbf2:	f000 809f 	beq.w	800bd34 <_vfiprintf_r+0x1ec>
 800bbf6:	2300      	movs	r3, #0
 800bbf8:	f04f 32ff 	mov.w	r2, #4294967295
 800bbfc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bc00:	f10a 0a01 	add.w	sl, sl, #1
 800bc04:	9304      	str	r3, [sp, #16]
 800bc06:	9307      	str	r3, [sp, #28]
 800bc08:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bc0c:	931a      	str	r3, [sp, #104]	@ 0x68
 800bc0e:	4654      	mov	r4, sl
 800bc10:	2205      	movs	r2, #5
 800bc12:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bc16:	4853      	ldr	r0, [pc, #332]	@ (800bd64 <_vfiprintf_r+0x21c>)
 800bc18:	f7f4 fab2 	bl	8000180 <memchr>
 800bc1c:	9a04      	ldr	r2, [sp, #16]
 800bc1e:	b9d8      	cbnz	r0, 800bc58 <_vfiprintf_r+0x110>
 800bc20:	06d1      	lsls	r1, r2, #27
 800bc22:	bf44      	itt	mi
 800bc24:	2320      	movmi	r3, #32
 800bc26:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bc2a:	0713      	lsls	r3, r2, #28
 800bc2c:	bf44      	itt	mi
 800bc2e:	232b      	movmi	r3, #43	@ 0x2b
 800bc30:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bc34:	f89a 3000 	ldrb.w	r3, [sl]
 800bc38:	2b2a      	cmp	r3, #42	@ 0x2a
 800bc3a:	d015      	beq.n	800bc68 <_vfiprintf_r+0x120>
 800bc3c:	9a07      	ldr	r2, [sp, #28]
 800bc3e:	4654      	mov	r4, sl
 800bc40:	2000      	movs	r0, #0
 800bc42:	f04f 0c0a 	mov.w	ip, #10
 800bc46:	4621      	mov	r1, r4
 800bc48:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bc4c:	3b30      	subs	r3, #48	@ 0x30
 800bc4e:	2b09      	cmp	r3, #9
 800bc50:	d94b      	bls.n	800bcea <_vfiprintf_r+0x1a2>
 800bc52:	b1b0      	cbz	r0, 800bc82 <_vfiprintf_r+0x13a>
 800bc54:	9207      	str	r2, [sp, #28]
 800bc56:	e014      	b.n	800bc82 <_vfiprintf_r+0x13a>
 800bc58:	eba0 0308 	sub.w	r3, r0, r8
 800bc5c:	fa09 f303 	lsl.w	r3, r9, r3
 800bc60:	4313      	orrs	r3, r2
 800bc62:	9304      	str	r3, [sp, #16]
 800bc64:	46a2      	mov	sl, r4
 800bc66:	e7d2      	b.n	800bc0e <_vfiprintf_r+0xc6>
 800bc68:	9b03      	ldr	r3, [sp, #12]
 800bc6a:	1d19      	adds	r1, r3, #4
 800bc6c:	681b      	ldr	r3, [r3, #0]
 800bc6e:	9103      	str	r1, [sp, #12]
 800bc70:	2b00      	cmp	r3, #0
 800bc72:	bfbb      	ittet	lt
 800bc74:	425b      	neglt	r3, r3
 800bc76:	f042 0202 	orrlt.w	r2, r2, #2
 800bc7a:	9307      	strge	r3, [sp, #28]
 800bc7c:	9307      	strlt	r3, [sp, #28]
 800bc7e:	bfb8      	it	lt
 800bc80:	9204      	strlt	r2, [sp, #16]
 800bc82:	7823      	ldrb	r3, [r4, #0]
 800bc84:	2b2e      	cmp	r3, #46	@ 0x2e
 800bc86:	d10a      	bne.n	800bc9e <_vfiprintf_r+0x156>
 800bc88:	7863      	ldrb	r3, [r4, #1]
 800bc8a:	2b2a      	cmp	r3, #42	@ 0x2a
 800bc8c:	d132      	bne.n	800bcf4 <_vfiprintf_r+0x1ac>
 800bc8e:	9b03      	ldr	r3, [sp, #12]
 800bc90:	1d1a      	adds	r2, r3, #4
 800bc92:	681b      	ldr	r3, [r3, #0]
 800bc94:	9203      	str	r2, [sp, #12]
 800bc96:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bc9a:	3402      	adds	r4, #2
 800bc9c:	9305      	str	r3, [sp, #20]
 800bc9e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800bd74 <_vfiprintf_r+0x22c>
 800bca2:	7821      	ldrb	r1, [r4, #0]
 800bca4:	2203      	movs	r2, #3
 800bca6:	4650      	mov	r0, sl
 800bca8:	f7f4 fa6a 	bl	8000180 <memchr>
 800bcac:	b138      	cbz	r0, 800bcbe <_vfiprintf_r+0x176>
 800bcae:	9b04      	ldr	r3, [sp, #16]
 800bcb0:	eba0 000a 	sub.w	r0, r0, sl
 800bcb4:	2240      	movs	r2, #64	@ 0x40
 800bcb6:	4082      	lsls	r2, r0
 800bcb8:	4313      	orrs	r3, r2
 800bcba:	3401      	adds	r4, #1
 800bcbc:	9304      	str	r3, [sp, #16]
 800bcbe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bcc2:	4829      	ldr	r0, [pc, #164]	@ (800bd68 <_vfiprintf_r+0x220>)
 800bcc4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bcc8:	2206      	movs	r2, #6
 800bcca:	f7f4 fa59 	bl	8000180 <memchr>
 800bcce:	2800      	cmp	r0, #0
 800bcd0:	d03f      	beq.n	800bd52 <_vfiprintf_r+0x20a>
 800bcd2:	4b26      	ldr	r3, [pc, #152]	@ (800bd6c <_vfiprintf_r+0x224>)
 800bcd4:	bb1b      	cbnz	r3, 800bd1e <_vfiprintf_r+0x1d6>
 800bcd6:	9b03      	ldr	r3, [sp, #12]
 800bcd8:	3307      	adds	r3, #7
 800bcda:	f023 0307 	bic.w	r3, r3, #7
 800bcde:	3308      	adds	r3, #8
 800bce0:	9303      	str	r3, [sp, #12]
 800bce2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bce4:	443b      	add	r3, r7
 800bce6:	9309      	str	r3, [sp, #36]	@ 0x24
 800bce8:	e76a      	b.n	800bbc0 <_vfiprintf_r+0x78>
 800bcea:	fb0c 3202 	mla	r2, ip, r2, r3
 800bcee:	460c      	mov	r4, r1
 800bcf0:	2001      	movs	r0, #1
 800bcf2:	e7a8      	b.n	800bc46 <_vfiprintf_r+0xfe>
 800bcf4:	2300      	movs	r3, #0
 800bcf6:	3401      	adds	r4, #1
 800bcf8:	9305      	str	r3, [sp, #20]
 800bcfa:	4619      	mov	r1, r3
 800bcfc:	f04f 0c0a 	mov.w	ip, #10
 800bd00:	4620      	mov	r0, r4
 800bd02:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bd06:	3a30      	subs	r2, #48	@ 0x30
 800bd08:	2a09      	cmp	r2, #9
 800bd0a:	d903      	bls.n	800bd14 <_vfiprintf_r+0x1cc>
 800bd0c:	2b00      	cmp	r3, #0
 800bd0e:	d0c6      	beq.n	800bc9e <_vfiprintf_r+0x156>
 800bd10:	9105      	str	r1, [sp, #20]
 800bd12:	e7c4      	b.n	800bc9e <_vfiprintf_r+0x156>
 800bd14:	fb0c 2101 	mla	r1, ip, r1, r2
 800bd18:	4604      	mov	r4, r0
 800bd1a:	2301      	movs	r3, #1
 800bd1c:	e7f0      	b.n	800bd00 <_vfiprintf_r+0x1b8>
 800bd1e:	ab03      	add	r3, sp, #12
 800bd20:	9300      	str	r3, [sp, #0]
 800bd22:	462a      	mov	r2, r5
 800bd24:	4b12      	ldr	r3, [pc, #72]	@ (800bd70 <_vfiprintf_r+0x228>)
 800bd26:	a904      	add	r1, sp, #16
 800bd28:	4630      	mov	r0, r6
 800bd2a:	f7fd fd63 	bl	80097f4 <_printf_float>
 800bd2e:	4607      	mov	r7, r0
 800bd30:	1c78      	adds	r0, r7, #1
 800bd32:	d1d6      	bne.n	800bce2 <_vfiprintf_r+0x19a>
 800bd34:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bd36:	07d9      	lsls	r1, r3, #31
 800bd38:	d405      	bmi.n	800bd46 <_vfiprintf_r+0x1fe>
 800bd3a:	89ab      	ldrh	r3, [r5, #12]
 800bd3c:	059a      	lsls	r2, r3, #22
 800bd3e:	d402      	bmi.n	800bd46 <_vfiprintf_r+0x1fe>
 800bd40:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bd42:	f7fe fbf3 	bl	800a52c <__retarget_lock_release_recursive>
 800bd46:	89ab      	ldrh	r3, [r5, #12]
 800bd48:	065b      	lsls	r3, r3, #25
 800bd4a:	f53f af1f 	bmi.w	800bb8c <_vfiprintf_r+0x44>
 800bd4e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bd50:	e71e      	b.n	800bb90 <_vfiprintf_r+0x48>
 800bd52:	ab03      	add	r3, sp, #12
 800bd54:	9300      	str	r3, [sp, #0]
 800bd56:	462a      	mov	r2, r5
 800bd58:	4b05      	ldr	r3, [pc, #20]	@ (800bd70 <_vfiprintf_r+0x228>)
 800bd5a:	a904      	add	r1, sp, #16
 800bd5c:	4630      	mov	r0, r6
 800bd5e:	f7fd ffe1 	bl	8009d24 <_printf_i>
 800bd62:	e7e4      	b.n	800bd2e <_vfiprintf_r+0x1e6>
 800bd64:	0800cf2e 	.word	0x0800cf2e
 800bd68:	0800cf38 	.word	0x0800cf38
 800bd6c:	080097f5 	.word	0x080097f5
 800bd70:	0800bb23 	.word	0x0800bb23
 800bd74:	0800cf34 	.word	0x0800cf34

0800bd78 <__sflush_r>:
 800bd78:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bd7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bd80:	0716      	lsls	r6, r2, #28
 800bd82:	4605      	mov	r5, r0
 800bd84:	460c      	mov	r4, r1
 800bd86:	d454      	bmi.n	800be32 <__sflush_r+0xba>
 800bd88:	684b      	ldr	r3, [r1, #4]
 800bd8a:	2b00      	cmp	r3, #0
 800bd8c:	dc02      	bgt.n	800bd94 <__sflush_r+0x1c>
 800bd8e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800bd90:	2b00      	cmp	r3, #0
 800bd92:	dd48      	ble.n	800be26 <__sflush_r+0xae>
 800bd94:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bd96:	2e00      	cmp	r6, #0
 800bd98:	d045      	beq.n	800be26 <__sflush_r+0xae>
 800bd9a:	2300      	movs	r3, #0
 800bd9c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800bda0:	682f      	ldr	r7, [r5, #0]
 800bda2:	6a21      	ldr	r1, [r4, #32]
 800bda4:	602b      	str	r3, [r5, #0]
 800bda6:	d030      	beq.n	800be0a <__sflush_r+0x92>
 800bda8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800bdaa:	89a3      	ldrh	r3, [r4, #12]
 800bdac:	0759      	lsls	r1, r3, #29
 800bdae:	d505      	bpl.n	800bdbc <__sflush_r+0x44>
 800bdb0:	6863      	ldr	r3, [r4, #4]
 800bdb2:	1ad2      	subs	r2, r2, r3
 800bdb4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800bdb6:	b10b      	cbz	r3, 800bdbc <__sflush_r+0x44>
 800bdb8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800bdba:	1ad2      	subs	r2, r2, r3
 800bdbc:	2300      	movs	r3, #0
 800bdbe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bdc0:	6a21      	ldr	r1, [r4, #32]
 800bdc2:	4628      	mov	r0, r5
 800bdc4:	47b0      	blx	r6
 800bdc6:	1c43      	adds	r3, r0, #1
 800bdc8:	89a3      	ldrh	r3, [r4, #12]
 800bdca:	d106      	bne.n	800bdda <__sflush_r+0x62>
 800bdcc:	6829      	ldr	r1, [r5, #0]
 800bdce:	291d      	cmp	r1, #29
 800bdd0:	d82b      	bhi.n	800be2a <__sflush_r+0xb2>
 800bdd2:	4a2a      	ldr	r2, [pc, #168]	@ (800be7c <__sflush_r+0x104>)
 800bdd4:	40ca      	lsrs	r2, r1
 800bdd6:	07d6      	lsls	r6, r2, #31
 800bdd8:	d527      	bpl.n	800be2a <__sflush_r+0xb2>
 800bdda:	2200      	movs	r2, #0
 800bddc:	6062      	str	r2, [r4, #4]
 800bdde:	04d9      	lsls	r1, r3, #19
 800bde0:	6922      	ldr	r2, [r4, #16]
 800bde2:	6022      	str	r2, [r4, #0]
 800bde4:	d504      	bpl.n	800bdf0 <__sflush_r+0x78>
 800bde6:	1c42      	adds	r2, r0, #1
 800bde8:	d101      	bne.n	800bdee <__sflush_r+0x76>
 800bdea:	682b      	ldr	r3, [r5, #0]
 800bdec:	b903      	cbnz	r3, 800bdf0 <__sflush_r+0x78>
 800bdee:	6560      	str	r0, [r4, #84]	@ 0x54
 800bdf0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bdf2:	602f      	str	r7, [r5, #0]
 800bdf4:	b1b9      	cbz	r1, 800be26 <__sflush_r+0xae>
 800bdf6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bdfa:	4299      	cmp	r1, r3
 800bdfc:	d002      	beq.n	800be04 <__sflush_r+0x8c>
 800bdfe:	4628      	mov	r0, r5
 800be00:	f7ff f9fe 	bl	800b200 <_free_r>
 800be04:	2300      	movs	r3, #0
 800be06:	6363      	str	r3, [r4, #52]	@ 0x34
 800be08:	e00d      	b.n	800be26 <__sflush_r+0xae>
 800be0a:	2301      	movs	r3, #1
 800be0c:	4628      	mov	r0, r5
 800be0e:	47b0      	blx	r6
 800be10:	4602      	mov	r2, r0
 800be12:	1c50      	adds	r0, r2, #1
 800be14:	d1c9      	bne.n	800bdaa <__sflush_r+0x32>
 800be16:	682b      	ldr	r3, [r5, #0]
 800be18:	2b00      	cmp	r3, #0
 800be1a:	d0c6      	beq.n	800bdaa <__sflush_r+0x32>
 800be1c:	2b1d      	cmp	r3, #29
 800be1e:	d001      	beq.n	800be24 <__sflush_r+0xac>
 800be20:	2b16      	cmp	r3, #22
 800be22:	d11e      	bne.n	800be62 <__sflush_r+0xea>
 800be24:	602f      	str	r7, [r5, #0]
 800be26:	2000      	movs	r0, #0
 800be28:	e022      	b.n	800be70 <__sflush_r+0xf8>
 800be2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800be2e:	b21b      	sxth	r3, r3
 800be30:	e01b      	b.n	800be6a <__sflush_r+0xf2>
 800be32:	690f      	ldr	r7, [r1, #16]
 800be34:	2f00      	cmp	r7, #0
 800be36:	d0f6      	beq.n	800be26 <__sflush_r+0xae>
 800be38:	0793      	lsls	r3, r2, #30
 800be3a:	680e      	ldr	r6, [r1, #0]
 800be3c:	bf08      	it	eq
 800be3e:	694b      	ldreq	r3, [r1, #20]
 800be40:	600f      	str	r7, [r1, #0]
 800be42:	bf18      	it	ne
 800be44:	2300      	movne	r3, #0
 800be46:	eba6 0807 	sub.w	r8, r6, r7
 800be4a:	608b      	str	r3, [r1, #8]
 800be4c:	f1b8 0f00 	cmp.w	r8, #0
 800be50:	dde9      	ble.n	800be26 <__sflush_r+0xae>
 800be52:	6a21      	ldr	r1, [r4, #32]
 800be54:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800be56:	4643      	mov	r3, r8
 800be58:	463a      	mov	r2, r7
 800be5a:	4628      	mov	r0, r5
 800be5c:	47b0      	blx	r6
 800be5e:	2800      	cmp	r0, #0
 800be60:	dc08      	bgt.n	800be74 <__sflush_r+0xfc>
 800be62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800be66:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800be6a:	81a3      	strh	r3, [r4, #12]
 800be6c:	f04f 30ff 	mov.w	r0, #4294967295
 800be70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800be74:	4407      	add	r7, r0
 800be76:	eba8 0800 	sub.w	r8, r8, r0
 800be7a:	e7e7      	b.n	800be4c <__sflush_r+0xd4>
 800be7c:	20400001 	.word	0x20400001

0800be80 <_fflush_r>:
 800be80:	b538      	push	{r3, r4, r5, lr}
 800be82:	690b      	ldr	r3, [r1, #16]
 800be84:	4605      	mov	r5, r0
 800be86:	460c      	mov	r4, r1
 800be88:	b913      	cbnz	r3, 800be90 <_fflush_r+0x10>
 800be8a:	2500      	movs	r5, #0
 800be8c:	4628      	mov	r0, r5
 800be8e:	bd38      	pop	{r3, r4, r5, pc}
 800be90:	b118      	cbz	r0, 800be9a <_fflush_r+0x1a>
 800be92:	6a03      	ldr	r3, [r0, #32]
 800be94:	b90b      	cbnz	r3, 800be9a <_fflush_r+0x1a>
 800be96:	f7fe f8ef 	bl	800a078 <__sinit>
 800be9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800be9e:	2b00      	cmp	r3, #0
 800bea0:	d0f3      	beq.n	800be8a <_fflush_r+0xa>
 800bea2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800bea4:	07d0      	lsls	r0, r2, #31
 800bea6:	d404      	bmi.n	800beb2 <_fflush_r+0x32>
 800bea8:	0599      	lsls	r1, r3, #22
 800beaa:	d402      	bmi.n	800beb2 <_fflush_r+0x32>
 800beac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800beae:	f7fe fb3c 	bl	800a52a <__retarget_lock_acquire_recursive>
 800beb2:	4628      	mov	r0, r5
 800beb4:	4621      	mov	r1, r4
 800beb6:	f7ff ff5f 	bl	800bd78 <__sflush_r>
 800beba:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bebc:	07da      	lsls	r2, r3, #31
 800bebe:	4605      	mov	r5, r0
 800bec0:	d4e4      	bmi.n	800be8c <_fflush_r+0xc>
 800bec2:	89a3      	ldrh	r3, [r4, #12]
 800bec4:	059b      	lsls	r3, r3, #22
 800bec6:	d4e1      	bmi.n	800be8c <_fflush_r+0xc>
 800bec8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800beca:	f7fe fb2f 	bl	800a52c <__retarget_lock_release_recursive>
 800bece:	e7dd      	b.n	800be8c <_fflush_r+0xc>

0800bed0 <__swhatbuf_r>:
 800bed0:	b570      	push	{r4, r5, r6, lr}
 800bed2:	460c      	mov	r4, r1
 800bed4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bed8:	2900      	cmp	r1, #0
 800beda:	b096      	sub	sp, #88	@ 0x58
 800bedc:	4615      	mov	r5, r2
 800bede:	461e      	mov	r6, r3
 800bee0:	da0d      	bge.n	800befe <__swhatbuf_r+0x2e>
 800bee2:	89a3      	ldrh	r3, [r4, #12]
 800bee4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800bee8:	f04f 0100 	mov.w	r1, #0
 800beec:	bf14      	ite	ne
 800beee:	2340      	movne	r3, #64	@ 0x40
 800bef0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800bef4:	2000      	movs	r0, #0
 800bef6:	6031      	str	r1, [r6, #0]
 800bef8:	602b      	str	r3, [r5, #0]
 800befa:	b016      	add	sp, #88	@ 0x58
 800befc:	bd70      	pop	{r4, r5, r6, pc}
 800befe:	466a      	mov	r2, sp
 800bf00:	f000 f848 	bl	800bf94 <_fstat_r>
 800bf04:	2800      	cmp	r0, #0
 800bf06:	dbec      	blt.n	800bee2 <__swhatbuf_r+0x12>
 800bf08:	9901      	ldr	r1, [sp, #4]
 800bf0a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800bf0e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800bf12:	4259      	negs	r1, r3
 800bf14:	4159      	adcs	r1, r3
 800bf16:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bf1a:	e7eb      	b.n	800bef4 <__swhatbuf_r+0x24>

0800bf1c <__smakebuf_r>:
 800bf1c:	898b      	ldrh	r3, [r1, #12]
 800bf1e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bf20:	079d      	lsls	r5, r3, #30
 800bf22:	4606      	mov	r6, r0
 800bf24:	460c      	mov	r4, r1
 800bf26:	d507      	bpl.n	800bf38 <__smakebuf_r+0x1c>
 800bf28:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800bf2c:	6023      	str	r3, [r4, #0]
 800bf2e:	6123      	str	r3, [r4, #16]
 800bf30:	2301      	movs	r3, #1
 800bf32:	6163      	str	r3, [r4, #20]
 800bf34:	b003      	add	sp, #12
 800bf36:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bf38:	ab01      	add	r3, sp, #4
 800bf3a:	466a      	mov	r2, sp
 800bf3c:	f7ff ffc8 	bl	800bed0 <__swhatbuf_r>
 800bf40:	9f00      	ldr	r7, [sp, #0]
 800bf42:	4605      	mov	r5, r0
 800bf44:	4639      	mov	r1, r7
 800bf46:	4630      	mov	r0, r6
 800bf48:	f7ff f9ce 	bl	800b2e8 <_malloc_r>
 800bf4c:	b948      	cbnz	r0, 800bf62 <__smakebuf_r+0x46>
 800bf4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bf52:	059a      	lsls	r2, r3, #22
 800bf54:	d4ee      	bmi.n	800bf34 <__smakebuf_r+0x18>
 800bf56:	f023 0303 	bic.w	r3, r3, #3
 800bf5a:	f043 0302 	orr.w	r3, r3, #2
 800bf5e:	81a3      	strh	r3, [r4, #12]
 800bf60:	e7e2      	b.n	800bf28 <__smakebuf_r+0xc>
 800bf62:	89a3      	ldrh	r3, [r4, #12]
 800bf64:	6020      	str	r0, [r4, #0]
 800bf66:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bf6a:	81a3      	strh	r3, [r4, #12]
 800bf6c:	9b01      	ldr	r3, [sp, #4]
 800bf6e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800bf72:	b15b      	cbz	r3, 800bf8c <__smakebuf_r+0x70>
 800bf74:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bf78:	4630      	mov	r0, r6
 800bf7a:	f000 f81d 	bl	800bfb8 <_isatty_r>
 800bf7e:	b128      	cbz	r0, 800bf8c <__smakebuf_r+0x70>
 800bf80:	89a3      	ldrh	r3, [r4, #12]
 800bf82:	f023 0303 	bic.w	r3, r3, #3
 800bf86:	f043 0301 	orr.w	r3, r3, #1
 800bf8a:	81a3      	strh	r3, [r4, #12]
 800bf8c:	89a3      	ldrh	r3, [r4, #12]
 800bf8e:	431d      	orrs	r5, r3
 800bf90:	81a5      	strh	r5, [r4, #12]
 800bf92:	e7cf      	b.n	800bf34 <__smakebuf_r+0x18>

0800bf94 <_fstat_r>:
 800bf94:	b538      	push	{r3, r4, r5, lr}
 800bf96:	4d07      	ldr	r5, [pc, #28]	@ (800bfb4 <_fstat_r+0x20>)
 800bf98:	2300      	movs	r3, #0
 800bf9a:	4604      	mov	r4, r0
 800bf9c:	4608      	mov	r0, r1
 800bf9e:	4611      	mov	r1, r2
 800bfa0:	602b      	str	r3, [r5, #0]
 800bfa2:	f7f5 fd05 	bl	80019b0 <_fstat>
 800bfa6:	1c43      	adds	r3, r0, #1
 800bfa8:	d102      	bne.n	800bfb0 <_fstat_r+0x1c>
 800bfaa:	682b      	ldr	r3, [r5, #0]
 800bfac:	b103      	cbz	r3, 800bfb0 <_fstat_r+0x1c>
 800bfae:	6023      	str	r3, [r4, #0]
 800bfb0:	bd38      	pop	{r3, r4, r5, pc}
 800bfb2:	bf00      	nop
 800bfb4:	20001400 	.word	0x20001400

0800bfb8 <_isatty_r>:
 800bfb8:	b538      	push	{r3, r4, r5, lr}
 800bfba:	4d06      	ldr	r5, [pc, #24]	@ (800bfd4 <_isatty_r+0x1c>)
 800bfbc:	2300      	movs	r3, #0
 800bfbe:	4604      	mov	r4, r0
 800bfc0:	4608      	mov	r0, r1
 800bfc2:	602b      	str	r3, [r5, #0]
 800bfc4:	f7f5 fd04 	bl	80019d0 <_isatty>
 800bfc8:	1c43      	adds	r3, r0, #1
 800bfca:	d102      	bne.n	800bfd2 <_isatty_r+0x1a>
 800bfcc:	682b      	ldr	r3, [r5, #0]
 800bfce:	b103      	cbz	r3, 800bfd2 <_isatty_r+0x1a>
 800bfd0:	6023      	str	r3, [r4, #0]
 800bfd2:	bd38      	pop	{r3, r4, r5, pc}
 800bfd4:	20001400 	.word	0x20001400

0800bfd8 <_sbrk_r>:
 800bfd8:	b538      	push	{r3, r4, r5, lr}
 800bfda:	4d06      	ldr	r5, [pc, #24]	@ (800bff4 <_sbrk_r+0x1c>)
 800bfdc:	2300      	movs	r3, #0
 800bfde:	4604      	mov	r4, r0
 800bfe0:	4608      	mov	r0, r1
 800bfe2:	602b      	str	r3, [r5, #0]
 800bfe4:	f7f5 fd0c 	bl	8001a00 <_sbrk>
 800bfe8:	1c43      	adds	r3, r0, #1
 800bfea:	d102      	bne.n	800bff2 <_sbrk_r+0x1a>
 800bfec:	682b      	ldr	r3, [r5, #0]
 800bfee:	b103      	cbz	r3, 800bff2 <_sbrk_r+0x1a>
 800bff0:	6023      	str	r3, [r4, #0]
 800bff2:	bd38      	pop	{r3, r4, r5, pc}
 800bff4:	20001400 	.word	0x20001400

0800bff8 <__assert_func>:
 800bff8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bffa:	4614      	mov	r4, r2
 800bffc:	461a      	mov	r2, r3
 800bffe:	4b09      	ldr	r3, [pc, #36]	@ (800c024 <__assert_func+0x2c>)
 800c000:	681b      	ldr	r3, [r3, #0]
 800c002:	4605      	mov	r5, r0
 800c004:	68d8      	ldr	r0, [r3, #12]
 800c006:	b14c      	cbz	r4, 800c01c <__assert_func+0x24>
 800c008:	4b07      	ldr	r3, [pc, #28]	@ (800c028 <__assert_func+0x30>)
 800c00a:	9100      	str	r1, [sp, #0]
 800c00c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c010:	4906      	ldr	r1, [pc, #24]	@ (800c02c <__assert_func+0x34>)
 800c012:	462b      	mov	r3, r5
 800c014:	f000 f842 	bl	800c09c <fiprintf>
 800c018:	f000 f852 	bl	800c0c0 <abort>
 800c01c:	4b04      	ldr	r3, [pc, #16]	@ (800c030 <__assert_func+0x38>)
 800c01e:	461c      	mov	r4, r3
 800c020:	e7f3      	b.n	800c00a <__assert_func+0x12>
 800c022:	bf00      	nop
 800c024:	20000030 	.word	0x20000030
 800c028:	0800cf49 	.word	0x0800cf49
 800c02c:	0800cf56 	.word	0x0800cf56
 800c030:	0800cf84 	.word	0x0800cf84

0800c034 <_calloc_r>:
 800c034:	b570      	push	{r4, r5, r6, lr}
 800c036:	fba1 5402 	umull	r5, r4, r1, r2
 800c03a:	b934      	cbnz	r4, 800c04a <_calloc_r+0x16>
 800c03c:	4629      	mov	r1, r5
 800c03e:	f7ff f953 	bl	800b2e8 <_malloc_r>
 800c042:	4606      	mov	r6, r0
 800c044:	b928      	cbnz	r0, 800c052 <_calloc_r+0x1e>
 800c046:	4630      	mov	r0, r6
 800c048:	bd70      	pop	{r4, r5, r6, pc}
 800c04a:	220c      	movs	r2, #12
 800c04c:	6002      	str	r2, [r0, #0]
 800c04e:	2600      	movs	r6, #0
 800c050:	e7f9      	b.n	800c046 <_calloc_r+0x12>
 800c052:	462a      	mov	r2, r5
 800c054:	4621      	mov	r1, r4
 800c056:	f7fe f98d 	bl	800a374 <memset>
 800c05a:	e7f4      	b.n	800c046 <_calloc_r+0x12>

0800c05c <__ascii_mbtowc>:
 800c05c:	b082      	sub	sp, #8
 800c05e:	b901      	cbnz	r1, 800c062 <__ascii_mbtowc+0x6>
 800c060:	a901      	add	r1, sp, #4
 800c062:	b142      	cbz	r2, 800c076 <__ascii_mbtowc+0x1a>
 800c064:	b14b      	cbz	r3, 800c07a <__ascii_mbtowc+0x1e>
 800c066:	7813      	ldrb	r3, [r2, #0]
 800c068:	600b      	str	r3, [r1, #0]
 800c06a:	7812      	ldrb	r2, [r2, #0]
 800c06c:	1e10      	subs	r0, r2, #0
 800c06e:	bf18      	it	ne
 800c070:	2001      	movne	r0, #1
 800c072:	b002      	add	sp, #8
 800c074:	4770      	bx	lr
 800c076:	4610      	mov	r0, r2
 800c078:	e7fb      	b.n	800c072 <__ascii_mbtowc+0x16>
 800c07a:	f06f 0001 	mvn.w	r0, #1
 800c07e:	e7f8      	b.n	800c072 <__ascii_mbtowc+0x16>

0800c080 <__ascii_wctomb>:
 800c080:	4603      	mov	r3, r0
 800c082:	4608      	mov	r0, r1
 800c084:	b141      	cbz	r1, 800c098 <__ascii_wctomb+0x18>
 800c086:	2aff      	cmp	r2, #255	@ 0xff
 800c088:	d904      	bls.n	800c094 <__ascii_wctomb+0x14>
 800c08a:	228a      	movs	r2, #138	@ 0x8a
 800c08c:	601a      	str	r2, [r3, #0]
 800c08e:	f04f 30ff 	mov.w	r0, #4294967295
 800c092:	4770      	bx	lr
 800c094:	700a      	strb	r2, [r1, #0]
 800c096:	2001      	movs	r0, #1
 800c098:	4770      	bx	lr
	...

0800c09c <fiprintf>:
 800c09c:	b40e      	push	{r1, r2, r3}
 800c09e:	b503      	push	{r0, r1, lr}
 800c0a0:	4601      	mov	r1, r0
 800c0a2:	ab03      	add	r3, sp, #12
 800c0a4:	4805      	ldr	r0, [pc, #20]	@ (800c0bc <fiprintf+0x20>)
 800c0a6:	f853 2b04 	ldr.w	r2, [r3], #4
 800c0aa:	6800      	ldr	r0, [r0, #0]
 800c0ac:	9301      	str	r3, [sp, #4]
 800c0ae:	f7ff fd4b 	bl	800bb48 <_vfiprintf_r>
 800c0b2:	b002      	add	sp, #8
 800c0b4:	f85d eb04 	ldr.w	lr, [sp], #4
 800c0b8:	b003      	add	sp, #12
 800c0ba:	4770      	bx	lr
 800c0bc:	20000030 	.word	0x20000030

0800c0c0 <abort>:
 800c0c0:	b508      	push	{r3, lr}
 800c0c2:	2006      	movs	r0, #6
 800c0c4:	f000 f82c 	bl	800c120 <raise>
 800c0c8:	2001      	movs	r0, #1
 800c0ca:	f7f5 fc21 	bl	8001910 <_exit>

0800c0ce <_raise_r>:
 800c0ce:	291f      	cmp	r1, #31
 800c0d0:	b538      	push	{r3, r4, r5, lr}
 800c0d2:	4605      	mov	r5, r0
 800c0d4:	460c      	mov	r4, r1
 800c0d6:	d904      	bls.n	800c0e2 <_raise_r+0x14>
 800c0d8:	2316      	movs	r3, #22
 800c0da:	6003      	str	r3, [r0, #0]
 800c0dc:	f04f 30ff 	mov.w	r0, #4294967295
 800c0e0:	bd38      	pop	{r3, r4, r5, pc}
 800c0e2:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c0e4:	b112      	cbz	r2, 800c0ec <_raise_r+0x1e>
 800c0e6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c0ea:	b94b      	cbnz	r3, 800c100 <_raise_r+0x32>
 800c0ec:	4628      	mov	r0, r5
 800c0ee:	f000 f831 	bl	800c154 <_getpid_r>
 800c0f2:	4622      	mov	r2, r4
 800c0f4:	4601      	mov	r1, r0
 800c0f6:	4628      	mov	r0, r5
 800c0f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c0fc:	f000 b818 	b.w	800c130 <_kill_r>
 800c100:	2b01      	cmp	r3, #1
 800c102:	d00a      	beq.n	800c11a <_raise_r+0x4c>
 800c104:	1c59      	adds	r1, r3, #1
 800c106:	d103      	bne.n	800c110 <_raise_r+0x42>
 800c108:	2316      	movs	r3, #22
 800c10a:	6003      	str	r3, [r0, #0]
 800c10c:	2001      	movs	r0, #1
 800c10e:	e7e7      	b.n	800c0e0 <_raise_r+0x12>
 800c110:	2100      	movs	r1, #0
 800c112:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c116:	4620      	mov	r0, r4
 800c118:	4798      	blx	r3
 800c11a:	2000      	movs	r0, #0
 800c11c:	e7e0      	b.n	800c0e0 <_raise_r+0x12>
	...

0800c120 <raise>:
 800c120:	4b02      	ldr	r3, [pc, #8]	@ (800c12c <raise+0xc>)
 800c122:	4601      	mov	r1, r0
 800c124:	6818      	ldr	r0, [r3, #0]
 800c126:	f7ff bfd2 	b.w	800c0ce <_raise_r>
 800c12a:	bf00      	nop
 800c12c:	20000030 	.word	0x20000030

0800c130 <_kill_r>:
 800c130:	b538      	push	{r3, r4, r5, lr}
 800c132:	4d07      	ldr	r5, [pc, #28]	@ (800c150 <_kill_r+0x20>)
 800c134:	2300      	movs	r3, #0
 800c136:	4604      	mov	r4, r0
 800c138:	4608      	mov	r0, r1
 800c13a:	4611      	mov	r1, r2
 800c13c:	602b      	str	r3, [r5, #0]
 800c13e:	f7f5 fbd7 	bl	80018f0 <_kill>
 800c142:	1c43      	adds	r3, r0, #1
 800c144:	d102      	bne.n	800c14c <_kill_r+0x1c>
 800c146:	682b      	ldr	r3, [r5, #0]
 800c148:	b103      	cbz	r3, 800c14c <_kill_r+0x1c>
 800c14a:	6023      	str	r3, [r4, #0]
 800c14c:	bd38      	pop	{r3, r4, r5, pc}
 800c14e:	bf00      	nop
 800c150:	20001400 	.word	0x20001400

0800c154 <_getpid_r>:
 800c154:	f7f5 bbc4 	b.w	80018e0 <_getpid>

0800c158 <cosf>:
 800c158:	ee10 3a10 	vmov	r3, s0
 800c15c:	b507      	push	{r0, r1, r2, lr}
 800c15e:	4a1e      	ldr	r2, [pc, #120]	@ (800c1d8 <cosf+0x80>)
 800c160:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c164:	4293      	cmp	r3, r2
 800c166:	d806      	bhi.n	800c176 <cosf+0x1e>
 800c168:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 800c1dc <cosf+0x84>
 800c16c:	b003      	add	sp, #12
 800c16e:	f85d eb04 	ldr.w	lr, [sp], #4
 800c172:	f000 b87b 	b.w	800c26c <__kernel_cosf>
 800c176:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800c17a:	d304      	bcc.n	800c186 <cosf+0x2e>
 800c17c:	ee30 0a40 	vsub.f32	s0, s0, s0
 800c180:	b003      	add	sp, #12
 800c182:	f85d fb04 	ldr.w	pc, [sp], #4
 800c186:	4668      	mov	r0, sp
 800c188:	f000 f910 	bl	800c3ac <__ieee754_rem_pio2f>
 800c18c:	f000 0003 	and.w	r0, r0, #3
 800c190:	2801      	cmp	r0, #1
 800c192:	d009      	beq.n	800c1a8 <cosf+0x50>
 800c194:	2802      	cmp	r0, #2
 800c196:	d010      	beq.n	800c1ba <cosf+0x62>
 800c198:	b9b0      	cbnz	r0, 800c1c8 <cosf+0x70>
 800c19a:	eddd 0a01 	vldr	s1, [sp, #4]
 800c19e:	ed9d 0a00 	vldr	s0, [sp]
 800c1a2:	f000 f863 	bl	800c26c <__kernel_cosf>
 800c1a6:	e7eb      	b.n	800c180 <cosf+0x28>
 800c1a8:	eddd 0a01 	vldr	s1, [sp, #4]
 800c1ac:	ed9d 0a00 	vldr	s0, [sp]
 800c1b0:	f000 f8b4 	bl	800c31c <__kernel_sinf>
 800c1b4:	eeb1 0a40 	vneg.f32	s0, s0
 800c1b8:	e7e2      	b.n	800c180 <cosf+0x28>
 800c1ba:	eddd 0a01 	vldr	s1, [sp, #4]
 800c1be:	ed9d 0a00 	vldr	s0, [sp]
 800c1c2:	f000 f853 	bl	800c26c <__kernel_cosf>
 800c1c6:	e7f5      	b.n	800c1b4 <cosf+0x5c>
 800c1c8:	eddd 0a01 	vldr	s1, [sp, #4]
 800c1cc:	ed9d 0a00 	vldr	s0, [sp]
 800c1d0:	2001      	movs	r0, #1
 800c1d2:	f000 f8a3 	bl	800c31c <__kernel_sinf>
 800c1d6:	e7d3      	b.n	800c180 <cosf+0x28>
 800c1d8:	3f490fd8 	.word	0x3f490fd8
 800c1dc:	00000000 	.word	0x00000000

0800c1e0 <sinf>:
 800c1e0:	ee10 3a10 	vmov	r3, s0
 800c1e4:	b507      	push	{r0, r1, r2, lr}
 800c1e6:	4a1f      	ldr	r2, [pc, #124]	@ (800c264 <sinf+0x84>)
 800c1e8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c1ec:	4293      	cmp	r3, r2
 800c1ee:	d807      	bhi.n	800c200 <sinf+0x20>
 800c1f0:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 800c268 <sinf+0x88>
 800c1f4:	2000      	movs	r0, #0
 800c1f6:	b003      	add	sp, #12
 800c1f8:	f85d eb04 	ldr.w	lr, [sp], #4
 800c1fc:	f000 b88e 	b.w	800c31c <__kernel_sinf>
 800c200:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800c204:	d304      	bcc.n	800c210 <sinf+0x30>
 800c206:	ee30 0a40 	vsub.f32	s0, s0, s0
 800c20a:	b003      	add	sp, #12
 800c20c:	f85d fb04 	ldr.w	pc, [sp], #4
 800c210:	4668      	mov	r0, sp
 800c212:	f000 f8cb 	bl	800c3ac <__ieee754_rem_pio2f>
 800c216:	f000 0003 	and.w	r0, r0, #3
 800c21a:	2801      	cmp	r0, #1
 800c21c:	d00a      	beq.n	800c234 <sinf+0x54>
 800c21e:	2802      	cmp	r0, #2
 800c220:	d00f      	beq.n	800c242 <sinf+0x62>
 800c222:	b9c0      	cbnz	r0, 800c256 <sinf+0x76>
 800c224:	eddd 0a01 	vldr	s1, [sp, #4]
 800c228:	ed9d 0a00 	vldr	s0, [sp]
 800c22c:	2001      	movs	r0, #1
 800c22e:	f000 f875 	bl	800c31c <__kernel_sinf>
 800c232:	e7ea      	b.n	800c20a <sinf+0x2a>
 800c234:	eddd 0a01 	vldr	s1, [sp, #4]
 800c238:	ed9d 0a00 	vldr	s0, [sp]
 800c23c:	f000 f816 	bl	800c26c <__kernel_cosf>
 800c240:	e7e3      	b.n	800c20a <sinf+0x2a>
 800c242:	eddd 0a01 	vldr	s1, [sp, #4]
 800c246:	ed9d 0a00 	vldr	s0, [sp]
 800c24a:	2001      	movs	r0, #1
 800c24c:	f000 f866 	bl	800c31c <__kernel_sinf>
 800c250:	eeb1 0a40 	vneg.f32	s0, s0
 800c254:	e7d9      	b.n	800c20a <sinf+0x2a>
 800c256:	eddd 0a01 	vldr	s1, [sp, #4]
 800c25a:	ed9d 0a00 	vldr	s0, [sp]
 800c25e:	f000 f805 	bl	800c26c <__kernel_cosf>
 800c262:	e7f5      	b.n	800c250 <sinf+0x70>
 800c264:	3f490fd8 	.word	0x3f490fd8
 800c268:	00000000 	.word	0x00000000

0800c26c <__kernel_cosf>:
 800c26c:	ee10 3a10 	vmov	r3, s0
 800c270:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c274:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800c278:	eef0 6a40 	vmov.f32	s13, s0
 800c27c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800c280:	d204      	bcs.n	800c28c <__kernel_cosf+0x20>
 800c282:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 800c286:	ee17 2a90 	vmov	r2, s15
 800c28a:	b342      	cbz	r2, 800c2de <__kernel_cosf+0x72>
 800c28c:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800c290:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 800c2fc <__kernel_cosf+0x90>
 800c294:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 800c300 <__kernel_cosf+0x94>
 800c298:	4a1a      	ldr	r2, [pc, #104]	@ (800c304 <__kernel_cosf+0x98>)
 800c29a:	eea7 6a27 	vfma.f32	s12, s14, s15
 800c29e:	4293      	cmp	r3, r2
 800c2a0:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800c308 <__kernel_cosf+0x9c>
 800c2a4:	eee6 7a07 	vfma.f32	s15, s12, s14
 800c2a8:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 800c30c <__kernel_cosf+0xa0>
 800c2ac:	eea7 6a87 	vfma.f32	s12, s15, s14
 800c2b0:	eddf 7a17 	vldr	s15, [pc, #92]	@ 800c310 <__kernel_cosf+0xa4>
 800c2b4:	eee6 7a07 	vfma.f32	s15, s12, s14
 800c2b8:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 800c314 <__kernel_cosf+0xa8>
 800c2bc:	eea7 6a87 	vfma.f32	s12, s15, s14
 800c2c0:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 800c2c4:	ee26 6a07 	vmul.f32	s12, s12, s14
 800c2c8:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800c2cc:	eee7 0a06 	vfma.f32	s1, s14, s12
 800c2d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c2d4:	d804      	bhi.n	800c2e0 <__kernel_cosf+0x74>
 800c2d6:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800c2da:	ee30 0a67 	vsub.f32	s0, s0, s15
 800c2de:	4770      	bx	lr
 800c2e0:	4a0d      	ldr	r2, [pc, #52]	@ (800c318 <__kernel_cosf+0xac>)
 800c2e2:	4293      	cmp	r3, r2
 800c2e4:	bf9a      	itte	ls
 800c2e6:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 800c2ea:	ee07 3a10 	vmovls	s14, r3
 800c2ee:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 800c2f2:	ee30 0a47 	vsub.f32	s0, s0, s14
 800c2f6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c2fa:	e7ec      	b.n	800c2d6 <__kernel_cosf+0x6a>
 800c2fc:	ad47d74e 	.word	0xad47d74e
 800c300:	310f74f6 	.word	0x310f74f6
 800c304:	3e999999 	.word	0x3e999999
 800c308:	b493f27c 	.word	0xb493f27c
 800c30c:	37d00d01 	.word	0x37d00d01
 800c310:	bab60b61 	.word	0xbab60b61
 800c314:	3d2aaaab 	.word	0x3d2aaaab
 800c318:	3f480000 	.word	0x3f480000

0800c31c <__kernel_sinf>:
 800c31c:	ee10 3a10 	vmov	r3, s0
 800c320:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c324:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800c328:	d204      	bcs.n	800c334 <__kernel_sinf+0x18>
 800c32a:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800c32e:	ee17 3a90 	vmov	r3, s15
 800c332:	b35b      	cbz	r3, 800c38c <__kernel_sinf+0x70>
 800c334:	ee20 7a00 	vmul.f32	s14, s0, s0
 800c338:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800c390 <__kernel_sinf+0x74>
 800c33c:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 800c394 <__kernel_sinf+0x78>
 800c340:	eea7 6a27 	vfma.f32	s12, s14, s15
 800c344:	eddf 7a14 	vldr	s15, [pc, #80]	@ 800c398 <__kernel_sinf+0x7c>
 800c348:	eee6 7a07 	vfma.f32	s15, s12, s14
 800c34c:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 800c39c <__kernel_sinf+0x80>
 800c350:	eea7 6a87 	vfma.f32	s12, s15, s14
 800c354:	eddf 7a12 	vldr	s15, [pc, #72]	@ 800c3a0 <__kernel_sinf+0x84>
 800c358:	ee60 6a07 	vmul.f32	s13, s0, s14
 800c35c:	eee6 7a07 	vfma.f32	s15, s12, s14
 800c360:	b930      	cbnz	r0, 800c370 <__kernel_sinf+0x54>
 800c362:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 800c3a4 <__kernel_sinf+0x88>
 800c366:	eea7 6a27 	vfma.f32	s12, s14, s15
 800c36a:	eea6 0a26 	vfma.f32	s0, s12, s13
 800c36e:	4770      	bx	lr
 800c370:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800c374:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800c378:	eee0 7a86 	vfma.f32	s15, s1, s12
 800c37c:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800c380:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800c3a8 <__kernel_sinf+0x8c>
 800c384:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800c388:	ee30 0a60 	vsub.f32	s0, s0, s1
 800c38c:	4770      	bx	lr
 800c38e:	bf00      	nop
 800c390:	2f2ec9d3 	.word	0x2f2ec9d3
 800c394:	b2d72f34 	.word	0xb2d72f34
 800c398:	3638ef1b 	.word	0x3638ef1b
 800c39c:	b9500d01 	.word	0xb9500d01
 800c3a0:	3c088889 	.word	0x3c088889
 800c3a4:	be2aaaab 	.word	0xbe2aaaab
 800c3a8:	3e2aaaab 	.word	0x3e2aaaab

0800c3ac <__ieee754_rem_pio2f>:
 800c3ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c3ae:	ee10 6a10 	vmov	r6, s0
 800c3b2:	4b88      	ldr	r3, [pc, #544]	@ (800c5d4 <__ieee754_rem_pio2f+0x228>)
 800c3b4:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 800c3b8:	429d      	cmp	r5, r3
 800c3ba:	b087      	sub	sp, #28
 800c3bc:	4604      	mov	r4, r0
 800c3be:	d805      	bhi.n	800c3cc <__ieee754_rem_pio2f+0x20>
 800c3c0:	2300      	movs	r3, #0
 800c3c2:	ed80 0a00 	vstr	s0, [r0]
 800c3c6:	6043      	str	r3, [r0, #4]
 800c3c8:	2000      	movs	r0, #0
 800c3ca:	e022      	b.n	800c412 <__ieee754_rem_pio2f+0x66>
 800c3cc:	4b82      	ldr	r3, [pc, #520]	@ (800c5d8 <__ieee754_rem_pio2f+0x22c>)
 800c3ce:	429d      	cmp	r5, r3
 800c3d0:	d83a      	bhi.n	800c448 <__ieee754_rem_pio2f+0x9c>
 800c3d2:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800c3d6:	2e00      	cmp	r6, #0
 800c3d8:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 800c5dc <__ieee754_rem_pio2f+0x230>
 800c3dc:	4a80      	ldr	r2, [pc, #512]	@ (800c5e0 <__ieee754_rem_pio2f+0x234>)
 800c3de:	f023 030f 	bic.w	r3, r3, #15
 800c3e2:	dd18      	ble.n	800c416 <__ieee754_rem_pio2f+0x6a>
 800c3e4:	4293      	cmp	r3, r2
 800c3e6:	ee70 7a47 	vsub.f32	s15, s0, s14
 800c3ea:	bf09      	itett	eq
 800c3ec:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 800c5e4 <__ieee754_rem_pio2f+0x238>
 800c3f0:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 800c5e8 <__ieee754_rem_pio2f+0x23c>
 800c3f4:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 800c5ec <__ieee754_rem_pio2f+0x240>
 800c3f8:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800c3fc:	ee37 7ae6 	vsub.f32	s14, s15, s13
 800c400:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c404:	ed80 7a00 	vstr	s14, [r0]
 800c408:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800c40c:	edc0 7a01 	vstr	s15, [r0, #4]
 800c410:	2001      	movs	r0, #1
 800c412:	b007      	add	sp, #28
 800c414:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c416:	4293      	cmp	r3, r2
 800c418:	ee70 7a07 	vadd.f32	s15, s0, s14
 800c41c:	bf09      	itett	eq
 800c41e:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 800c5e4 <__ieee754_rem_pio2f+0x238>
 800c422:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 800c5e8 <__ieee754_rem_pio2f+0x23c>
 800c426:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 800c5ec <__ieee754_rem_pio2f+0x240>
 800c42a:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800c42e:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800c432:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c436:	ed80 7a00 	vstr	s14, [r0]
 800c43a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c43e:	edc0 7a01 	vstr	s15, [r0, #4]
 800c442:	f04f 30ff 	mov.w	r0, #4294967295
 800c446:	e7e4      	b.n	800c412 <__ieee754_rem_pio2f+0x66>
 800c448:	4b69      	ldr	r3, [pc, #420]	@ (800c5f0 <__ieee754_rem_pio2f+0x244>)
 800c44a:	429d      	cmp	r5, r3
 800c44c:	d873      	bhi.n	800c536 <__ieee754_rem_pio2f+0x18a>
 800c44e:	f000 f8dd 	bl	800c60c <fabsf>
 800c452:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800c5f4 <__ieee754_rem_pio2f+0x248>
 800c456:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800c45a:	eee0 7a07 	vfma.f32	s15, s0, s14
 800c45e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c462:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800c466:	ee17 0a90 	vmov	r0, s15
 800c46a:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800c5dc <__ieee754_rem_pio2f+0x230>
 800c46e:	eea7 0a67 	vfms.f32	s0, s14, s15
 800c472:	281f      	cmp	r0, #31
 800c474:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800c5e8 <__ieee754_rem_pio2f+0x23c>
 800c478:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c47c:	eeb1 6a47 	vneg.f32	s12, s14
 800c480:	ee70 6a67 	vsub.f32	s13, s0, s15
 800c484:	ee16 1a90 	vmov	r1, s13
 800c488:	dc09      	bgt.n	800c49e <__ieee754_rem_pio2f+0xf2>
 800c48a:	4a5b      	ldr	r2, [pc, #364]	@ (800c5f8 <__ieee754_rem_pio2f+0x24c>)
 800c48c:	1e47      	subs	r7, r0, #1
 800c48e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800c492:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 800c496:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800c49a:	4293      	cmp	r3, r2
 800c49c:	d107      	bne.n	800c4ae <__ieee754_rem_pio2f+0x102>
 800c49e:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 800c4a2:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 800c4a6:	2a08      	cmp	r2, #8
 800c4a8:	ea4f 53e5 	mov.w	r3, r5, asr #23
 800c4ac:	dc14      	bgt.n	800c4d8 <__ieee754_rem_pio2f+0x12c>
 800c4ae:	6021      	str	r1, [r4, #0]
 800c4b0:	ed94 7a00 	vldr	s14, [r4]
 800c4b4:	ee30 0a47 	vsub.f32	s0, s0, s14
 800c4b8:	2e00      	cmp	r6, #0
 800c4ba:	ee30 0a67 	vsub.f32	s0, s0, s15
 800c4be:	ed84 0a01 	vstr	s0, [r4, #4]
 800c4c2:	daa6      	bge.n	800c412 <__ieee754_rem_pio2f+0x66>
 800c4c4:	eeb1 7a47 	vneg.f32	s14, s14
 800c4c8:	eeb1 0a40 	vneg.f32	s0, s0
 800c4cc:	ed84 7a00 	vstr	s14, [r4]
 800c4d0:	ed84 0a01 	vstr	s0, [r4, #4]
 800c4d4:	4240      	negs	r0, r0
 800c4d6:	e79c      	b.n	800c412 <__ieee754_rem_pio2f+0x66>
 800c4d8:	eddf 5a42 	vldr	s11, [pc, #264]	@ 800c5e4 <__ieee754_rem_pio2f+0x238>
 800c4dc:	eef0 6a40 	vmov.f32	s13, s0
 800c4e0:	eee6 6a25 	vfma.f32	s13, s12, s11
 800c4e4:	ee70 7a66 	vsub.f32	s15, s0, s13
 800c4e8:	eee6 7a25 	vfma.f32	s15, s12, s11
 800c4ec:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800c5ec <__ieee754_rem_pio2f+0x240>
 800c4f0:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800c4f4:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800c4f8:	ee15 2a90 	vmov	r2, s11
 800c4fc:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800c500:	1a5b      	subs	r3, r3, r1
 800c502:	2b19      	cmp	r3, #25
 800c504:	dc04      	bgt.n	800c510 <__ieee754_rem_pio2f+0x164>
 800c506:	edc4 5a00 	vstr	s11, [r4]
 800c50a:	eeb0 0a66 	vmov.f32	s0, s13
 800c50e:	e7cf      	b.n	800c4b0 <__ieee754_rem_pio2f+0x104>
 800c510:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 800c5fc <__ieee754_rem_pio2f+0x250>
 800c514:	eeb0 0a66 	vmov.f32	s0, s13
 800c518:	eea6 0a25 	vfma.f32	s0, s12, s11
 800c51c:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800c520:	eddf 6a37 	vldr	s13, [pc, #220]	@ 800c600 <__ieee754_rem_pio2f+0x254>
 800c524:	eee6 7a25 	vfma.f32	s15, s12, s11
 800c528:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800c52c:	ee30 7a67 	vsub.f32	s14, s0, s15
 800c530:	ed84 7a00 	vstr	s14, [r4]
 800c534:	e7bc      	b.n	800c4b0 <__ieee754_rem_pio2f+0x104>
 800c536:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800c53a:	d306      	bcc.n	800c54a <__ieee754_rem_pio2f+0x19e>
 800c53c:	ee70 7a40 	vsub.f32	s15, s0, s0
 800c540:	edc0 7a01 	vstr	s15, [r0, #4]
 800c544:	edc0 7a00 	vstr	s15, [r0]
 800c548:	e73e      	b.n	800c3c8 <__ieee754_rem_pio2f+0x1c>
 800c54a:	15ea      	asrs	r2, r5, #23
 800c54c:	3a86      	subs	r2, #134	@ 0x86
 800c54e:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800c552:	ee07 3a90 	vmov	s15, r3
 800c556:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800c55a:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 800c604 <__ieee754_rem_pio2f+0x258>
 800c55e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800c562:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c566:	ed8d 7a03 	vstr	s14, [sp, #12]
 800c56a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800c56e:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800c572:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800c576:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c57a:	ed8d 7a04 	vstr	s14, [sp, #16]
 800c57e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800c582:	eef5 7a40 	vcmp.f32	s15, #0.0
 800c586:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c58a:	edcd 7a05 	vstr	s15, [sp, #20]
 800c58e:	d11e      	bne.n	800c5ce <__ieee754_rem_pio2f+0x222>
 800c590:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800c594:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c598:	bf0c      	ite	eq
 800c59a:	2301      	moveq	r3, #1
 800c59c:	2302      	movne	r3, #2
 800c59e:	491a      	ldr	r1, [pc, #104]	@ (800c608 <__ieee754_rem_pio2f+0x25c>)
 800c5a0:	9101      	str	r1, [sp, #4]
 800c5a2:	2102      	movs	r1, #2
 800c5a4:	9100      	str	r1, [sp, #0]
 800c5a6:	a803      	add	r0, sp, #12
 800c5a8:	4621      	mov	r1, r4
 800c5aa:	f000 f837 	bl	800c61c <__kernel_rem_pio2f>
 800c5ae:	2e00      	cmp	r6, #0
 800c5b0:	f6bf af2f 	bge.w	800c412 <__ieee754_rem_pio2f+0x66>
 800c5b4:	edd4 7a00 	vldr	s15, [r4]
 800c5b8:	eef1 7a67 	vneg.f32	s15, s15
 800c5bc:	edc4 7a00 	vstr	s15, [r4]
 800c5c0:	edd4 7a01 	vldr	s15, [r4, #4]
 800c5c4:	eef1 7a67 	vneg.f32	s15, s15
 800c5c8:	edc4 7a01 	vstr	s15, [r4, #4]
 800c5cc:	e782      	b.n	800c4d4 <__ieee754_rem_pio2f+0x128>
 800c5ce:	2303      	movs	r3, #3
 800c5d0:	e7e5      	b.n	800c59e <__ieee754_rem_pio2f+0x1f2>
 800c5d2:	bf00      	nop
 800c5d4:	3f490fd8 	.word	0x3f490fd8
 800c5d8:	4016cbe3 	.word	0x4016cbe3
 800c5dc:	3fc90f80 	.word	0x3fc90f80
 800c5e0:	3fc90fd0 	.word	0x3fc90fd0
 800c5e4:	37354400 	.word	0x37354400
 800c5e8:	37354443 	.word	0x37354443
 800c5ec:	2e85a308 	.word	0x2e85a308
 800c5f0:	43490f80 	.word	0x43490f80
 800c5f4:	3f22f984 	.word	0x3f22f984
 800c5f8:	0800d18c 	.word	0x0800d18c
 800c5fc:	2e85a300 	.word	0x2e85a300
 800c600:	248d3132 	.word	0x248d3132
 800c604:	43800000 	.word	0x43800000
 800c608:	0800d20c 	.word	0x0800d20c

0800c60c <fabsf>:
 800c60c:	ee10 3a10 	vmov	r3, s0
 800c610:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c614:	ee00 3a10 	vmov	s0, r3
 800c618:	4770      	bx	lr
	...

0800c61c <__kernel_rem_pio2f>:
 800c61c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c620:	ed2d 8b04 	vpush	{d8-d9}
 800c624:	b0d9      	sub	sp, #356	@ 0x164
 800c626:	4690      	mov	r8, r2
 800c628:	9001      	str	r0, [sp, #4]
 800c62a:	4ab6      	ldr	r2, [pc, #728]	@ (800c904 <__kernel_rem_pio2f+0x2e8>)
 800c62c:	9866      	ldr	r0, [sp, #408]	@ 0x198
 800c62e:	f118 0f04 	cmn.w	r8, #4
 800c632:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 800c636:	460f      	mov	r7, r1
 800c638:	f103 3bff 	add.w	fp, r3, #4294967295
 800c63c:	db26      	blt.n	800c68c <__kernel_rem_pio2f+0x70>
 800c63e:	f1b8 0203 	subs.w	r2, r8, #3
 800c642:	bf48      	it	mi
 800c644:	f108 0204 	addmi.w	r2, r8, #4
 800c648:	10d2      	asrs	r2, r2, #3
 800c64a:	1c55      	adds	r5, r2, #1
 800c64c:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800c64e:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 800c914 <__kernel_rem_pio2f+0x2f8>
 800c652:	00e8      	lsls	r0, r5, #3
 800c654:	eba2 060b 	sub.w	r6, r2, fp
 800c658:	9002      	str	r0, [sp, #8]
 800c65a:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 800c65e:	eb0a 0c0b 	add.w	ip, sl, fp
 800c662:	ac1c      	add	r4, sp, #112	@ 0x70
 800c664:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 800c668:	2000      	movs	r0, #0
 800c66a:	4560      	cmp	r0, ip
 800c66c:	dd10      	ble.n	800c690 <__kernel_rem_pio2f+0x74>
 800c66e:	a91c      	add	r1, sp, #112	@ 0x70
 800c670:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 800c674:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 800c678:	2600      	movs	r6, #0
 800c67a:	4556      	cmp	r6, sl
 800c67c:	dc24      	bgt.n	800c6c8 <__kernel_rem_pio2f+0xac>
 800c67e:	f8dd e004 	ldr.w	lr, [sp, #4]
 800c682:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 800c914 <__kernel_rem_pio2f+0x2f8>
 800c686:	4684      	mov	ip, r0
 800c688:	2400      	movs	r4, #0
 800c68a:	e016      	b.n	800c6ba <__kernel_rem_pio2f+0x9e>
 800c68c:	2200      	movs	r2, #0
 800c68e:	e7dc      	b.n	800c64a <__kernel_rem_pio2f+0x2e>
 800c690:	42c6      	cmn	r6, r0
 800c692:	bf5d      	ittte	pl
 800c694:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 800c698:	ee07 1a90 	vmovpl	s15, r1
 800c69c:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800c6a0:	eef0 7a47 	vmovmi.f32	s15, s14
 800c6a4:	ece4 7a01 	vstmia	r4!, {s15}
 800c6a8:	3001      	adds	r0, #1
 800c6aa:	e7de      	b.n	800c66a <__kernel_rem_pio2f+0x4e>
 800c6ac:	ecfe 6a01 	vldmia	lr!, {s13}
 800c6b0:	ed3c 7a01 	vldmdb	ip!, {s14}
 800c6b4:	eee6 7a87 	vfma.f32	s15, s13, s14
 800c6b8:	3401      	adds	r4, #1
 800c6ba:	455c      	cmp	r4, fp
 800c6bc:	ddf6      	ble.n	800c6ac <__kernel_rem_pio2f+0x90>
 800c6be:	ece9 7a01 	vstmia	r9!, {s15}
 800c6c2:	3601      	adds	r6, #1
 800c6c4:	3004      	adds	r0, #4
 800c6c6:	e7d8      	b.n	800c67a <__kernel_rem_pio2f+0x5e>
 800c6c8:	a908      	add	r1, sp, #32
 800c6ca:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c6ce:	9104      	str	r1, [sp, #16]
 800c6d0:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800c6d2:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 800c910 <__kernel_rem_pio2f+0x2f4>
 800c6d6:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 800c90c <__kernel_rem_pio2f+0x2f0>
 800c6da:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800c6de:	9203      	str	r2, [sp, #12]
 800c6e0:	4654      	mov	r4, sl
 800c6e2:	00a2      	lsls	r2, r4, #2
 800c6e4:	9205      	str	r2, [sp, #20]
 800c6e6:	aa58      	add	r2, sp, #352	@ 0x160
 800c6e8:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 800c6ec:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 800c6f0:	a944      	add	r1, sp, #272	@ 0x110
 800c6f2:	aa08      	add	r2, sp, #32
 800c6f4:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 800c6f8:	4694      	mov	ip, r2
 800c6fa:	4626      	mov	r6, r4
 800c6fc:	2e00      	cmp	r6, #0
 800c6fe:	dc4c      	bgt.n	800c79a <__kernel_rem_pio2f+0x17e>
 800c700:	4628      	mov	r0, r5
 800c702:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c706:	f000 f9f1 	bl	800caec <scalbnf>
 800c70a:	eeb0 8a40 	vmov.f32	s16, s0
 800c70e:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 800c712:	ee28 0a00 	vmul.f32	s0, s16, s0
 800c716:	f000 fa4f 	bl	800cbb8 <floorf>
 800c71a:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 800c71e:	eea0 8a67 	vfms.f32	s16, s0, s15
 800c722:	2d00      	cmp	r5, #0
 800c724:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c728:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800c72c:	ee17 9a90 	vmov	r9, s15
 800c730:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c734:	ee38 8a67 	vsub.f32	s16, s16, s15
 800c738:	dd41      	ble.n	800c7be <__kernel_rem_pio2f+0x1a2>
 800c73a:	f104 3cff 	add.w	ip, r4, #4294967295
 800c73e:	a908      	add	r1, sp, #32
 800c740:	f1c5 0e08 	rsb	lr, r5, #8
 800c744:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 800c748:	fa46 f00e 	asr.w	r0, r6, lr
 800c74c:	4481      	add	r9, r0
 800c74e:	fa00 f00e 	lsl.w	r0, r0, lr
 800c752:	1a36      	subs	r6, r6, r0
 800c754:	f1c5 0007 	rsb	r0, r5, #7
 800c758:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 800c75c:	4106      	asrs	r6, r0
 800c75e:	2e00      	cmp	r6, #0
 800c760:	dd3c      	ble.n	800c7dc <__kernel_rem_pio2f+0x1c0>
 800c762:	f04f 0e00 	mov.w	lr, #0
 800c766:	f109 0901 	add.w	r9, r9, #1
 800c76a:	4670      	mov	r0, lr
 800c76c:	4574      	cmp	r4, lr
 800c76e:	dc68      	bgt.n	800c842 <__kernel_rem_pio2f+0x226>
 800c770:	2d00      	cmp	r5, #0
 800c772:	dd03      	ble.n	800c77c <__kernel_rem_pio2f+0x160>
 800c774:	2d01      	cmp	r5, #1
 800c776:	d074      	beq.n	800c862 <__kernel_rem_pio2f+0x246>
 800c778:	2d02      	cmp	r5, #2
 800c77a:	d07d      	beq.n	800c878 <__kernel_rem_pio2f+0x25c>
 800c77c:	2e02      	cmp	r6, #2
 800c77e:	d12d      	bne.n	800c7dc <__kernel_rem_pio2f+0x1c0>
 800c780:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800c784:	ee30 8a48 	vsub.f32	s16, s0, s16
 800c788:	b340      	cbz	r0, 800c7dc <__kernel_rem_pio2f+0x1c0>
 800c78a:	4628      	mov	r0, r5
 800c78c:	9306      	str	r3, [sp, #24]
 800c78e:	f000 f9ad 	bl	800caec <scalbnf>
 800c792:	9b06      	ldr	r3, [sp, #24]
 800c794:	ee38 8a40 	vsub.f32	s16, s16, s0
 800c798:	e020      	b.n	800c7dc <__kernel_rem_pio2f+0x1c0>
 800c79a:	ee60 7a28 	vmul.f32	s15, s0, s17
 800c79e:	3e01      	subs	r6, #1
 800c7a0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c7a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c7a8:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800c7ac:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800c7b0:	ecac 0a01 	vstmia	ip!, {s0}
 800c7b4:	ed30 0a01 	vldmdb	r0!, {s0}
 800c7b8:	ee37 0a80 	vadd.f32	s0, s15, s0
 800c7bc:	e79e      	b.n	800c6fc <__kernel_rem_pio2f+0xe0>
 800c7be:	d105      	bne.n	800c7cc <__kernel_rem_pio2f+0x1b0>
 800c7c0:	1e60      	subs	r0, r4, #1
 800c7c2:	a908      	add	r1, sp, #32
 800c7c4:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 800c7c8:	11f6      	asrs	r6, r6, #7
 800c7ca:	e7c8      	b.n	800c75e <__kernel_rem_pio2f+0x142>
 800c7cc:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800c7d0:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800c7d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c7d8:	da31      	bge.n	800c83e <__kernel_rem_pio2f+0x222>
 800c7da:	2600      	movs	r6, #0
 800c7dc:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800c7e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c7e4:	f040 8098 	bne.w	800c918 <__kernel_rem_pio2f+0x2fc>
 800c7e8:	1e60      	subs	r0, r4, #1
 800c7ea:	2200      	movs	r2, #0
 800c7ec:	4550      	cmp	r0, sl
 800c7ee:	da4b      	bge.n	800c888 <__kernel_rem_pio2f+0x26c>
 800c7f0:	2a00      	cmp	r2, #0
 800c7f2:	d065      	beq.n	800c8c0 <__kernel_rem_pio2f+0x2a4>
 800c7f4:	3c01      	subs	r4, #1
 800c7f6:	ab08      	add	r3, sp, #32
 800c7f8:	3d08      	subs	r5, #8
 800c7fa:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800c7fe:	2b00      	cmp	r3, #0
 800c800:	d0f8      	beq.n	800c7f4 <__kernel_rem_pio2f+0x1d8>
 800c802:	4628      	mov	r0, r5
 800c804:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800c808:	f000 f970 	bl	800caec <scalbnf>
 800c80c:	1c63      	adds	r3, r4, #1
 800c80e:	aa44      	add	r2, sp, #272	@ 0x110
 800c810:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 800c910 <__kernel_rem_pio2f+0x2f4>
 800c814:	0099      	lsls	r1, r3, #2
 800c816:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800c81a:	4623      	mov	r3, r4
 800c81c:	2b00      	cmp	r3, #0
 800c81e:	f280 80a9 	bge.w	800c974 <__kernel_rem_pio2f+0x358>
 800c822:	4623      	mov	r3, r4
 800c824:	2b00      	cmp	r3, #0
 800c826:	f2c0 80c7 	blt.w	800c9b8 <__kernel_rem_pio2f+0x39c>
 800c82a:	aa44      	add	r2, sp, #272	@ 0x110
 800c82c:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800c830:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 800c908 <__kernel_rem_pio2f+0x2ec>
 800c834:	eddf 7a37 	vldr	s15, [pc, #220]	@ 800c914 <__kernel_rem_pio2f+0x2f8>
 800c838:	2000      	movs	r0, #0
 800c83a:	1ae2      	subs	r2, r4, r3
 800c83c:	e0b1      	b.n	800c9a2 <__kernel_rem_pio2f+0x386>
 800c83e:	2602      	movs	r6, #2
 800c840:	e78f      	b.n	800c762 <__kernel_rem_pio2f+0x146>
 800c842:	f852 1b04 	ldr.w	r1, [r2], #4
 800c846:	b948      	cbnz	r0, 800c85c <__kernel_rem_pio2f+0x240>
 800c848:	b121      	cbz	r1, 800c854 <__kernel_rem_pio2f+0x238>
 800c84a:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 800c84e:	f842 1c04 	str.w	r1, [r2, #-4]
 800c852:	2101      	movs	r1, #1
 800c854:	f10e 0e01 	add.w	lr, lr, #1
 800c858:	4608      	mov	r0, r1
 800c85a:	e787      	b.n	800c76c <__kernel_rem_pio2f+0x150>
 800c85c:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 800c860:	e7f5      	b.n	800c84e <__kernel_rem_pio2f+0x232>
 800c862:	f104 3cff 	add.w	ip, r4, #4294967295
 800c866:	aa08      	add	r2, sp, #32
 800c868:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800c86c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800c870:	a908      	add	r1, sp, #32
 800c872:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 800c876:	e781      	b.n	800c77c <__kernel_rem_pio2f+0x160>
 800c878:	f104 3cff 	add.w	ip, r4, #4294967295
 800c87c:	aa08      	add	r2, sp, #32
 800c87e:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800c882:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800c886:	e7f3      	b.n	800c870 <__kernel_rem_pio2f+0x254>
 800c888:	a908      	add	r1, sp, #32
 800c88a:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800c88e:	3801      	subs	r0, #1
 800c890:	430a      	orrs	r2, r1
 800c892:	e7ab      	b.n	800c7ec <__kernel_rem_pio2f+0x1d0>
 800c894:	3201      	adds	r2, #1
 800c896:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800c89a:	2e00      	cmp	r6, #0
 800c89c:	d0fa      	beq.n	800c894 <__kernel_rem_pio2f+0x278>
 800c89e:	9905      	ldr	r1, [sp, #20]
 800c8a0:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 800c8a4:	eb0d 0001 	add.w	r0, sp, r1
 800c8a8:	18e6      	adds	r6, r4, r3
 800c8aa:	a91c      	add	r1, sp, #112	@ 0x70
 800c8ac:	f104 0c01 	add.w	ip, r4, #1
 800c8b0:	384c      	subs	r0, #76	@ 0x4c
 800c8b2:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800c8b6:	4422      	add	r2, r4
 800c8b8:	4562      	cmp	r2, ip
 800c8ba:	da04      	bge.n	800c8c6 <__kernel_rem_pio2f+0x2aa>
 800c8bc:	4614      	mov	r4, r2
 800c8be:	e710      	b.n	800c6e2 <__kernel_rem_pio2f+0xc6>
 800c8c0:	9804      	ldr	r0, [sp, #16]
 800c8c2:	2201      	movs	r2, #1
 800c8c4:	e7e7      	b.n	800c896 <__kernel_rem_pio2f+0x27a>
 800c8c6:	9903      	ldr	r1, [sp, #12]
 800c8c8:	f8dd e004 	ldr.w	lr, [sp, #4]
 800c8cc:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 800c8d0:	9105      	str	r1, [sp, #20]
 800c8d2:	ee07 1a90 	vmov	s15, r1
 800c8d6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c8da:	2400      	movs	r4, #0
 800c8dc:	ece6 7a01 	vstmia	r6!, {s15}
 800c8e0:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 800c914 <__kernel_rem_pio2f+0x2f8>
 800c8e4:	46b1      	mov	r9, r6
 800c8e6:	455c      	cmp	r4, fp
 800c8e8:	dd04      	ble.n	800c8f4 <__kernel_rem_pio2f+0x2d8>
 800c8ea:	ece0 7a01 	vstmia	r0!, {s15}
 800c8ee:	f10c 0c01 	add.w	ip, ip, #1
 800c8f2:	e7e1      	b.n	800c8b8 <__kernel_rem_pio2f+0x29c>
 800c8f4:	ecfe 6a01 	vldmia	lr!, {s13}
 800c8f8:	ed39 7a01 	vldmdb	r9!, {s14}
 800c8fc:	3401      	adds	r4, #1
 800c8fe:	eee6 7a87 	vfma.f32	s15, s13, s14
 800c902:	e7f0      	b.n	800c8e6 <__kernel_rem_pio2f+0x2ca>
 800c904:	0800d550 	.word	0x0800d550
 800c908:	0800d524 	.word	0x0800d524
 800c90c:	43800000 	.word	0x43800000
 800c910:	3b800000 	.word	0x3b800000
 800c914:	00000000 	.word	0x00000000
 800c918:	9b02      	ldr	r3, [sp, #8]
 800c91a:	eeb0 0a48 	vmov.f32	s0, s16
 800c91e:	eba3 0008 	sub.w	r0, r3, r8
 800c922:	f000 f8e3 	bl	800caec <scalbnf>
 800c926:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 800c90c <__kernel_rem_pio2f+0x2f0>
 800c92a:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800c92e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c932:	db19      	blt.n	800c968 <__kernel_rem_pio2f+0x34c>
 800c934:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 800c910 <__kernel_rem_pio2f+0x2f4>
 800c938:	ee60 7a27 	vmul.f32	s15, s0, s15
 800c93c:	aa08      	add	r2, sp, #32
 800c93e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c942:	3508      	adds	r5, #8
 800c944:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c948:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800c94c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c950:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800c954:	ee10 3a10 	vmov	r3, s0
 800c958:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800c95c:	ee17 3a90 	vmov	r3, s15
 800c960:	3401      	adds	r4, #1
 800c962:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800c966:	e74c      	b.n	800c802 <__kernel_rem_pio2f+0x1e6>
 800c968:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800c96c:	aa08      	add	r2, sp, #32
 800c96e:	ee10 3a10 	vmov	r3, s0
 800c972:	e7f6      	b.n	800c962 <__kernel_rem_pio2f+0x346>
 800c974:	a808      	add	r0, sp, #32
 800c976:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800c97a:	9001      	str	r0, [sp, #4]
 800c97c:	ee07 0a90 	vmov	s15, r0
 800c980:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c984:	3b01      	subs	r3, #1
 800c986:	ee67 7a80 	vmul.f32	s15, s15, s0
 800c98a:	ee20 0a07 	vmul.f32	s0, s0, s14
 800c98e:	ed62 7a01 	vstmdb	r2!, {s15}
 800c992:	e743      	b.n	800c81c <__kernel_rem_pio2f+0x200>
 800c994:	ecfc 6a01 	vldmia	ip!, {s13}
 800c998:	ecb5 7a01 	vldmia	r5!, {s14}
 800c99c:	eee6 7a87 	vfma.f32	s15, s13, s14
 800c9a0:	3001      	adds	r0, #1
 800c9a2:	4550      	cmp	r0, sl
 800c9a4:	dc01      	bgt.n	800c9aa <__kernel_rem_pio2f+0x38e>
 800c9a6:	4290      	cmp	r0, r2
 800c9a8:	ddf4      	ble.n	800c994 <__kernel_rem_pio2f+0x378>
 800c9aa:	a858      	add	r0, sp, #352	@ 0x160
 800c9ac:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800c9b0:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 800c9b4:	3b01      	subs	r3, #1
 800c9b6:	e735      	b.n	800c824 <__kernel_rem_pio2f+0x208>
 800c9b8:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800c9ba:	2b02      	cmp	r3, #2
 800c9bc:	dc09      	bgt.n	800c9d2 <__kernel_rem_pio2f+0x3b6>
 800c9be:	2b00      	cmp	r3, #0
 800c9c0:	dc27      	bgt.n	800ca12 <__kernel_rem_pio2f+0x3f6>
 800c9c2:	d040      	beq.n	800ca46 <__kernel_rem_pio2f+0x42a>
 800c9c4:	f009 0007 	and.w	r0, r9, #7
 800c9c8:	b059      	add	sp, #356	@ 0x164
 800c9ca:	ecbd 8b04 	vpop	{d8-d9}
 800c9ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c9d2:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800c9d4:	2b03      	cmp	r3, #3
 800c9d6:	d1f5      	bne.n	800c9c4 <__kernel_rem_pio2f+0x3a8>
 800c9d8:	aa30      	add	r2, sp, #192	@ 0xc0
 800c9da:	1f0b      	subs	r3, r1, #4
 800c9dc:	4413      	add	r3, r2
 800c9de:	461a      	mov	r2, r3
 800c9e0:	4620      	mov	r0, r4
 800c9e2:	2800      	cmp	r0, #0
 800c9e4:	dc50      	bgt.n	800ca88 <__kernel_rem_pio2f+0x46c>
 800c9e6:	4622      	mov	r2, r4
 800c9e8:	2a01      	cmp	r2, #1
 800c9ea:	dc5d      	bgt.n	800caa8 <__kernel_rem_pio2f+0x48c>
 800c9ec:	ab30      	add	r3, sp, #192	@ 0xc0
 800c9ee:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 800c914 <__kernel_rem_pio2f+0x2f8>
 800c9f2:	440b      	add	r3, r1
 800c9f4:	2c01      	cmp	r4, #1
 800c9f6:	dc67      	bgt.n	800cac8 <__kernel_rem_pio2f+0x4ac>
 800c9f8:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 800c9fc:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 800ca00:	2e00      	cmp	r6, #0
 800ca02:	d167      	bne.n	800cad4 <__kernel_rem_pio2f+0x4b8>
 800ca04:	edc7 6a00 	vstr	s13, [r7]
 800ca08:	ed87 7a01 	vstr	s14, [r7, #4]
 800ca0c:	edc7 7a02 	vstr	s15, [r7, #8]
 800ca10:	e7d8      	b.n	800c9c4 <__kernel_rem_pio2f+0x3a8>
 800ca12:	ab30      	add	r3, sp, #192	@ 0xc0
 800ca14:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 800c914 <__kernel_rem_pio2f+0x2f8>
 800ca18:	440b      	add	r3, r1
 800ca1a:	4622      	mov	r2, r4
 800ca1c:	2a00      	cmp	r2, #0
 800ca1e:	da24      	bge.n	800ca6a <__kernel_rem_pio2f+0x44e>
 800ca20:	b34e      	cbz	r6, 800ca76 <__kernel_rem_pio2f+0x45a>
 800ca22:	eef1 7a47 	vneg.f32	s15, s14
 800ca26:	edc7 7a00 	vstr	s15, [r7]
 800ca2a:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 800ca2e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ca32:	aa31      	add	r2, sp, #196	@ 0xc4
 800ca34:	2301      	movs	r3, #1
 800ca36:	429c      	cmp	r4, r3
 800ca38:	da20      	bge.n	800ca7c <__kernel_rem_pio2f+0x460>
 800ca3a:	b10e      	cbz	r6, 800ca40 <__kernel_rem_pio2f+0x424>
 800ca3c:	eef1 7a67 	vneg.f32	s15, s15
 800ca40:	edc7 7a01 	vstr	s15, [r7, #4]
 800ca44:	e7be      	b.n	800c9c4 <__kernel_rem_pio2f+0x3a8>
 800ca46:	ab30      	add	r3, sp, #192	@ 0xc0
 800ca48:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 800c914 <__kernel_rem_pio2f+0x2f8>
 800ca4c:	440b      	add	r3, r1
 800ca4e:	2c00      	cmp	r4, #0
 800ca50:	da05      	bge.n	800ca5e <__kernel_rem_pio2f+0x442>
 800ca52:	b10e      	cbz	r6, 800ca58 <__kernel_rem_pio2f+0x43c>
 800ca54:	eef1 7a67 	vneg.f32	s15, s15
 800ca58:	edc7 7a00 	vstr	s15, [r7]
 800ca5c:	e7b2      	b.n	800c9c4 <__kernel_rem_pio2f+0x3a8>
 800ca5e:	ed33 7a01 	vldmdb	r3!, {s14}
 800ca62:	3c01      	subs	r4, #1
 800ca64:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ca68:	e7f1      	b.n	800ca4e <__kernel_rem_pio2f+0x432>
 800ca6a:	ed73 7a01 	vldmdb	r3!, {s15}
 800ca6e:	3a01      	subs	r2, #1
 800ca70:	ee37 7a27 	vadd.f32	s14, s14, s15
 800ca74:	e7d2      	b.n	800ca1c <__kernel_rem_pio2f+0x400>
 800ca76:	eef0 7a47 	vmov.f32	s15, s14
 800ca7a:	e7d4      	b.n	800ca26 <__kernel_rem_pio2f+0x40a>
 800ca7c:	ecb2 7a01 	vldmia	r2!, {s14}
 800ca80:	3301      	adds	r3, #1
 800ca82:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ca86:	e7d6      	b.n	800ca36 <__kernel_rem_pio2f+0x41a>
 800ca88:	ed72 7a01 	vldmdb	r2!, {s15}
 800ca8c:	edd2 6a01 	vldr	s13, [r2, #4]
 800ca90:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800ca94:	3801      	subs	r0, #1
 800ca96:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ca9a:	ed82 7a00 	vstr	s14, [r2]
 800ca9e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800caa2:	edc2 7a01 	vstr	s15, [r2, #4]
 800caa6:	e79c      	b.n	800c9e2 <__kernel_rem_pio2f+0x3c6>
 800caa8:	ed73 7a01 	vldmdb	r3!, {s15}
 800caac:	edd3 6a01 	vldr	s13, [r3, #4]
 800cab0:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800cab4:	3a01      	subs	r2, #1
 800cab6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800caba:	ed83 7a00 	vstr	s14, [r3]
 800cabe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cac2:	edc3 7a01 	vstr	s15, [r3, #4]
 800cac6:	e78f      	b.n	800c9e8 <__kernel_rem_pio2f+0x3cc>
 800cac8:	ed33 7a01 	vldmdb	r3!, {s14}
 800cacc:	3c01      	subs	r4, #1
 800cace:	ee77 7a87 	vadd.f32	s15, s15, s14
 800cad2:	e78f      	b.n	800c9f4 <__kernel_rem_pio2f+0x3d8>
 800cad4:	eef1 6a66 	vneg.f32	s13, s13
 800cad8:	eeb1 7a47 	vneg.f32	s14, s14
 800cadc:	edc7 6a00 	vstr	s13, [r7]
 800cae0:	ed87 7a01 	vstr	s14, [r7, #4]
 800cae4:	eef1 7a67 	vneg.f32	s15, s15
 800cae8:	e790      	b.n	800ca0c <__kernel_rem_pio2f+0x3f0>
 800caea:	bf00      	nop

0800caec <scalbnf>:
 800caec:	ee10 3a10 	vmov	r3, s0
 800caf0:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800caf4:	d02b      	beq.n	800cb4e <scalbnf+0x62>
 800caf6:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800cafa:	d302      	bcc.n	800cb02 <scalbnf+0x16>
 800cafc:	ee30 0a00 	vadd.f32	s0, s0, s0
 800cb00:	4770      	bx	lr
 800cb02:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800cb06:	d123      	bne.n	800cb50 <scalbnf+0x64>
 800cb08:	4b24      	ldr	r3, [pc, #144]	@ (800cb9c <scalbnf+0xb0>)
 800cb0a:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800cba0 <scalbnf+0xb4>
 800cb0e:	4298      	cmp	r0, r3
 800cb10:	ee20 0a27 	vmul.f32	s0, s0, s15
 800cb14:	db17      	blt.n	800cb46 <scalbnf+0x5a>
 800cb16:	ee10 3a10 	vmov	r3, s0
 800cb1a:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800cb1e:	3a19      	subs	r2, #25
 800cb20:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800cb24:	4288      	cmp	r0, r1
 800cb26:	dd15      	ble.n	800cb54 <scalbnf+0x68>
 800cb28:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800cba4 <scalbnf+0xb8>
 800cb2c:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800cba8 <scalbnf+0xbc>
 800cb30:	ee10 3a10 	vmov	r3, s0
 800cb34:	eeb0 7a67 	vmov.f32	s14, s15
 800cb38:	2b00      	cmp	r3, #0
 800cb3a:	bfb8      	it	lt
 800cb3c:	eef0 7a66 	vmovlt.f32	s15, s13
 800cb40:	ee27 0a87 	vmul.f32	s0, s15, s14
 800cb44:	4770      	bx	lr
 800cb46:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800cbac <scalbnf+0xc0>
 800cb4a:	ee27 0a80 	vmul.f32	s0, s15, s0
 800cb4e:	4770      	bx	lr
 800cb50:	0dd2      	lsrs	r2, r2, #23
 800cb52:	e7e5      	b.n	800cb20 <scalbnf+0x34>
 800cb54:	4410      	add	r0, r2
 800cb56:	28fe      	cmp	r0, #254	@ 0xfe
 800cb58:	dce6      	bgt.n	800cb28 <scalbnf+0x3c>
 800cb5a:	2800      	cmp	r0, #0
 800cb5c:	dd06      	ble.n	800cb6c <scalbnf+0x80>
 800cb5e:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800cb62:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800cb66:	ee00 3a10 	vmov	s0, r3
 800cb6a:	4770      	bx	lr
 800cb6c:	f110 0f16 	cmn.w	r0, #22
 800cb70:	da09      	bge.n	800cb86 <scalbnf+0x9a>
 800cb72:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800cbac <scalbnf+0xc0>
 800cb76:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800cbb0 <scalbnf+0xc4>
 800cb7a:	ee10 3a10 	vmov	r3, s0
 800cb7e:	eeb0 7a67 	vmov.f32	s14, s15
 800cb82:	2b00      	cmp	r3, #0
 800cb84:	e7d9      	b.n	800cb3a <scalbnf+0x4e>
 800cb86:	3019      	adds	r0, #25
 800cb88:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800cb8c:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800cb90:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800cbb4 <scalbnf+0xc8>
 800cb94:	ee07 3a90 	vmov	s15, r3
 800cb98:	e7d7      	b.n	800cb4a <scalbnf+0x5e>
 800cb9a:	bf00      	nop
 800cb9c:	ffff3cb0 	.word	0xffff3cb0
 800cba0:	4c000000 	.word	0x4c000000
 800cba4:	7149f2ca 	.word	0x7149f2ca
 800cba8:	f149f2ca 	.word	0xf149f2ca
 800cbac:	0da24260 	.word	0x0da24260
 800cbb0:	8da24260 	.word	0x8da24260
 800cbb4:	33000000 	.word	0x33000000

0800cbb8 <floorf>:
 800cbb8:	ee10 3a10 	vmov	r3, s0
 800cbbc:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800cbc0:	3a7f      	subs	r2, #127	@ 0x7f
 800cbc2:	2a16      	cmp	r2, #22
 800cbc4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800cbc8:	dc2b      	bgt.n	800cc22 <floorf+0x6a>
 800cbca:	2a00      	cmp	r2, #0
 800cbcc:	da12      	bge.n	800cbf4 <floorf+0x3c>
 800cbce:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800cc34 <floorf+0x7c>
 800cbd2:	ee30 0a27 	vadd.f32	s0, s0, s15
 800cbd6:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800cbda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cbde:	dd06      	ble.n	800cbee <floorf+0x36>
 800cbe0:	2b00      	cmp	r3, #0
 800cbe2:	da24      	bge.n	800cc2e <floorf+0x76>
 800cbe4:	2900      	cmp	r1, #0
 800cbe6:	4b14      	ldr	r3, [pc, #80]	@ (800cc38 <floorf+0x80>)
 800cbe8:	bf08      	it	eq
 800cbea:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 800cbee:	ee00 3a10 	vmov	s0, r3
 800cbf2:	4770      	bx	lr
 800cbf4:	4911      	ldr	r1, [pc, #68]	@ (800cc3c <floorf+0x84>)
 800cbf6:	4111      	asrs	r1, r2
 800cbf8:	420b      	tst	r3, r1
 800cbfa:	d0fa      	beq.n	800cbf2 <floorf+0x3a>
 800cbfc:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 800cc34 <floorf+0x7c>
 800cc00:	ee30 0a27 	vadd.f32	s0, s0, s15
 800cc04:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800cc08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc0c:	ddef      	ble.n	800cbee <floorf+0x36>
 800cc0e:	2b00      	cmp	r3, #0
 800cc10:	bfbe      	ittt	lt
 800cc12:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 800cc16:	fa40 f202 	asrlt.w	r2, r0, r2
 800cc1a:	189b      	addlt	r3, r3, r2
 800cc1c:	ea23 0301 	bic.w	r3, r3, r1
 800cc20:	e7e5      	b.n	800cbee <floorf+0x36>
 800cc22:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800cc26:	d3e4      	bcc.n	800cbf2 <floorf+0x3a>
 800cc28:	ee30 0a00 	vadd.f32	s0, s0, s0
 800cc2c:	4770      	bx	lr
 800cc2e:	2300      	movs	r3, #0
 800cc30:	e7dd      	b.n	800cbee <floorf+0x36>
 800cc32:	bf00      	nop
 800cc34:	7149f2ca 	.word	0x7149f2ca
 800cc38:	bf800000 	.word	0xbf800000
 800cc3c:	007fffff 	.word	0x007fffff

0800cc40 <_init>:
 800cc40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc42:	bf00      	nop
 800cc44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cc46:	bc08      	pop	{r3}
 800cc48:	469e      	mov	lr, r3
 800cc4a:	4770      	bx	lr

0800cc4c <_fini>:
 800cc4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc4e:	bf00      	nop
 800cc50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cc52:	bc08      	pop	{r3}
 800cc54:	469e      	mov	lr, r3
 800cc56:	4770      	bx	lr
