

================================================================
== Vitis HLS Report for 'dataflow_parent_loop_proc'
================================================================
* Date:           Tue Jan  9 15:43:07 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        stream2mem
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max    | min |   max   |   Type  |
    +---------+---------+----------+-----------+-----+---------+---------+
    |      470|  8860332|  4.700 us|  88.603 ms|  470|  8860332|       no|
    +---------+---------+----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------+------------------------------------+---------+---------+----------+-----------+-----+------+----------+
        |                                       |                                    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline |
        |                Instance               |               Module               |   min   |   max   |    min   |    max    | min |  max |   Type   |
        +---------------------------------------+------------------------------------+---------+---------+----------+-----------+-----+------+----------+
        |dataflow_in_loop_VITIS_LOOP_25_1_1_U0  |dataflow_in_loop_VITIS_LOOP_25_1_1  |       38|     8213|  0.380 us|  82.130 us|   39|  8204|  dataflow|
        +---------------------------------------+------------------------------------+---------+---------+----------+-----------+-----+------+----------+

        * Loop: 
        +-------------------+---------+---------+-----------+-----------+-----------+-----------+----------+
        |                   |  Latency (cycles) | Iteration |  Initiation Interval  |    Trip   |          |
        |     Loop Name     |   min   |   max   |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +-------------------+---------+---------+-----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_25_1  |      469|  8860331|  41 ~ 8216|          -|          -|  12 ~ 1080|        no|
        +-------------------+---------+---------+-----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|     159|     45|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        1|    2|     819|   1338|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     18|    -|
|Register         |        -|    -|      22|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|    2|    1000|   1401|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|   ~0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |                Instance               |               Module               | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |dataflow_in_loop_VITIS_LOOP_25_1_1_U0  |dataflow_in_loop_VITIS_LOOP_25_1_1  |        1|   2|  819|  1338|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |Total                                  |                                    |        1|   2|  819|  1338|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+----+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+----+----+------------+------------+
    |loop_dataflow_input_count   |         +|   0|  53|  15|          11|           1|
    |loop_dataflow_output_count  |         +|   0|  53|  15|          11|           1|
    |bound_minus_1               |         -|   0|  53|  15|          11|           1|
    +----------------------------+----------+----+----+----+------------+------------+
    |Total                       |          |   0| 159|  45|          33|           3|
    +----------------------------+----------+----+----+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |loop_dataflow_input_count   |   9|          2|   11|         22|
    |loop_dataflow_output_count  |   9|          2|   11|         22|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  18|          4|   22|         44|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |loop_dataflow_input_count   |  11|   0|   11|          0|
    |loop_dataflow_output_count  |  11|   0|   11|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       |  22|   0|   22|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+---------------------+-----+-----+------------+---------------------------+--------------+
|local_rows           |   in|   11|     ap_none|                 local_rows|        scalar|
|p_read               |   in|    8|     ap_none|                     p_read|        scalar|
|p_read_ap_vld        |   in|    1|     ap_none|                     p_read|        scalar|
|img_data_dout        |   in|   24|     ap_fifo|                   img_data|       pointer|
|img_data_empty_n     |   in|    1|     ap_fifo|                   img_data|       pointer|
|img_data_read        |  out|    1|     ap_fifo|                   img_data|       pointer|
|baseAddr_address0    |  out|    2|   ap_memory|                   baseAddr|         array|
|baseAddr_ce0         |  out|    1|   ap_memory|                   baseAddr|         array|
|baseAddr_d0          |  out|   32|   ap_memory|                   baseAddr|         array|
|baseAddr_q0          |   in|   32|   ap_memory|                   baseAddr|         array|
|baseAddr_we0         |  out|    1|   ap_memory|                   baseAddr|         array|
|r                    |   in|   32|     ap_none|                          r|        scalar|
|r_ap_vld             |   in|    1|     ap_none|                          r|        scalar|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                       gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                       gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                       gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                       gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                       gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                       gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                       gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                       gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                       gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|                       gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|                       gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                       gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                       gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                       gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                       gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                       gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                       gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                       gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                       gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                       gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|                       gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                       gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                       gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                       gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                       gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                       gmem|       pointer|
|pMemPort             |   in|   64|     ap_none|                   pMemPort|        scalar|
|pMemPort_ap_vld      |   in|    1|     ap_none|                   pMemPort|        scalar|
|index                |   in|   32|     ap_none|                      index|       pointer|
|index_ap_vld         |   in|    1|     ap_none|                      index|       pointer|
|ap_clk               |   in|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc|  return value|
+---------------------+-----+-----+------------+---------------------------+--------------+

