
*** Running vivado
    with args -log digital_recognition.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source digital_recognition.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source digital_recognition.tcl -notrace
Command: synth_design -top digital_recognition -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 57120 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 470.754 ; gain = 100.457
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'digital_recognition' [v:/vivado/Arm_ipi_repository/number_recgonize/src/digital_recognition.v:4]
INFO: [Synth 8-6157] synthesizing module 'fifo_y' [v:/vivado/Arm_ipi_repository/number_recgonize/src/fifo_y.v:3]
INFO: [Synth 8-638] synthesizing module 'digital_ram' [v:/vivado/Arm_ipi_repository/number_recgonize/src/digital_ram/synth/digital_ram.vhd:71]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: digital_ram.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 1 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 1920 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 1920 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 1 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 1920 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 1920 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     1.968537 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'v:/vivado/Arm_ipi_repository/number_recgonize/src/digital_ram/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [v:/vivado/Arm_ipi_repository/number_recgonize/src/digital_ram/synth/digital_ram.vhd:237]
INFO: [Synth 8-256] done synthesizing module 'digital_ram' (9#1) [v:/vivado/Arm_ipi_repository/number_recgonize/src/digital_ram/synth/digital_ram.vhd:71]
WARNING: [Synth 8-3848] Net empty in module/entity fifo_y does not have driver. [v:/vivado/Arm_ipi_repository/number_recgonize/src/fifo_y.v:9]
WARNING: [Synth 8-3848] Net full in module/entity fifo_y does not have driver. [v:/vivado/Arm_ipi_repository/number_recgonize/src/fifo_y.v:10]
WARNING: [Synth 8-3848] Net usedw in module/entity fifo_y does not have driver. [v:/vivado/Arm_ipi_repository/number_recgonize/src/fifo_y.v:12]
INFO: [Synth 8-6155] done synthesizing module 'fifo_y' (10#1) [v:/vivado/Arm_ipi_repository/number_recgonize/src/fifo_y.v:3]
WARNING: [Synth 8-6014] Unused sequential element TFT_VS_rise_r2_reg was removed.  [v:/vivado/Arm_ipi_repository/number_recgonize/src/digital_recognition.v:79]
INFO: [Synth 8-6155] done synthesizing module 'digital_recognition' (11#1) [v:/vivado/Arm_ipi_repository/number_recgonize/src/digital_recognition.v:4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port REGCEA[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port RSTB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[0]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port SBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[0]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port RSTA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ENA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port RSTB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AClk
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWID[3]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWID[2]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWID[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWID[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[31]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[30]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[29]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[28]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[27]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[26]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[25]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[24]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[23]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[22]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[21]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[20]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[19]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[18]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[17]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[16]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[15]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[14]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[13]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[12]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[11]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[10]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[9]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[8]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[7]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[6]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[5]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[4]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[3]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[2]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWADDR[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWLEN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWLEN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWLEN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWLEN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWLEN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWLEN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWLEN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWLEN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWSIZE[2]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWSIZE[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWSIZE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWBURST[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWBURST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_AWVALID
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_WDATA[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_synth has unconnected port S_AXI_WSTRB[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 736.676 ; gain = 366.379
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 736.676 ; gain = 366.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 736.676 ; gain = 366.379
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [v:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.tmp/digital_recognition_v1_1_project/digital_recognition_v1_1_project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [v:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.tmp/digital_recognition_v1_1_project/digital_recognition_v1_1_project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 862.633 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:11 ; elapsed = 00:01:15 . Memory (MB): peak = 862.633 ; gain = 492.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:11 ; elapsed = 00:01:15 . Memory (MB): peak = 862.633 ; gain = 492.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for fifo_y_inst/fifo_y_ram. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:11 ; elapsed = 00:01:15 . Memory (MB): peak = 862.633 ; gain = 492.336
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "th_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rd_y_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_y_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:11 ; elapsed = 00:01:16 . Memory (MB): peak = 862.633 ; gain = 492.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               24 Bit    Registers := 2     
	               18 Bit    Registers := 5     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 23    
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module digital_recognition 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               24 Bit    Registers := 2     
	               18 Bit    Registers := 5     
	               12 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 23    
	   3 Input      1 Bit        Muxes := 1     
Module fifo_y 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "th_flag" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP v_5_r1, operation Mode is: A*B.
DSP Report: operator v_5_r1 is absorbed into DSP v_5_r1.
DSP Report: Generating DSP v_5_r0, operation Mode is: PCIN+A*B.
DSP Report: operator v_5_r0 is absorbed into DSP v_5_r0.
DSP Report: operator v_5_r1 is absorbed into DSP v_5_r0.
DSP Report: Generating DSP v_3_r1, operation Mode is: A*B.
DSP Report: operator v_3_r1 is absorbed into DSP v_3_r1.
DSP Report: Generating DSP v_3_r0, operation Mode is: PCIN+A*B.
DSP Report: operator v_3_r0 is absorbed into DSP v_3_r0.
DSP Report: operator v_3_r1 is absorbed into DSP v_3_r0.
INFO: [Synth 8-3886] merging instance 'vcount_r_r_reg[0]' (FDCE) to 'vcount_r_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'vcount_r_r_reg[1]' (FDCE) to 'vcount_r_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'vcount_r_r_reg[2]' (FDCE) to 'vcount_r_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'vcount_r_r_reg[3]' (FDCE) to 'vcount_r_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'vcount_r_r_reg[4]' (FDCE) to 'vcount_r_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'vcount_r_r_reg[5]' (FDCE) to 'vcount_l_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'vcount_l_r_reg[0]' (FDCE) to 'vcount_l_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'vcount_l_r_reg[1]' (FDCE) to 'vcount_l_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'vcount_l_r_reg[2]' (FDCE) to 'vcount_l_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'vcount_l_r_reg[3]' (FDCE) to 'vcount_l_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'vcount_l_r_reg[4]' (FDCE) to 'vcount_l_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'vcount_l_r_reg[5]' (FDCE) to 'hcount_r_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'hcount_r_r_reg[0]' (FDCE) to 'hcount_r_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'hcount_l_r_reg[0]' (FDCE) to 'hcount_r_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'hcount_r_r_reg[1]' (FDCE) to 'hcount_r_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'hcount_l_r_reg[1]' (FDCE) to 'hcount_r_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'hcount_r_r_reg[2]' (FDCE) to 'hcount_r_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'hcount_l_r_reg[2]' (FDCE) to 'hcount_r_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'hcount_r_r_reg[3]' (FDCE) to 'hcount_r_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'hcount_l_r_reg[3]' (FDCE) to 'hcount_r_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'hcount_r_r_reg[4]' (FDCE) to 'hcount_r_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'hcount_l_r_reg[4]' (FDCE) to 'hcount_r_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'hcount_r_r_reg[5]' (FDCE) to 'hcount_l_r_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hcount_l_r_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\h_2_r_reg[17] )
WARNING: [Synth 8-3332] Sequential element (h_2_r_reg[17]) is unused and will be removed from module digital_recognition.
WARNING: [Synth 8-3332] Sequential element (h_2_r_reg[5]) is unused and will be removed from module digital_recognition.
WARNING: [Synth 8-3332] Sequential element (h_2_r_reg[4]) is unused and will be removed from module digital_recognition.
WARNING: [Synth 8-3332] Sequential element (h_2_r_reg[3]) is unused and will be removed from module digital_recognition.
WARNING: [Synth 8-3332] Sequential element (h_2_r_reg[2]) is unused and will be removed from module digital_recognition.
WARNING: [Synth 8-3332] Sequential element (h_2_r_reg[1]) is unused and will be removed from module digital_recognition.
WARNING: [Synth 8-3332] Sequential element (h_2_r_reg[0]) is unused and will be removed from module digital_recognition.
WARNING: [Synth 8-3332] Sequential element (h_2_reg[11]) is unused and will be removed from module digital_recognition.
WARNING: [Synth 8-3332] Sequential element (v_5_r_reg[11]) is unused and will be removed from module digital_recognition.
WARNING: [Synth 8-3332] Sequential element (v_5_r_reg[10]) is unused and will be removed from module digital_recognition.
WARNING: [Synth 8-3332] Sequential element (v_5_r_reg[9]) is unused and will be removed from module digital_recognition.
WARNING: [Synth 8-3332] Sequential element (v_5_r_reg[8]) is unused and will be removed from module digital_recognition.
WARNING: [Synth 8-3332] Sequential element (v_5_r_reg[7]) is unused and will be removed from module digital_recognition.
WARNING: [Synth 8-3332] Sequential element (v_5_r_reg[6]) is unused and will be removed from module digital_recognition.
WARNING: [Synth 8-3332] Sequential element (v_5_r_reg[5]) is unused and will be removed from module digital_recognition.
WARNING: [Synth 8-3332] Sequential element (v_5_r_reg[4]) is unused and will be removed from module digital_recognition.
WARNING: [Synth 8-3332] Sequential element (v_5_r_reg[3]) is unused and will be removed from module digital_recognition.
WARNING: [Synth 8-3332] Sequential element (v_5_r_reg[2]) is unused and will be removed from module digital_recognition.
WARNING: [Synth 8-3332] Sequential element (v_5_r_reg[1]) is unused and will be removed from module digital_recognition.
WARNING: [Synth 8-3332] Sequential element (v_5_r_reg[0]) is unused and will be removed from module digital_recognition.
WARNING: [Synth 8-3332] Sequential element (v_3_r_reg[11]) is unused and will be removed from module digital_recognition.
WARNING: [Synth 8-3332] Sequential element (v_3_r_reg[10]) is unused and will be removed from module digital_recognition.
WARNING: [Synth 8-3332] Sequential element (v_3_r_reg[9]) is unused and will be removed from module digital_recognition.
WARNING: [Synth 8-3332] Sequential element (v_3_r_reg[8]) is unused and will be removed from module digital_recognition.
WARNING: [Synth 8-3332] Sequential element (v_3_r_reg[7]) is unused and will be removed from module digital_recognition.
WARNING: [Synth 8-3332] Sequential element (v_3_r_reg[6]) is unused and will be removed from module digital_recognition.
WARNING: [Synth 8-3332] Sequential element (v_3_r_reg[5]) is unused and will be removed from module digital_recognition.
WARNING: [Synth 8-3332] Sequential element (v_3_r_reg[4]) is unused and will be removed from module digital_recognition.
WARNING: [Synth 8-3332] Sequential element (v_3_r_reg[3]) is unused and will be removed from module digital_recognition.
WARNING: [Synth 8-3332] Sequential element (v_3_r_reg[2]) is unused and will be removed from module digital_recognition.
WARNING: [Synth 8-3332] Sequential element (v_3_r_reg[1]) is unused and will be removed from module digital_recognition.
WARNING: [Synth 8-3332] Sequential element (v_3_r_reg[0]) is unused and will be removed from module digital_recognition.
WARNING: [Synth 8-3332] Sequential element (hcount_l_r_reg[5]) is unused and will be removed from module digital_recognition.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:01:18 . Memory (MB): peak = 862.633 ; gain = 492.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+--------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name         | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|digital_recognition | A*B         | 18     | 6      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|digital_recognition | PCIN+A*B    | 18     | 6      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|digital_recognition | A*B         | 18     | 6      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|digital_recognition | PCIN+A*B    | 18     | 6      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [v:/vivado/Arm_ipi_repository/number_recgonize/src/digital_recognition.v:95]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [v:/vivado/Arm_ipi_repository/number_recgonize/src/digital_recognition.v:94]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [v:/vivado/Arm_ipi_repository/number_recgonize/src/digital_recognition.v:95]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [v:/vivado/Arm_ipi_repository/number_recgonize/src/digital_recognition.v:94]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:27 ; elapsed = 00:01:32 . Memory (MB): peak = 908.895 ; gain = 538.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:27 ; elapsed = 00:01:32 . Memory (MB): peak = 909.117 ; gain = 538.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [v:/vivado/Arm_ipi_repository/number_recgonize/src/digital_recognition.v:90]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [v:/vivado/Arm_ipi_repository/number_recgonize/src/digital_recognition.v:91]
INFO: [Synth 8-3886] merging instance 'i_449' (FDCE) to 'i_436'
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [v:/vivado/Arm_ipi_repository/number_recgonize/src/digital_recognition.v:95]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [v:/vivado/Arm_ipi_repository/number_recgonize/src/digital_recognition.v:94]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [v:/vivado/Arm_ipi_repository/number_recgonize/src/digital_recognition.v:95]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [v:/vivado/Arm_ipi_repository/number_recgonize/src/digital_recognition.v:94]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:27 ; elapsed = 00:01:33 . Memory (MB): peak = 929.313 ; gain = 559.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:28 ; elapsed = 00:01:34 . Memory (MB): peak = 929.313 ; gain = 559.016
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:28 ; elapsed = 00:01:34 . Memory (MB): peak = 929.313 ; gain = 559.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:28 ; elapsed = 00:01:34 . Memory (MB): peak = 929.313 ; gain = 559.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:28 ; elapsed = 00:01:34 . Memory (MB): peak = 929.313 ; gain = 559.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:28 ; elapsed = 00:01:34 . Memory (MB): peak = 929.313 ; gain = 559.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:28 ; elapsed = 00:01:34 . Memory (MB): peak = 929.313 ; gain = 559.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    17|
|3     |DSP48E1  |     4|
|4     |LUT1     |    14|
|5     |LUT2     |    39|
|6     |LUT3     |    12|
|7     |LUT4     |    81|
|8     |LUT5     |    14|
|9     |LUT6     |    36|
|10    |RAMB18E1 |     1|
|11    |FDCE     |   147|
|12    |FDRE     |     6|
|13    |IBUF     |   127|
|14    |OBUF     |    52|
+------+---------+------+

Report Instance Areas: 
+------+-------------------------------------------------+-------------------------+------+
|      |Instance                                         |Module                   |Cells |
+------+-------------------------------------------------+-------------------------+------+
|1     |top                                              |                         |   551|
|2     |  fifo_y_inst                                    |fifo_y                   |    64|
|3     |    fifo_y_ram                                   |digital_ram              |     1|
|4     |      U0                                         |blk_mem_gen_v8_4_1       |     1|
|5     |        inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth |     1|
|6     |          \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top          |     1|
|7     |            \valid.cstr                          |blk_mem_gen_generic_cstr |     1|
|8     |              \ramloop[0].ram.r                  |blk_mem_gen_prim_width   |     1|
|9     |                \prim_noinit.ram                 |blk_mem_gen_prim_wrapper |     1|
+------+-------------------------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:28 ; elapsed = 00:01:34 . Memory (MB): peak = 929.313 ; gain = 559.016
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 157 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:01:25 . Memory (MB): peak = 929.313 ; gain = 433.059
Synthesis Optimization Complete : Time (s): cpu = 00:01:28 ; elapsed = 00:01:34 . Memory (MB): peak = 929.313 ; gain = 559.016
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 149 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 137 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:30 ; elapsed = 00:01:37 . Memory (MB): peak = 929.313 ; gain = 570.484
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'v:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.tmp/digital_recognition_v1_1_project/digital_recognition_v1_1_project.runs/synth_1/digital_recognition.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file digital_recognition_utilization_synth.rpt -pb digital_recognition_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.037 . Memory (MB): peak = 929.313 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jun  5 10:55:46 2019...
