<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="system/testbench/system_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_verbosity_pkg" />
 <file
   path="system/testbench/system_tb/simulation/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="system/testbench/system_tb/simulation/submodules/system_mm_interconnect_0_avalon_st_adapter.v"
   type="VERILOG"
   library="avalon_st_adapter" />
 <file
   path="system/testbench/system_tb/simulation/submodules/system_mm_interconnect_0_rsp_mux_003.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_003" />
 <file
   path="system/testbench/system_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_003" />
 <file
   path="system/testbench/system_tb/simulation/submodules/system_mm_interconnect_0_rsp_mux_002.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_002" />
 <file
   path="system/testbench/system_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_002" />
 <file
   path="system/testbench/system_tb/simulation/submodules/system_mm_interconnect_0_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="system/testbench/system_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="system/testbench/system_tb/simulation/submodules/system_mm_interconnect_0_rsp_demux_003.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux_003" />
 <file
   path="system/testbench/system_tb/simulation/submodules/system_mm_interconnect_0_cmd_mux_003.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_003" />
 <file
   path="system/testbench/system_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_003" />
 <file
   path="system/testbench/system_tb/simulation/submodules/system_mm_interconnect_0_cmd_mux_002.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_002" />
 <file
   path="system/testbench/system_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_002" />
 <file
   path="system/testbench/system_tb/simulation/submodules/system_mm_interconnect_0_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="system/testbench/system_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="system/testbench/system_tb/simulation/submodules/system_mm_interconnect_0_cmd_demux_003.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_003" />
 <file
   path="system/testbench/system_tb/simulation/submodules/system_mm_interconnect_0_cmd_demux_002.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_002" />
 <file
   path="system/testbench/system_tb/simulation/submodules/system_mm_interconnect_0_cmd_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_001" />
 <file
   path="system/testbench/system_tb/simulation/submodules/system_mm_interconnect_0_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="system/testbench/system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG"
   library="active_ascon_0_Master_Read_limiter" />
 <file
   path="system/testbench/system_tb/simulation/submodules/altera_merlin_reorder_memory.sv"
   type="SYSTEM_VERILOG"
   library="active_ascon_0_Master_Read_limiter" />
 <file
   path="system/testbench/system_tb/simulation/submodules/altera_avalon_sc_fifo.v"
   type="SYSTEM_VERILOG"
   library="active_ascon_0_Master_Read_limiter" />
 <file
   path="system/testbench/system_tb/simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="active_ascon_0_Master_Read_limiter" />
 <file
   path="system/testbench/system_tb/simulation/submodules/system_mm_interconnect_0_router_007.sv"
   type="SYSTEM_VERILOG"
   library="router_007" />
 <file
   path="system/testbench/system_tb/simulation/submodules/system_mm_interconnect_0_router_006.sv"
   type="SYSTEM_VERILOG"
   library="router_006" />
 <file
   path="system/testbench/system_tb/simulation/submodules/system_mm_interconnect_0_router_004.sv"
   type="SYSTEM_VERILOG"
   library="router_004" />
 <file
   path="system/testbench/system_tb/simulation/submodules/system_mm_interconnect_0_router_003.sv"
   type="SYSTEM_VERILOG"
   library="router_003" />
 <file
   path="system/testbench/system_tb/simulation/submodules/system_mm_interconnect_0_router_002.sv"
   type="SYSTEM_VERILOG"
   library="router_002" />
 <file
   path="system/testbench/system_tb/simulation/submodules/system_mm_interconnect_0_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="system/testbench/system_tb/simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="onchip_memory2_2_s1_agent_rsp_fifo" />
 <file
   path="system/testbench/system_tb/simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="onchip_memory2_2_s1_agent" />
 <file
   path="system/testbench/system_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="onchip_memory2_2_s1_agent" />
 <file
   path="system/testbench/system_tb/simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="active_ascon_0_Master_Read_agent" />
 <file
   path="system/testbench/system_tb/simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="onchip_memory2_2_s1_translator" />
 <file
   path="system/testbench/system_tb/simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="active_ascon_0_Master_Read_translator" />
 <file
   path="system/testbench/system_tb/simulation/submodules/system_nios2_gen2_0_cpu.sdc"
   type="SDC"
   library="cpu" />
 <file
   path="system/testbench/system_tb/simulation/submodules/system_nios2_gen2_0_cpu.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="system/testbench/system_tb/simulation/submodules/system_nios2_gen2_0_cpu_debug_slave_sysclk.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="system/testbench/system_tb/simulation/submodules/system_nios2_gen2_0_cpu_debug_slave_tck.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="system/testbench/system_tb/simulation/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="system/testbench/system_tb/simulation/submodules/system_nios2_gen2_0_cpu_nios2_waves.do"
   type="OTHER"
   library="cpu" />
 <file
   path="system/testbench/system_tb/simulation/submodules/system_nios2_gen2_0_cpu_ociram_default_contents.dat"
   type="DAT"
   library="cpu" />
 <file
   path="system/testbench/system_tb/simulation/submodules/system_nios2_gen2_0_cpu_ociram_default_contents.hex"
   type="HEX"
   library="cpu" />
 <file
   path="system/testbench/system_tb/simulation/submodules/system_nios2_gen2_0_cpu_ociram_default_contents.mif"
   type="MIF"
   library="cpu" />
 <file
   path="system/testbench/system_tb/simulation/submodules/system_nios2_gen2_0_cpu_rf_ram_a.dat"
   type="DAT"
   library="cpu" />
 <file
   path="system/testbench/system_tb/simulation/submodules/system_nios2_gen2_0_cpu_rf_ram_a.hex"
   type="HEX"
   library="cpu" />
 <file
   path="system/testbench/system_tb/simulation/submodules/system_nios2_gen2_0_cpu_rf_ram_a.mif"
   type="MIF"
   library="cpu" />
 <file
   path="system/testbench/system_tb/simulation/submodules/system_nios2_gen2_0_cpu_rf_ram_b.dat"
   type="DAT"
   library="cpu" />
 <file
   path="system/testbench/system_tb/simulation/submodules/system_nios2_gen2_0_cpu_rf_ram_b.hex"
   type="HEX"
   library="cpu" />
 <file
   path="system/testbench/system_tb/simulation/submodules/system_nios2_gen2_0_cpu_rf_ram_b.mif"
   type="MIF"
   library="cpu" />
 <file
   path="system/testbench/system_tb/simulation/submodules/system_nios2_gen2_0_cpu_test_bench.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="system/testbench/system_tb/simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="system/testbench/system_tb/simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="system/testbench/system_tb/simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="system/testbench/system_tb/simulation/submodules/system_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper" />
 <file
   path="system/testbench/system_tb/simulation/submodules/system_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="system/testbench/system_tb/simulation/submodules/system_onchip_memory2_2.hex"
   type="HEX"
   library="onchip_memory2_2" />
 <file
   path="system/testbench/system_tb/simulation/submodules/system_onchip_memory2_2.v"
   type="VERILOG"
   library="onchip_memory2_2" />
 <file
   path="system/testbench/system_tb/simulation/submodules/system_onchip_memory2_1.hex"
   type="HEX"
   library="onchip_memory2_1" />
 <file
   path="system/testbench/system_tb/simulation/submodules/system_onchip_memory2_1.v"
   type="VERILOG"
   library="onchip_memory2_1" />
 <file
   path="system/testbench/system_tb/simulation/submodules/system_onchip_memory2_0.hex"
   type="HEX"
   library="onchip_memory2_0" />
 <file
   path="system/testbench/system_tb/simulation/submodules/system_onchip_memory2_0.v"
   type="VERILOG"
   library="onchip_memory2_0" />
 <file
   path="system/testbench/system_tb/simulation/submodules/system_nios2_gen2_0.v"
   type="VERILOG"
   library="nios2_gen2_0" />
 <file
   path="system/testbench/system_tb/simulation/submodules/system_jtag_uart_0.v"
   type="VERILOG"
   library="jtag_uart_0" />
 <file
   path="system/testbench/system_tb/simulation/submodules/RiSiEdgeDetector.sv"
   type="SYSTEM_VERILOG"
   library="active_ascon_0" />
 <file
   path="system/testbench/system_tb/simulation/submodules/config.sv"
   type="SYSTEM_VERILOG"
   library="active_ascon_0" />
 <file
   path="system/testbench/system_tb/simulation/submodules/ascon_core.sv"
   type="SYSTEM_VERILOG"
   library="active_ascon_0" />
 <file
   path="system/testbench/system_tb/simulation/submodules/compare.sv"
   type="SYSTEM_VERILOG"
   library="active_ascon_0" />
 <file
   path="system/testbench/system_tb/simulation/submodules/counter.sv"
   type="SYSTEM_VERILOG"
   library="active_ascon_0" />
 <file
   path="system/testbench/system_tb/simulation/submodules/flag.sv"
   type="SYSTEM_VERILOG"
   library="active_ascon_0" />
 <file
   path="system/testbench/system_tb/simulation/submodules/fsm_control.sv"
   type="SYSTEM_VERILOG"
   library="active_ascon_0" />
 <file
   path="system/testbench/system_tb/simulation/submodules/function.sv"
   type="SYSTEM_VERILOG"
   library="active_ascon_0" />
 <file
   path="system/testbench/system_tb/simulation/submodules/get_ad_text.sv"
   type="SYSTEM_VERILOG"
   library="active_ascon_0" />
 <file
   path="system/testbench/system_tb/simulation/submodules/get_config.sv"
   type="SYSTEM_VERILOG"
   library="active_ascon_0" />
 <file
   path="system/testbench/system_tb/simulation/submodules/get_data.sv"
   type="SYSTEM_VERILOG"
   library="active_ascon_0" />
 <file
   path="system/testbench/system_tb/simulation/submodules/get_key_nonce.sv"
   type="SYSTEM_VERILOG"
   library="active_ascon_0" />
 <file
   path="system/testbench/system_tb/simulation/submodules/get_tag.sv"
   type="SYSTEM_VERILOG"
   library="active_ascon_0" />
 <file
   path="system/testbench/system_tb/simulation/submodules/handle_data.sv"
   type="SYSTEM_VERILOG"
   library="active_ascon_0" />
 <file
   path="system/testbench/system_tb/simulation/submodules/permutation.sv"
   type="SYSTEM_VERILOG"
   library="active_ascon_0" />
 <file
   path="system/testbench/system_tb/simulation/submodules/sc_fifo.sv"
   type="SYSTEM_VERILOG"
   library="active_ascon_0" />
 <file
   path="system/testbench/system_tb/simulation/submodules/store_data.sv"
   type="SYSTEM_VERILOG"
   library="active_ascon_0" />
 <file
   path="system/testbench/system_tb/simulation/submodules/update_state.sv"
   type="SYSTEM_VERILOG"
   library="active_ascon_0" />
 <file
   path="system/testbench/system_tb/simulation/submodules/pll_clk_0002.v"
   type="VERILOG"
   library="active_ascon_0" />
 <file
   path="system/testbench/system_tb/simulation/submodules/DMA_Core.sv"
   type="SYSTEM_VERILOG"
   library="active_ascon_0" />
 <file
   path="system/testbench/system_tb/simulation/submodules/bdi_fifo.v"
   type="VERILOG"
   library="active_ascon_0" />
 <file
   path="system/testbench/system_tb/simulation/submodules/ckn_ad_fifo.v"
   type="VERILOG"
   library="active_ascon_0" />
 <file
   path="system/testbench/system_tb/simulation/submodules/clk_divider.sv"
   type="SYSTEM_VERILOG"
   library="active_ascon_0" />
 <file
   path="system/testbench/system_tb/simulation/submodules/control_register_file.sv"
   type="SYSTEM_VERILOG"
   library="active_ascon_0" />
 <file
   path="system/testbench/system_tb/simulation/submodules/control_unit.sv"
   type="SYSTEM_VERILOG"
   library="active_ascon_0" />
 <file
   path="system/testbench/system_tb/simulation/submodules/dma_to_sub.sv"
   type="SYSTEM_VERILOG"
   library="active_ascon_0" />
 <file
   path="system/testbench/system_tb/simulation/submodules/dynamic_config.sv"
   type="SYSTEM_VERILOG"
   library="active_ascon_0" />
 <file
   path="system/testbench/system_tb/simulation/submodules/format_data.sv"
   type="SYSTEM_VERILOG"
   library="active_ascon_0" />
 <file
   path="system/testbench/system_tb/simulation/submodules/host_register.sv"
   type="SYSTEM_VERILOG"
   library="active_ascon_0" />
 <file
   path="system/testbench/system_tb/simulation/submodules/key_fifo.v"
   type="VERILOG"
   library="active_ascon_0" />
 <file
   path="system/testbench/system_tb/simulation/submodules/pll_clk.v"
   type="VERILOG"
   library="active_ascon_0" />
 <file
   path="system/testbench/system_tb/simulation/submodules/pulse_synchronizer.sv"
   type="SYSTEM_VERILOG"
   library="active_ascon_0" />
 <file
   path="system/testbench/system_tb/simulation/submodules/rd_request.sv"
   type="SYSTEM_VERILOG"
   library="active_ascon_0" />
 <file
   path="system/testbench/system_tb/simulation/submodules/res_req_fifo.v"
   type="VERILOG"
   library="active_ascon_0" />
 <file
   path="system/testbench/system_tb/simulation/submodules/rstn_synchronizer.sv"
   type="SYSTEM_VERILOG"
   library="active_ascon_0" />
 <file
   path="system/testbench/system_tb/simulation/submodules/store_ckn_ad.sv"
   type="SYSTEM_VERILOG"
   library="active_ascon_0" />
 <file
   path="system/testbench/system_tb/simulation/submodules/sub_to_dma.sv"
   type="SYSTEM_VERILOG"
   library="active_ascon_0" />
 <file
   path="system/testbench/system_tb/simulation/submodules/tag_fifo.v"
   type="VERILOG"
   library="active_ascon_0" />
 <file
   path="system/testbench/system_tb/simulation/submodules/text_fifo.v"
   type="VERILOG"
   library="active_ascon_0" />
 <file
   path="system/testbench/system_tb/simulation/submodules/wr_handle.sv"
   type="SYSTEM_VERILOG"
   library="active_ascon_0" />
 <file
   path="system/testbench/system_tb/simulation/submodules/wr_info_fifo.v"
   type="VERILOG"
   library="active_ascon_0" />
 <file
   path="system/testbench/system_tb/simulation/submodules/wr_request.sv"
   type="SYSTEM_VERILOG"
   library="active_ascon_0" />
 <file
   path="system/testbench/system_tb/simulation/submodules/ascon_top.sv"
   type="SYSTEM_VERILOG"
   library="active_ascon_0" />
 <file
   path="system/testbench/system_tb/simulation/submodules/ascon_top3.sv"
   type="SYSTEM_VERILOG"
   library="active_ascon_0" />
 <file
   path="system/testbench/system_tb/simulation/submodules/ascon_top4.sv"
   type="SYSTEM_VERILOG"
   library="active_ascon_0" />
 <file
   path="system/testbench/system_tb/simulation/submodules/instance_fifo.v"
   type="VERILOG"
   library="active_ascon_0" />
 <file
   path="system/testbench/system_tb/simulation/submodules/active_ascon.sv"
   type="SYSTEM_VERILOG"
   library="active_ascon_0" />
 <file
   path="system/testbench/system_tb/simulation/submodules/altera_avalon_reset_source.sv"
   type="SYSTEM_VERILOG"
   library="system_inst_reset_bfm" />
 <file
   path="system/testbench/system_tb/simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG"
   library="system_inst_clk_bfm" />
 <file
   path="system/testbench/system_tb/simulation/submodules/system.v"
   type="VERILOG"
   library="system_inst" />
 <file
   path="system/testbench/system_tb/simulation/system_tb.v"
   type="VERILOG" />
 <topLevel name="system_tb" />
 <deviceFamily name="cyclonev" />
 <modelMap
   controllerPath="system_tb.system_inst.onchip_memory2_0"
   modelPath="system_tb.system_inst.onchip_memory2_0" />
 <modelMap
   controllerPath="system_tb.system_inst.onchip_memory2_1"
   modelPath="system_tb.system_inst.onchip_memory2_1" />
 <modelMap
   controllerPath="system_tb.system_inst.onchip_memory2_2"
   modelPath="system_tb.system_inst.onchip_memory2_2" />
</simPackage>
