[
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "ADD",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstR",
      "ALU_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "add\t$rd, $rs1, $rs2",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      1,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteIALU",
        "kind": "def",
        "printable": "WriteIALU"
      },
      {
        "def": "ReadIALU",
        "kind": "def",
        "printable": "ReadIALU"
      },
      {
        "def": "ReadIALU",
        "kind": "def",
        "printable": "ReadIALU"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "ADDI",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstI",
      "Sched",
      "ALU_ri"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "addi\t$rd, $rs1, $imm12",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "simm12",
            "kind": "def",
            "printable": "simm12"
          },
          "imm12"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs1, simm12:$imm12)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      1,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "imm12{0}",
        "var": "imm12"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "imm12{1}",
        "var": "imm12"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "imm12{2}",
        "var": "imm12"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "imm12{3}",
        "var": "imm12"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "imm12{4}",
        "var": "imm12"
      },
      {
        "index": 5,
        "kind": "varbit",
        "printable": "imm12{5}",
        "var": "imm12"
      },
      {
        "index": 6,
        "kind": "varbit",
        "printable": "imm12{6}",
        "var": "imm12"
      },
      {
        "index": 7,
        "kind": "varbit",
        "printable": "imm12{7}",
        "var": "imm12"
      },
      {
        "index": 8,
        "kind": "varbit",
        "printable": "imm12{8}",
        "var": "imm12"
      },
      {
        "index": 9,
        "kind": "varbit",
        "printable": "imm12{9}",
        "var": "imm12"
      },
      {
        "index": 10,
        "kind": "varbit",
        "printable": "imm12{10}",
        "var": "imm12"
      },
      {
        "index": 11,
        "kind": "varbit",
        "printable": "imm12{11}",
        "var": "imm12"
      }
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      1,
      0,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteIALU",
        "kind": "def",
        "printable": "WriteIALU"
      },
      {
        "def": "ReadIALU",
        "kind": "def",
        "printable": "ReadIALU"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "imm12": [
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 1,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 1,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "ADDIW",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstI",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "addiw\t$rd, $rs1, $imm12",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "simm12",
            "kind": "def",
            "printable": "simm12"
          },
          "imm12"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs1, simm12:$imm12)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "imm12{0}",
        "var": "imm12"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "imm12{1}",
        "var": "imm12"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "imm12{2}",
        "var": "imm12"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "imm12{3}",
        "var": "imm12"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "imm12{4}",
        "var": "imm12"
      },
      {
        "index": 5,
        "kind": "varbit",
        "printable": "imm12{5}",
        "var": "imm12"
      },
      {
        "index": 6,
        "kind": "varbit",
        "printable": "imm12{6}",
        "var": "imm12"
      },
      {
        "index": 7,
        "kind": "varbit",
        "printable": "imm12{7}",
        "var": "imm12"
      },
      {
        "index": 8,
        "kind": "varbit",
        "printable": "imm12{8}",
        "var": "imm12"
      },
      {
        "index": 9,
        "kind": "varbit",
        "printable": "imm12{9}",
        "var": "imm12"
      },
      {
        "index": 10,
        "kind": "varbit",
        "printable": "imm12{10}",
        "var": "imm12"
      },
      {
        "index": 11,
        "kind": "varbit",
        "printable": "imm12{11}",
        "var": "imm12"
      }
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteIALU32",
        "kind": "def",
        "printable": "WriteIALU32"
      },
      {
        "def": "ReadIALU32",
        "kind": "def",
        "printable": "ReadIALU32"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "imm12": [
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "ADDW",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstR",
      "ALUW_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "addw\t$rd, $rs1, $rs2",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteIALU32",
        "kind": "def",
        "printable": "WriteIALU32"
      },
      {
        "def": "ReadIALU32",
        "kind": "def",
        "printable": "ReadIALU32"
      },
      {
        "def": "ReadIALU32",
        "kind": "def",
        "printable": "ReadIALU32"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOADD_D",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amoadd.d\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicD",
        "kind": "def",
        "printable": "WriteAtomicD"
      },
      {
        "def": "ReadAtomicDA",
        "kind": "def",
        "printable": "ReadAtomicDA"
      },
      {
        "def": "ReadAtomicDD",
        "kind": "def",
        "printable": "ReadAtomicDD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOADD_D_AQ",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amoadd.d.aq\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      1,
      0,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicD",
        "kind": "def",
        "printable": "WriteAtomicD"
      },
      {
        "def": "ReadAtomicDA",
        "kind": "def",
        "printable": "ReadAtomicDA"
      },
      {
        "def": "ReadAtomicDD",
        "kind": "def",
        "printable": "ReadAtomicDD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOADD_D_AQ_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amoadd.d.aqrl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      1,
      0,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicD",
        "kind": "def",
        "printable": "WriteAtomicD"
      },
      {
        "def": "ReadAtomicDA",
        "kind": "def",
        "printable": "ReadAtomicDA"
      },
      {
        "def": "ReadAtomicDD",
        "kind": "def",
        "printable": "ReadAtomicDD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOADD_D_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amoadd.d.rl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicD",
        "kind": "def",
        "printable": "WriteAtomicD"
      },
      {
        "def": "ReadAtomicDA",
        "kind": "def",
        "printable": "ReadAtomicDA"
      },
      {
        "def": "ReadAtomicDD",
        "kind": "def",
        "printable": "ReadAtomicDD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOADD_W",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amoadd.w\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicW",
        "kind": "def",
        "printable": "WriteAtomicW"
      },
      {
        "def": "ReadAtomicWA",
        "kind": "def",
        "printable": "ReadAtomicWA"
      },
      {
        "def": "ReadAtomicWD",
        "kind": "def",
        "printable": "ReadAtomicWD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOADD_W_AQ",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amoadd.w.aq\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      1,
      0,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicW",
        "kind": "def",
        "printable": "WriteAtomicW"
      },
      {
        "def": "ReadAtomicWA",
        "kind": "def",
        "printable": "ReadAtomicWA"
      },
      {
        "def": "ReadAtomicWD",
        "kind": "def",
        "printable": "ReadAtomicWD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOADD_W_AQ_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amoadd.w.aqrl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      1,
      0,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicW",
        "kind": "def",
        "printable": "WriteAtomicW"
      },
      {
        "def": "ReadAtomicWA",
        "kind": "def",
        "printable": "ReadAtomicWA"
      },
      {
        "def": "ReadAtomicWD",
        "kind": "def",
        "printable": "ReadAtomicWD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOADD_W_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amoadd.w.rl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicW",
        "kind": "def",
        "printable": "WriteAtomicW"
      },
      {
        "def": "ReadAtomicWA",
        "kind": "def",
        "printable": "ReadAtomicWA"
      },
      {
        "def": "ReadAtomicWD",
        "kind": "def",
        "printable": "ReadAtomicWD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOAND_D",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amoand.d\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      0,
      0,
      1,
      1,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicD",
        "kind": "def",
        "printable": "WriteAtomicD"
      },
      {
        "def": "ReadAtomicDA",
        "kind": "def",
        "printable": "ReadAtomicDA"
      },
      {
        "def": "ReadAtomicDD",
        "kind": "def",
        "printable": "ReadAtomicDD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOAND_D_AQ",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amoand.d.aq\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      1,
      0,
      0,
      1,
      1,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicD",
        "kind": "def",
        "printable": "WriteAtomicD"
      },
      {
        "def": "ReadAtomicDA",
        "kind": "def",
        "printable": "ReadAtomicDA"
      },
      {
        "def": "ReadAtomicDD",
        "kind": "def",
        "printable": "ReadAtomicDD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOAND_D_AQ_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amoand.d.aqrl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      1,
      0,
      0,
      1,
      1,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicD",
        "kind": "def",
        "printable": "WriteAtomicD"
      },
      {
        "def": "ReadAtomicDA",
        "kind": "def",
        "printable": "ReadAtomicDA"
      },
      {
        "def": "ReadAtomicDD",
        "kind": "def",
        "printable": "ReadAtomicDD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOAND_D_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amoand.d.rl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      0,
      0,
      1,
      1,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicD",
        "kind": "def",
        "printable": "WriteAtomicD"
      },
      {
        "def": "ReadAtomicDA",
        "kind": "def",
        "printable": "ReadAtomicDA"
      },
      {
        "def": "ReadAtomicDD",
        "kind": "def",
        "printable": "ReadAtomicDD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOAND_W",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amoand.w\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      0,
      0,
      1,
      1,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicW",
        "kind": "def",
        "printable": "WriteAtomicW"
      },
      {
        "def": "ReadAtomicWA",
        "kind": "def",
        "printable": "ReadAtomicWA"
      },
      {
        "def": "ReadAtomicWD",
        "kind": "def",
        "printable": "ReadAtomicWD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOAND_W_AQ",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amoand.w.aq\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      1,
      0,
      0,
      1,
      1,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicW",
        "kind": "def",
        "printable": "WriteAtomicW"
      },
      {
        "def": "ReadAtomicWA",
        "kind": "def",
        "printable": "ReadAtomicWA"
      },
      {
        "def": "ReadAtomicWD",
        "kind": "def",
        "printable": "ReadAtomicWD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOAND_W_AQ_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amoand.w.aqrl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      1,
      0,
      0,
      1,
      1,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicW",
        "kind": "def",
        "printable": "WriteAtomicW"
      },
      {
        "def": "ReadAtomicWA",
        "kind": "def",
        "printable": "ReadAtomicWA"
      },
      {
        "def": "ReadAtomicWD",
        "kind": "def",
        "printable": "ReadAtomicWD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOAND_W_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amoand.w.rl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      0,
      0,
      1,
      1,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicW",
        "kind": "def",
        "printable": "WriteAtomicW"
      },
      {
        "def": "ReadAtomicWA",
        "kind": "def",
        "printable": "ReadAtomicWA"
      },
      {
        "def": "ReadAtomicWD",
        "kind": "def",
        "printable": "ReadAtomicWD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOMAXU_D",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amomaxu.d\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      0,
      0,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicD",
        "kind": "def",
        "printable": "WriteAtomicD"
      },
      {
        "def": "ReadAtomicDA",
        "kind": "def",
        "printable": "ReadAtomicDA"
      },
      {
        "def": "ReadAtomicDD",
        "kind": "def",
        "printable": "ReadAtomicDD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOMAXU_D_AQ",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amomaxu.d.aq\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      1,
      0,
      0,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicD",
        "kind": "def",
        "printable": "WriteAtomicD"
      },
      {
        "def": "ReadAtomicDA",
        "kind": "def",
        "printable": "ReadAtomicDA"
      },
      {
        "def": "ReadAtomicDD",
        "kind": "def",
        "printable": "ReadAtomicDD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOMAXU_D_AQ_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amomaxu.d.aqrl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      1,
      0,
      0,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicD",
        "kind": "def",
        "printable": "WriteAtomicD"
      },
      {
        "def": "ReadAtomicDA",
        "kind": "def",
        "printable": "ReadAtomicDA"
      },
      {
        "def": "ReadAtomicDD",
        "kind": "def",
        "printable": "ReadAtomicDD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOMAXU_D_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amomaxu.d.rl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      0,
      0,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicD",
        "kind": "def",
        "printable": "WriteAtomicD"
      },
      {
        "def": "ReadAtomicDA",
        "kind": "def",
        "printable": "ReadAtomicDA"
      },
      {
        "def": "ReadAtomicDD",
        "kind": "def",
        "printable": "ReadAtomicDD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOMAXU_W",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amomaxu.w\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      0,
      0,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicW",
        "kind": "def",
        "printable": "WriteAtomicW"
      },
      {
        "def": "ReadAtomicWA",
        "kind": "def",
        "printable": "ReadAtomicWA"
      },
      {
        "def": "ReadAtomicWD",
        "kind": "def",
        "printable": "ReadAtomicWD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOMAXU_W_AQ",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amomaxu.w.aq\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      1,
      0,
      0,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicW",
        "kind": "def",
        "printable": "WriteAtomicW"
      },
      {
        "def": "ReadAtomicWA",
        "kind": "def",
        "printable": "ReadAtomicWA"
      },
      {
        "def": "ReadAtomicWD",
        "kind": "def",
        "printable": "ReadAtomicWD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOMAXU_W_AQ_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amomaxu.w.aqrl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      1,
      0,
      0,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicW",
        "kind": "def",
        "printable": "WriteAtomicW"
      },
      {
        "def": "ReadAtomicWA",
        "kind": "def",
        "printable": "ReadAtomicWA"
      },
      {
        "def": "ReadAtomicWD",
        "kind": "def",
        "printable": "ReadAtomicWD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOMAXU_W_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amomaxu.w.rl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      0,
      0,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicW",
        "kind": "def",
        "printable": "WriteAtomicW"
      },
      {
        "def": "ReadAtomicWA",
        "kind": "def",
        "printable": "ReadAtomicWA"
      },
      {
        "def": "ReadAtomicWD",
        "kind": "def",
        "printable": "ReadAtomicWD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOMAX_D",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amomax.d\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      0,
      0,
      1,
      0,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicD",
        "kind": "def",
        "printable": "WriteAtomicD"
      },
      {
        "def": "ReadAtomicDA",
        "kind": "def",
        "printable": "ReadAtomicDA"
      },
      {
        "def": "ReadAtomicDD",
        "kind": "def",
        "printable": "ReadAtomicDD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOMAX_D_AQ",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amomax.d.aq\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      1,
      0,
      0,
      1,
      0,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicD",
        "kind": "def",
        "printable": "WriteAtomicD"
      },
      {
        "def": "ReadAtomicDA",
        "kind": "def",
        "printable": "ReadAtomicDA"
      },
      {
        "def": "ReadAtomicDD",
        "kind": "def",
        "printable": "ReadAtomicDD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOMAX_D_AQ_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amomax.d.aqrl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      1,
      0,
      0,
      1,
      0,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicD",
        "kind": "def",
        "printable": "WriteAtomicD"
      },
      {
        "def": "ReadAtomicDA",
        "kind": "def",
        "printable": "ReadAtomicDA"
      },
      {
        "def": "ReadAtomicDD",
        "kind": "def",
        "printable": "ReadAtomicDD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOMAX_D_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amomax.d.rl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      0,
      0,
      1,
      0,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicD",
        "kind": "def",
        "printable": "WriteAtomicD"
      },
      {
        "def": "ReadAtomicDA",
        "kind": "def",
        "printable": "ReadAtomicDA"
      },
      {
        "def": "ReadAtomicDD",
        "kind": "def",
        "printable": "ReadAtomicDD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOMAX_W",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amomax.w\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      0,
      0,
      1,
      0,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicW",
        "kind": "def",
        "printable": "WriteAtomicW"
      },
      {
        "def": "ReadAtomicWA",
        "kind": "def",
        "printable": "ReadAtomicWA"
      },
      {
        "def": "ReadAtomicWD",
        "kind": "def",
        "printable": "ReadAtomicWD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOMAX_W_AQ",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amomax.w.aq\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      1,
      0,
      0,
      1,
      0,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicW",
        "kind": "def",
        "printable": "WriteAtomicW"
      },
      {
        "def": "ReadAtomicWA",
        "kind": "def",
        "printable": "ReadAtomicWA"
      },
      {
        "def": "ReadAtomicWD",
        "kind": "def",
        "printable": "ReadAtomicWD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOMAX_W_AQ_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amomax.w.aqrl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      1,
      0,
      0,
      1,
      0,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicW",
        "kind": "def",
        "printable": "WriteAtomicW"
      },
      {
        "def": "ReadAtomicWA",
        "kind": "def",
        "printable": "ReadAtomicWA"
      },
      {
        "def": "ReadAtomicWD",
        "kind": "def",
        "printable": "ReadAtomicWD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOMAX_W_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amomax.w.rl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      0,
      0,
      1,
      0,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicW",
        "kind": "def",
        "printable": "WriteAtomicW"
      },
      {
        "def": "ReadAtomicWA",
        "kind": "def",
        "printable": "ReadAtomicWA"
      },
      {
        "def": "ReadAtomicWD",
        "kind": "def",
        "printable": "ReadAtomicWD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOMINU_D",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amominu.d\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      0,
      0,
      0,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicD",
        "kind": "def",
        "printable": "WriteAtomicD"
      },
      {
        "def": "ReadAtomicDA",
        "kind": "def",
        "printable": "ReadAtomicDA"
      },
      {
        "def": "ReadAtomicDD",
        "kind": "def",
        "printable": "ReadAtomicDD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOMINU_D_AQ",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amominu.d.aq\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      1,
      0,
      0,
      0,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicD",
        "kind": "def",
        "printable": "WriteAtomicD"
      },
      {
        "def": "ReadAtomicDA",
        "kind": "def",
        "printable": "ReadAtomicDA"
      },
      {
        "def": "ReadAtomicDD",
        "kind": "def",
        "printable": "ReadAtomicDD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOMINU_D_AQ_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amominu.d.aqrl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      1,
      0,
      0,
      0,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicD",
        "kind": "def",
        "printable": "WriteAtomicD"
      },
      {
        "def": "ReadAtomicDA",
        "kind": "def",
        "printable": "ReadAtomicDA"
      },
      {
        "def": "ReadAtomicDD",
        "kind": "def",
        "printable": "ReadAtomicDD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOMINU_D_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amominu.d.rl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      0,
      0,
      0,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicD",
        "kind": "def",
        "printable": "WriteAtomicD"
      },
      {
        "def": "ReadAtomicDA",
        "kind": "def",
        "printable": "ReadAtomicDA"
      },
      {
        "def": "ReadAtomicDD",
        "kind": "def",
        "printable": "ReadAtomicDD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOMINU_W",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amominu.w\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      0,
      0,
      0,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicW",
        "kind": "def",
        "printable": "WriteAtomicW"
      },
      {
        "def": "ReadAtomicWA",
        "kind": "def",
        "printable": "ReadAtomicWA"
      },
      {
        "def": "ReadAtomicWD",
        "kind": "def",
        "printable": "ReadAtomicWD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOMINU_W_AQ",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amominu.w.aq\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      1,
      0,
      0,
      0,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicW",
        "kind": "def",
        "printable": "WriteAtomicW"
      },
      {
        "def": "ReadAtomicWA",
        "kind": "def",
        "printable": "ReadAtomicWA"
      },
      {
        "def": "ReadAtomicWD",
        "kind": "def",
        "printable": "ReadAtomicWD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOMINU_W_AQ_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amominu.w.aqrl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      1,
      0,
      0,
      0,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicW",
        "kind": "def",
        "printable": "WriteAtomicW"
      },
      {
        "def": "ReadAtomicWA",
        "kind": "def",
        "printable": "ReadAtomicWA"
      },
      {
        "def": "ReadAtomicWD",
        "kind": "def",
        "printable": "ReadAtomicWD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOMINU_W_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amominu.w.rl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      0,
      0,
      0,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicW",
        "kind": "def",
        "printable": "WriteAtomicW"
      },
      {
        "def": "ReadAtomicWA",
        "kind": "def",
        "printable": "ReadAtomicWA"
      },
      {
        "def": "ReadAtomicWD",
        "kind": "def",
        "printable": "ReadAtomicWD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOMIN_D",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amomin.d\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      0,
      0,
      0,
      0,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicD",
        "kind": "def",
        "printable": "WriteAtomicD"
      },
      {
        "def": "ReadAtomicDA",
        "kind": "def",
        "printable": "ReadAtomicDA"
      },
      {
        "def": "ReadAtomicDD",
        "kind": "def",
        "printable": "ReadAtomicDD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOMIN_D_AQ",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amomin.d.aq\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      1,
      0,
      0,
      0,
      0,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicD",
        "kind": "def",
        "printable": "WriteAtomicD"
      },
      {
        "def": "ReadAtomicDA",
        "kind": "def",
        "printable": "ReadAtomicDA"
      },
      {
        "def": "ReadAtomicDD",
        "kind": "def",
        "printable": "ReadAtomicDD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOMIN_D_AQ_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amomin.d.aqrl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      1,
      0,
      0,
      0,
      0,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicD",
        "kind": "def",
        "printable": "WriteAtomicD"
      },
      {
        "def": "ReadAtomicDA",
        "kind": "def",
        "printable": "ReadAtomicDA"
      },
      {
        "def": "ReadAtomicDD",
        "kind": "def",
        "printable": "ReadAtomicDD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOMIN_D_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amomin.d.rl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      0,
      0,
      0,
      0,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicD",
        "kind": "def",
        "printable": "WriteAtomicD"
      },
      {
        "def": "ReadAtomicDA",
        "kind": "def",
        "printable": "ReadAtomicDA"
      },
      {
        "def": "ReadAtomicDD",
        "kind": "def",
        "printable": "ReadAtomicDD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOMIN_W",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amomin.w\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      0,
      0,
      0,
      0,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicW",
        "kind": "def",
        "printable": "WriteAtomicW"
      },
      {
        "def": "ReadAtomicWA",
        "kind": "def",
        "printable": "ReadAtomicWA"
      },
      {
        "def": "ReadAtomicWD",
        "kind": "def",
        "printable": "ReadAtomicWD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOMIN_W_AQ",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amomin.w.aq\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      1,
      0,
      0,
      0,
      0,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicW",
        "kind": "def",
        "printable": "WriteAtomicW"
      },
      {
        "def": "ReadAtomicWA",
        "kind": "def",
        "printable": "ReadAtomicWA"
      },
      {
        "def": "ReadAtomicWD",
        "kind": "def",
        "printable": "ReadAtomicWD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOMIN_W_AQ_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amomin.w.aqrl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      1,
      0,
      0,
      0,
      0,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicW",
        "kind": "def",
        "printable": "WriteAtomicW"
      },
      {
        "def": "ReadAtomicWA",
        "kind": "def",
        "printable": "ReadAtomicWA"
      },
      {
        "def": "ReadAtomicWD",
        "kind": "def",
        "printable": "ReadAtomicWD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOMIN_W_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amomin.w.rl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      0,
      0,
      0,
      0,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicW",
        "kind": "def",
        "printable": "WriteAtomicW"
      },
      {
        "def": "ReadAtomicWA",
        "kind": "def",
        "printable": "ReadAtomicWA"
      },
      {
        "def": "ReadAtomicWD",
        "kind": "def",
        "printable": "ReadAtomicWD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOOR_D",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amoor.d\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      0,
      0,
      0,
      1,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicD",
        "kind": "def",
        "printable": "WriteAtomicD"
      },
      {
        "def": "ReadAtomicDA",
        "kind": "def",
        "printable": "ReadAtomicDA"
      },
      {
        "def": "ReadAtomicDD",
        "kind": "def",
        "printable": "ReadAtomicDD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOOR_D_AQ",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amoor.d.aq\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      1,
      0,
      0,
      0,
      1,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicD",
        "kind": "def",
        "printable": "WriteAtomicD"
      },
      {
        "def": "ReadAtomicDA",
        "kind": "def",
        "printable": "ReadAtomicDA"
      },
      {
        "def": "ReadAtomicDD",
        "kind": "def",
        "printable": "ReadAtomicDD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOOR_D_AQ_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amoor.d.aqrl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      1,
      0,
      0,
      0,
      1,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicD",
        "kind": "def",
        "printable": "WriteAtomicD"
      },
      {
        "def": "ReadAtomicDA",
        "kind": "def",
        "printable": "ReadAtomicDA"
      },
      {
        "def": "ReadAtomicDD",
        "kind": "def",
        "printable": "ReadAtomicDD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOOR_D_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amoor.d.rl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      0,
      0,
      0,
      1,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicD",
        "kind": "def",
        "printable": "WriteAtomicD"
      },
      {
        "def": "ReadAtomicDA",
        "kind": "def",
        "printable": "ReadAtomicDA"
      },
      {
        "def": "ReadAtomicDD",
        "kind": "def",
        "printable": "ReadAtomicDD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOOR_W",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amoor.w\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      0,
      0,
      0,
      1,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicW",
        "kind": "def",
        "printable": "WriteAtomicW"
      },
      {
        "def": "ReadAtomicWA",
        "kind": "def",
        "printable": "ReadAtomicWA"
      },
      {
        "def": "ReadAtomicWD",
        "kind": "def",
        "printable": "ReadAtomicWD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOOR_W_AQ",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amoor.w.aq\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      1,
      0,
      0,
      0,
      1,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicW",
        "kind": "def",
        "printable": "WriteAtomicW"
      },
      {
        "def": "ReadAtomicWA",
        "kind": "def",
        "printable": "ReadAtomicWA"
      },
      {
        "def": "ReadAtomicWD",
        "kind": "def",
        "printable": "ReadAtomicWD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOOR_W_AQ_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amoor.w.aqrl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      1,
      0,
      0,
      0,
      1,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicW",
        "kind": "def",
        "printable": "WriteAtomicW"
      },
      {
        "def": "ReadAtomicWA",
        "kind": "def",
        "printable": "ReadAtomicWA"
      },
      {
        "def": "ReadAtomicWD",
        "kind": "def",
        "printable": "ReadAtomicWD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOOR_W_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amoor.w.rl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      0,
      0,
      0,
      1,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicW",
        "kind": "def",
        "printable": "WriteAtomicW"
      },
      {
        "def": "ReadAtomicWA",
        "kind": "def",
        "printable": "ReadAtomicWA"
      },
      {
        "def": "ReadAtomicWD",
        "kind": "def",
        "printable": "ReadAtomicWD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOSWAP_C_128",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_C_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amoswap.c\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPCR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      1,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOSWAP_C_64",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_C_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amoswap.c\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "RISCV32Only_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPCR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      1,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV32",
        "kind": "def",
        "printable": "IsRV32"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOSWAP_C_AQ_128",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_C_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amoswap.c.aq\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPCR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      1,
      1,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOSWAP_C_AQ_64",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_C_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amoswap.c.aq\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "RISCV32Only_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPCR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      1,
      1,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV32",
        "kind": "def",
        "printable": "IsRV32"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOSWAP_C_AQ_RL_128",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_C_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amoswap.c.aqrl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPCR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      1,
      1,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOSWAP_C_AQ_RL_64",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_C_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amoswap.c.aqrl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "RISCV32Only_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPCR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      1,
      1,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV32",
        "kind": "def",
        "printable": "IsRV32"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOSWAP_C_RL_128",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_C_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amoswap.c.rl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPCR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      1,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOSWAP_C_RL_64",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_C_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amoswap.c.rl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "RISCV32Only_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPCR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      1,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV32",
        "kind": "def",
        "printable": "IsRV32"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOSWAP_D",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amoswap.d\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      1,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicD",
        "kind": "def",
        "printable": "WriteAtomicD"
      },
      {
        "def": "ReadAtomicDA",
        "kind": "def",
        "printable": "ReadAtomicDA"
      },
      {
        "def": "ReadAtomicDD",
        "kind": "def",
        "printable": "ReadAtomicDD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOSWAP_D_AQ",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amoswap.d.aq\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      1,
      1,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicD",
        "kind": "def",
        "printable": "WriteAtomicD"
      },
      {
        "def": "ReadAtomicDA",
        "kind": "def",
        "printable": "ReadAtomicDA"
      },
      {
        "def": "ReadAtomicDD",
        "kind": "def",
        "printable": "ReadAtomicDD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOSWAP_D_AQ_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amoswap.d.aqrl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      1,
      1,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicD",
        "kind": "def",
        "printable": "WriteAtomicD"
      },
      {
        "def": "ReadAtomicDA",
        "kind": "def",
        "printable": "ReadAtomicDA"
      },
      {
        "def": "ReadAtomicDD",
        "kind": "def",
        "printable": "ReadAtomicDD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOSWAP_D_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amoswap.d.rl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      1,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicD",
        "kind": "def",
        "printable": "WriteAtomicD"
      },
      {
        "def": "ReadAtomicDA",
        "kind": "def",
        "printable": "ReadAtomicDA"
      },
      {
        "def": "ReadAtomicDD",
        "kind": "def",
        "printable": "ReadAtomicDD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOSWAP_W",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amoswap.w\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      1,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicW",
        "kind": "def",
        "printable": "WriteAtomicW"
      },
      {
        "def": "ReadAtomicWA",
        "kind": "def",
        "printable": "ReadAtomicWA"
      },
      {
        "def": "ReadAtomicWD",
        "kind": "def",
        "printable": "ReadAtomicWD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOSWAP_W_AQ",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amoswap.w.aq\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      1,
      1,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicW",
        "kind": "def",
        "printable": "WriteAtomicW"
      },
      {
        "def": "ReadAtomicWA",
        "kind": "def",
        "printable": "ReadAtomicWA"
      },
      {
        "def": "ReadAtomicWD",
        "kind": "def",
        "printable": "ReadAtomicWD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOSWAP_W_AQ_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amoswap.w.aqrl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      1,
      1,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicW",
        "kind": "def",
        "printable": "WriteAtomicW"
      },
      {
        "def": "ReadAtomicWA",
        "kind": "def",
        "printable": "ReadAtomicWA"
      },
      {
        "def": "ReadAtomicWD",
        "kind": "def",
        "printable": "ReadAtomicWD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOSWAP_W_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amoswap.w.rl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      1,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicW",
        "kind": "def",
        "printable": "WriteAtomicW"
      },
      {
        "def": "ReadAtomicWA",
        "kind": "def",
        "printable": "ReadAtomicWA"
      },
      {
        "def": "ReadAtomicWD",
        "kind": "def",
        "printable": "ReadAtomicWD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOXOR_D",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amoxor.d\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      0,
      0,
      1,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicD",
        "kind": "def",
        "printable": "WriteAtomicD"
      },
      {
        "def": "ReadAtomicDA",
        "kind": "def",
        "printable": "ReadAtomicDA"
      },
      {
        "def": "ReadAtomicDD",
        "kind": "def",
        "printable": "ReadAtomicDD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOXOR_D_AQ",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amoxor.d.aq\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      1,
      0,
      0,
      1,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicD",
        "kind": "def",
        "printable": "WriteAtomicD"
      },
      {
        "def": "ReadAtomicDA",
        "kind": "def",
        "printable": "ReadAtomicDA"
      },
      {
        "def": "ReadAtomicDD",
        "kind": "def",
        "printable": "ReadAtomicDD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOXOR_D_AQ_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amoxor.d.aqrl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      1,
      0,
      0,
      1,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicD",
        "kind": "def",
        "printable": "WriteAtomicD"
      },
      {
        "def": "ReadAtomicDA",
        "kind": "def",
        "printable": "ReadAtomicDA"
      },
      {
        "def": "ReadAtomicDD",
        "kind": "def",
        "printable": "ReadAtomicDD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOXOR_D_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amoxor.d.rl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      0,
      0,
      1,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicD",
        "kind": "def",
        "printable": "WriteAtomicD"
      },
      {
        "def": "ReadAtomicDA",
        "kind": "def",
        "printable": "ReadAtomicDA"
      },
      {
        "def": "ReadAtomicDD",
        "kind": "def",
        "printable": "ReadAtomicDD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOXOR_W",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amoxor.w\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      0,
      0,
      1,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicW",
        "kind": "def",
        "printable": "WriteAtomicW"
      },
      {
        "def": "ReadAtomicWA",
        "kind": "def",
        "printable": "ReadAtomicWA"
      },
      {
        "def": "ReadAtomicWD",
        "kind": "def",
        "printable": "ReadAtomicWD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOXOR_W_AQ",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amoxor.w.aq\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      1,
      0,
      0,
      1,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicW",
        "kind": "def",
        "printable": "WriteAtomicW"
      },
      {
        "def": "ReadAtomicWA",
        "kind": "def",
        "printable": "ReadAtomicWA"
      },
      {
        "def": "ReadAtomicWD",
        "kind": "def",
        "printable": "ReadAtomicWD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOXOR_W_AQ_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amoxor.w.aqrl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      1,
      0,
      0,
      1,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicW",
        "kind": "def",
        "printable": "WriteAtomicW"
      },
      {
        "def": "ReadAtomicWA",
        "kind": "def",
        "printable": "ReadAtomicWA"
      },
      {
        "def": "ReadAtomicWD",
        "kind": "def",
        "printable": "ReadAtomicWD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AMOXOR_W_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "amoxor.w.rl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      0,
      0,
      1,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicW",
        "kind": "def",
        "printable": "WriteAtomicW"
      },
      {
        "def": "ReadAtomicWA",
        "kind": "def",
        "printable": "ReadAtomicWA"
      },
      {
        "def": "ReadAtomicWD",
        "kind": "def",
        "printable": "ReadAtomicWD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AND",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstR",
      "ALU_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "and\t$rd, $rs1, $rs2",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      1,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteIALU",
        "kind": "def",
        "printable": "WriteIALU"
      },
      {
        "def": "ReadIALU",
        "kind": "def",
        "printable": "ReadIALU"
      },
      {
        "def": "ReadIALU",
        "kind": "def",
        "printable": "ReadIALU"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "ANDI",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstI",
      "Sched",
      "ALU_ri"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "andi\t$rd, $rs1, $imm12",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "simm12",
            "kind": "def",
            "printable": "simm12"
          },
          "imm12"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs1, simm12:$imm12)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      1,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "imm12{0}",
        "var": "imm12"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "imm12{1}",
        "var": "imm12"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "imm12{2}",
        "var": "imm12"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "imm12{3}",
        "var": "imm12"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "imm12{4}",
        "var": "imm12"
      },
      {
        "index": 5,
        "kind": "varbit",
        "printable": "imm12{5}",
        "var": "imm12"
      },
      {
        "index": 6,
        "kind": "varbit",
        "printable": "imm12{6}",
        "var": "imm12"
      },
      {
        "index": 7,
        "kind": "varbit",
        "printable": "imm12{7}",
        "var": "imm12"
      },
      {
        "index": 8,
        "kind": "varbit",
        "printable": "imm12{8}",
        "var": "imm12"
      },
      {
        "index": 9,
        "kind": "varbit",
        "printable": "imm12{9}",
        "var": "imm12"
      },
      {
        "index": 10,
        "kind": "varbit",
        "printable": "imm12{10}",
        "var": "imm12"
      },
      {
        "index": 11,
        "kind": "varbit",
        "printable": "imm12{11}",
        "var": "imm12"
      }
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      1,
      0,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteIALU",
        "kind": "def",
        "printable": "WriteIALU"
      },
      {
        "def": "ReadIALU",
        "kind": "def",
        "printable": "ReadIALU"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "imm12": [
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AUIPC",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstU",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "auipc\t$rd, $imm20",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "uimm20_auipc",
            "kind": "def",
            "printable": "uimm20_auipc"
          },
          "imm20"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins uimm20_auipc:$imm20)"
    },
    "Inst": [
      1,
      1,
      1,
      0,
      1,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "imm20{0}",
        "var": "imm20"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "imm20{1}",
        "var": "imm20"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "imm20{2}",
        "var": "imm20"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "imm20{3}",
        "var": "imm20"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "imm20{4}",
        "var": "imm20"
      },
      {
        "index": 5,
        "kind": "varbit",
        "printable": "imm20{5}",
        "var": "imm20"
      },
      {
        "index": 6,
        "kind": "varbit",
        "printable": "imm20{6}",
        "var": "imm20"
      },
      {
        "index": 7,
        "kind": "varbit",
        "printable": "imm20{7}",
        "var": "imm20"
      },
      {
        "index": 8,
        "kind": "varbit",
        "printable": "imm20{8}",
        "var": "imm20"
      },
      {
        "index": 9,
        "kind": "varbit",
        "printable": "imm20{9}",
        "var": "imm20"
      },
      {
        "index": 10,
        "kind": "varbit",
        "printable": "imm20{10}",
        "var": "imm20"
      },
      {
        "index": 11,
        "kind": "varbit",
        "printable": "imm20{11}",
        "var": "imm20"
      },
      {
        "index": 12,
        "kind": "varbit",
        "printable": "imm20{12}",
        "var": "imm20"
      },
      {
        "index": 13,
        "kind": "varbit",
        "printable": "imm20{13}",
        "var": "imm20"
      },
      {
        "index": 14,
        "kind": "varbit",
        "printable": "imm20{14}",
        "var": "imm20"
      },
      {
        "index": 15,
        "kind": "varbit",
        "printable": "imm20{15}",
        "var": "imm20"
      },
      {
        "index": 16,
        "kind": "varbit",
        "printable": "imm20{16}",
        "var": "imm20"
      },
      {
        "index": 17,
        "kind": "varbit",
        "printable": "imm20{17}",
        "var": "imm20"
      },
      {
        "index": 18,
        "kind": "varbit",
        "printable": "imm20{18}",
        "var": "imm20"
      },
      {
        "index": 19,
        "kind": "varbit",
        "printable": "imm20{19}",
        "var": "imm20"
      }
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      0,
      1,
      0,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteIALU",
        "kind": "def",
        "printable": "WriteIALU"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      0,
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "imm20": [
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "AUIPCC",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstU"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "auipcc\t$rd, $imm20",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "uimm20_auipc",
            "kind": "def",
            "printable": "uimm20_auipc"
          },
          "imm20"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins uimm20_auipc:$imm20)"
    },
    "Inst": [
      1,
      1,
      1,
      0,
      1,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "imm20{0}",
        "var": "imm20"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "imm20{1}",
        "var": "imm20"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "imm20{2}",
        "var": "imm20"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "imm20{3}",
        "var": "imm20"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "imm20{4}",
        "var": "imm20"
      },
      {
        "index": 5,
        "kind": "varbit",
        "printable": "imm20{5}",
        "var": "imm20"
      },
      {
        "index": 6,
        "kind": "varbit",
        "printable": "imm20{6}",
        "var": "imm20"
      },
      {
        "index": 7,
        "kind": "varbit",
        "printable": "imm20{7}",
        "var": "imm20"
      },
      {
        "index": 8,
        "kind": "varbit",
        "printable": "imm20{8}",
        "var": "imm20"
      },
      {
        "index": 9,
        "kind": "varbit",
        "printable": "imm20{9}",
        "var": "imm20"
      },
      {
        "index": 10,
        "kind": "varbit",
        "printable": "imm20{10}",
        "var": "imm20"
      },
      {
        "index": 11,
        "kind": "varbit",
        "printable": "imm20{11}",
        "var": "imm20"
      },
      {
        "index": 12,
        "kind": "varbit",
        "printable": "imm20{12}",
        "var": "imm20"
      },
      {
        "index": 13,
        "kind": "varbit",
        "printable": "imm20{13}",
        "var": "imm20"
      },
      {
        "index": 14,
        "kind": "varbit",
        "printable": "imm20{14}",
        "var": "imm20"
      },
      {
        "index": 15,
        "kind": "varbit",
        "printable": "imm20{15}",
        "var": "imm20"
      },
      {
        "index": 16,
        "kind": "varbit",
        "printable": "imm20{16}",
        "var": "imm20"
      },
      {
        "index": 17,
        "kind": "varbit",
        "printable": "imm20{17}",
        "var": "imm20"
      },
      {
        "index": 18,
        "kind": "varbit",
        "printable": "imm20{18}",
        "var": "imm20"
      },
      {
        "index": 19,
        "kind": "varbit",
        "printable": "imm20{19}",
        "var": "imm20"
      }
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      0,
      1,
      0,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      0,
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "imm20": [
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "BEQ",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstB",
      "Sched",
      "BranchCC_rri"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "beq\t$rs1, $rs2, $imm12",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ],
        [
          {
            "def": "simm13_lsb0",
            "kind": "def",
            "printable": "simm13_lsb0"
          },
          "imm12"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs1, GPR:$rs2, simm13_lsb0:$imm12)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      0,
      1,
      1,
      {
        "index": 10,
        "kind": "varbit",
        "printable": "imm12{10}",
        "var": "imm12"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "imm12{0}",
        "var": "imm12"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "imm12{1}",
        "var": "imm12"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "imm12{2}",
        "var": "imm12"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "imm12{3}",
        "var": "imm12"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "imm12{4}",
        "var": "imm12"
      },
      {
        "index": 5,
        "kind": "varbit",
        "printable": "imm12{5}",
        "var": "imm12"
      },
      {
        "index": 6,
        "kind": "varbit",
        "printable": "imm12{6}",
        "var": "imm12"
      },
      {
        "index": 7,
        "kind": "varbit",
        "printable": "imm12{7}",
        "var": "imm12"
      },
      {
        "index": 8,
        "kind": "varbit",
        "printable": "imm12{8}",
        "var": "imm12"
      },
      {
        "index": 9,
        "kind": "varbit",
        "printable": "imm12{9}",
        "var": "imm12"
      },
      {
        "index": 11,
        "kind": "varbit",
        "printable": "imm12{11}",
        "var": "imm12"
      }
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      0,
      1,
      1
    ],
    "OutOperandList": {
      "args": [],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteJmp",
        "kind": "def",
        "printable": "WriteJmp"
      },
      {
        "def": "ReadJmp",
        "kind": "def",
        "printable": "ReadJmp"
      },
      {
        "def": "ReadJmp",
        "kind": "def",
        "printable": "ReadJmp"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "imm12": [
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 1,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 1,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "BGE",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstB",
      "Sched",
      "BranchCC_rri"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "bge\t$rs1, $rs2, $imm12",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ],
        [
          {
            "def": "simm13_lsb0",
            "kind": "def",
            "printable": "simm13_lsb0"
          },
          "imm12"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs1, GPR:$rs2, simm13_lsb0:$imm12)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      0,
      1,
      1,
      {
        "index": 10,
        "kind": "varbit",
        "printable": "imm12{10}",
        "var": "imm12"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "imm12{0}",
        "var": "imm12"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "imm12{1}",
        "var": "imm12"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "imm12{2}",
        "var": "imm12"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "imm12{3}",
        "var": "imm12"
      },
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "imm12{4}",
        "var": "imm12"
      },
      {
        "index": 5,
        "kind": "varbit",
        "printable": "imm12{5}",
        "var": "imm12"
      },
      {
        "index": 6,
        "kind": "varbit",
        "printable": "imm12{6}",
        "var": "imm12"
      },
      {
        "index": 7,
        "kind": "varbit",
        "printable": "imm12{7}",
        "var": "imm12"
      },
      {
        "index": 8,
        "kind": "varbit",
        "printable": "imm12{8}",
        "var": "imm12"
      },
      {
        "index": 9,
        "kind": "varbit",
        "printable": "imm12{9}",
        "var": "imm12"
      },
      {
        "index": 11,
        "kind": "varbit",
        "printable": "imm12{11}",
        "var": "imm12"
      }
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      0,
      1,
      1
    ],
    "OutOperandList": {
      "args": [],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteJmp",
        "kind": "def",
        "printable": "WriteJmp"
      },
      {
        "def": "ReadJmp",
        "kind": "def",
        "printable": "ReadJmp"
      },
      {
        "def": "ReadJmp",
        "kind": "def",
        "printable": "ReadJmp"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "imm12": [
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 1,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 1,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "BGEU",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstB",
      "Sched",
      "BranchCC_rri"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "bgeu\t$rs1, $rs2, $imm12",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ],
        [
          {
            "def": "simm13_lsb0",
            "kind": "def",
            "printable": "simm13_lsb0"
          },
          "imm12"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs1, GPR:$rs2, simm13_lsb0:$imm12)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      0,
      1,
      1,
      {
        "index": 10,
        "kind": "varbit",
        "printable": "imm12{10}",
        "var": "imm12"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "imm12{0}",
        "var": "imm12"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "imm12{1}",
        "var": "imm12"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "imm12{2}",
        "var": "imm12"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "imm12{3}",
        "var": "imm12"
      },
      1,
      1,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "imm12{4}",
        "var": "imm12"
      },
      {
        "index": 5,
        "kind": "varbit",
        "printable": "imm12{5}",
        "var": "imm12"
      },
      {
        "index": 6,
        "kind": "varbit",
        "printable": "imm12{6}",
        "var": "imm12"
      },
      {
        "index": 7,
        "kind": "varbit",
        "printable": "imm12{7}",
        "var": "imm12"
      },
      {
        "index": 8,
        "kind": "varbit",
        "printable": "imm12{8}",
        "var": "imm12"
      },
      {
        "index": 9,
        "kind": "varbit",
        "printable": "imm12{9}",
        "var": "imm12"
      },
      {
        "index": 11,
        "kind": "varbit",
        "printable": "imm12{11}",
        "var": "imm12"
      }
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      0,
      1,
      1
    ],
    "OutOperandList": {
      "args": [],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteJmp",
        "kind": "def",
        "printable": "WriteJmp"
      },
      {
        "def": "ReadJmp",
        "kind": "def",
        "printable": "ReadJmp"
      },
      {
        "def": "ReadJmp",
        "kind": "def",
        "printable": "ReadJmp"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "imm12": [
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 1,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 1,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "BLT",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstB",
      "Sched",
      "BranchCC_rri"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "blt\t$rs1, $rs2, $imm12",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ],
        [
          {
            "def": "simm13_lsb0",
            "kind": "def",
            "printable": "simm13_lsb0"
          },
          "imm12"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs1, GPR:$rs2, simm13_lsb0:$imm12)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      0,
      1,
      1,
      {
        "index": 10,
        "kind": "varbit",
        "printable": "imm12{10}",
        "var": "imm12"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "imm12{0}",
        "var": "imm12"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "imm12{1}",
        "var": "imm12"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "imm12{2}",
        "var": "imm12"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "imm12{3}",
        "var": "imm12"
      },
      0,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "imm12{4}",
        "var": "imm12"
      },
      {
        "index": 5,
        "kind": "varbit",
        "printable": "imm12{5}",
        "var": "imm12"
      },
      {
        "index": 6,
        "kind": "varbit",
        "printable": "imm12{6}",
        "var": "imm12"
      },
      {
        "index": 7,
        "kind": "varbit",
        "printable": "imm12{7}",
        "var": "imm12"
      },
      {
        "index": 8,
        "kind": "varbit",
        "printable": "imm12{8}",
        "var": "imm12"
      },
      {
        "index": 9,
        "kind": "varbit",
        "printable": "imm12{9}",
        "var": "imm12"
      },
      {
        "index": 11,
        "kind": "varbit",
        "printable": "imm12{11}",
        "var": "imm12"
      }
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      0,
      1,
      1
    ],
    "OutOperandList": {
      "args": [],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteJmp",
        "kind": "def",
        "printable": "WriteJmp"
      },
      {
        "def": "ReadJmp",
        "kind": "def",
        "printable": "ReadJmp"
      },
      {
        "def": "ReadJmp",
        "kind": "def",
        "printable": "ReadJmp"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "imm12": [
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 1,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 1,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "BLTU",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstB",
      "Sched",
      "BranchCC_rri"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "bltu\t$rs1, $rs2, $imm12",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ],
        [
          {
            "def": "simm13_lsb0",
            "kind": "def",
            "printable": "simm13_lsb0"
          },
          "imm12"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs1, GPR:$rs2, simm13_lsb0:$imm12)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      0,
      1,
      1,
      {
        "index": 10,
        "kind": "varbit",
        "printable": "imm12{10}",
        "var": "imm12"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "imm12{0}",
        "var": "imm12"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "imm12{1}",
        "var": "imm12"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "imm12{2}",
        "var": "imm12"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "imm12{3}",
        "var": "imm12"
      },
      0,
      1,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "imm12{4}",
        "var": "imm12"
      },
      {
        "index": 5,
        "kind": "varbit",
        "printable": "imm12{5}",
        "var": "imm12"
      },
      {
        "index": 6,
        "kind": "varbit",
        "printable": "imm12{6}",
        "var": "imm12"
      },
      {
        "index": 7,
        "kind": "varbit",
        "printable": "imm12{7}",
        "var": "imm12"
      },
      {
        "index": 8,
        "kind": "varbit",
        "printable": "imm12{8}",
        "var": "imm12"
      },
      {
        "index": 9,
        "kind": "varbit",
        "printable": "imm12{9}",
        "var": "imm12"
      },
      {
        "index": 11,
        "kind": "varbit",
        "printable": "imm12{11}",
        "var": "imm12"
      }
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      0,
      1,
      1
    ],
    "OutOperandList": {
      "args": [],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteJmp",
        "kind": "def",
        "printable": "WriteJmp"
      },
      {
        "def": "ReadJmp",
        "kind": "def",
        "printable": "ReadJmp"
      },
      {
        "def": "ReadJmp",
        "kind": "def",
        "printable": "ReadJmp"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "imm12": [
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 1,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 1,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "BNE",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstB",
      "Sched",
      "BranchCC_rri"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "bne\t$rs1, $rs2, $imm12",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ],
        [
          {
            "def": "simm13_lsb0",
            "kind": "def",
            "printable": "simm13_lsb0"
          },
          "imm12"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs1, GPR:$rs2, simm13_lsb0:$imm12)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      0,
      1,
      1,
      {
        "index": 10,
        "kind": "varbit",
        "printable": "imm12{10}",
        "var": "imm12"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "imm12{0}",
        "var": "imm12"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "imm12{1}",
        "var": "imm12"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "imm12{2}",
        "var": "imm12"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "imm12{3}",
        "var": "imm12"
      },
      1,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "imm12{4}",
        "var": "imm12"
      },
      {
        "index": 5,
        "kind": "varbit",
        "printable": "imm12{5}",
        "var": "imm12"
      },
      {
        "index": 6,
        "kind": "varbit",
        "printable": "imm12{6}",
        "var": "imm12"
      },
      {
        "index": 7,
        "kind": "varbit",
        "printable": "imm12{7}",
        "var": "imm12"
      },
      {
        "index": 8,
        "kind": "varbit",
        "printable": "imm12{8}",
        "var": "imm12"
      },
      {
        "index": 9,
        "kind": "varbit",
        "printable": "imm12{9}",
        "var": "imm12"
      },
      {
        "index": 11,
        "kind": "varbit",
        "printable": "imm12{11}",
        "var": "imm12"
      }
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      0,
      1,
      1
    ],
    "OutOperandList": {
      "args": [],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteJmp",
        "kind": "def",
        "printable": "WriteJmp"
      },
      {
        "def": "ReadJmp",
        "kind": "def",
        "printable": "ReadJmp"
      },
      {
        "def": "ReadJmp",
        "kind": "def",
        "printable": "ReadJmp"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "imm12": [
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 1,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 1,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOADD_D",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camoadd.d\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOADD_D_AQ",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camoadd.d.aq\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      1,
      0,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOADD_D_AQ_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camoadd.d.aqrl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      1,
      0,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOADD_D_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camoadd.d.rl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOADD_W",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camoadd.w\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOADD_W_AQ",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camoadd.w.aq\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      1,
      0,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOADD_W_AQ_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camoadd.w.aqrl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      1,
      0,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOADD_W_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camoadd.w.rl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOAND_D",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camoand.d\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      0,
      0,
      1,
      1,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOAND_D_AQ",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camoand.d.aq\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      1,
      0,
      0,
      1,
      1,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOAND_D_AQ_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camoand.d.aqrl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      1,
      0,
      0,
      1,
      1,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOAND_D_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camoand.d.rl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      0,
      0,
      1,
      1,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOAND_W",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camoand.w\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      0,
      0,
      1,
      1,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOAND_W_AQ",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camoand.w.aq\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      1,
      0,
      0,
      1,
      1,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOAND_W_AQ_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camoand.w.aqrl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      1,
      0,
      0,
      1,
      1,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOAND_W_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camoand.w.rl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      0,
      0,
      1,
      1,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOMAXU_D",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camomaxu.d\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      0,
      0,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOMAXU_D_AQ",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camomaxu.d.aq\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      1,
      0,
      0,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOMAXU_D_AQ_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camomaxu.d.aqrl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      1,
      0,
      0,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOMAXU_D_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camomaxu.d.rl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      0,
      0,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOMAXU_W",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camomaxu.w\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      0,
      0,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOMAXU_W_AQ",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camomaxu.w.aq\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      1,
      0,
      0,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOMAXU_W_AQ_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camomaxu.w.aqrl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      1,
      0,
      0,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOMAXU_W_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camomaxu.w.rl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      0,
      0,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOMAX_D",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camomax.d\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      0,
      0,
      1,
      0,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOMAX_D_AQ",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camomax.d.aq\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      1,
      0,
      0,
      1,
      0,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOMAX_D_AQ_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camomax.d.aqrl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      1,
      0,
      0,
      1,
      0,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOMAX_D_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camomax.d.rl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      0,
      0,
      1,
      0,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOMAX_W",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camomax.w\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      0,
      0,
      1,
      0,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOMAX_W_AQ",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camomax.w.aq\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      1,
      0,
      0,
      1,
      0,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOMAX_W_AQ_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camomax.w.aqrl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      1,
      0,
      0,
      1,
      0,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOMAX_W_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camomax.w.rl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      0,
      0,
      1,
      0,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOMINU_D",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camominu.d\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      0,
      0,
      0,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOMINU_D_AQ",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camominu.d.aq\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      1,
      0,
      0,
      0,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOMINU_D_AQ_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camominu.d.aqrl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      1,
      0,
      0,
      0,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOMINU_D_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camominu.d.rl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      0,
      0,
      0,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOMINU_W",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camominu.w\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      0,
      0,
      0,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOMINU_W_AQ",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camominu.w.aq\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      1,
      0,
      0,
      0,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOMINU_W_AQ_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camominu.w.aqrl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      1,
      0,
      0,
      0,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOMINU_W_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camominu.w.rl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      0,
      0,
      0,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOMIN_D",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camomin.d\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      0,
      0,
      0,
      0,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOMIN_D_AQ",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camomin.d.aq\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      1,
      0,
      0,
      0,
      0,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOMIN_D_AQ_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camomin.d.aqrl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      1,
      0,
      0,
      0,
      0,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOMIN_D_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camomin.d.rl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      0,
      0,
      0,
      0,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOMIN_W",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camomin.w\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      0,
      0,
      0,
      0,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOMIN_W_AQ",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camomin.w.aq\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      1,
      0,
      0,
      0,
      0,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOMIN_W_AQ_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camomin.w.aqrl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      1,
      0,
      0,
      0,
      0,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOMIN_W_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camomin.w.rl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      0,
      0,
      0,
      0,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOOR_D",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camoor.d\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      0,
      0,
      0,
      1,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOOR_D_AQ",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camoor.d.aq\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      1,
      0,
      0,
      0,
      1,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOOR_D_AQ_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camoor.d.aqrl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      1,
      0,
      0,
      0,
      1,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOOR_D_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camoor.d.rl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      0,
      0,
      0,
      1,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOOR_W",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camoor.w\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      0,
      0,
      0,
      1,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOOR_W_AQ",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camoor.w.aq\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      1,
      0,
      0,
      0,
      1,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOOR_W_AQ_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camoor.w.aqrl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      1,
      0,
      0,
      0,
      1,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOOR_W_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camoor.w.rl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      0,
      0,
      0,
      1,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOSWAP_C_128",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_C_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camoswap.c\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPCR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      1,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOSWAP_C_64",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_C_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camoswap.c\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "RISCV32CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPCR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      1,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV32",
        "kind": "def",
        "printable": "IsRV32"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOSWAP_C_AQ_128",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_C_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camoswap.c.aq\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPCR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      1,
      1,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOSWAP_C_AQ_64",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_C_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camoswap.c.aq\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "RISCV32CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPCR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      1,
      1,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV32",
        "kind": "def",
        "printable": "IsRV32"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOSWAP_C_AQ_RL_128",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_C_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camoswap.c.aqrl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPCR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      1,
      1,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOSWAP_C_AQ_RL_64",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_C_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camoswap.c.aqrl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "RISCV32CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPCR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      1,
      1,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV32",
        "kind": "def",
        "printable": "IsRV32"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOSWAP_C_RL_128",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_C_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camoswap.c.rl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPCR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      1,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOSWAP_C_RL_64",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_C_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camoswap.c.rl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "RISCV32CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPCR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      1,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV32",
        "kind": "def",
        "printable": "IsRV32"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOSWAP_D",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camoswap.d\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      1,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOSWAP_D_AQ",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camoswap.d.aq\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      1,
      1,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOSWAP_D_AQ_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camoswap.d.aqrl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      1,
      1,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOSWAP_D_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camoswap.d.rl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      1,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOSWAP_W",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camoswap.w\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      1,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOSWAP_W_AQ",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camoswap.w.aq\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      1,
      1,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOSWAP_W_AQ_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camoswap.w.aqrl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      1,
      1,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOSWAP_W_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camoswap.w.rl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      1,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOXOR_D",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camoxor.d\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      0,
      0,
      1,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOXOR_D_AQ",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camoxor.d.aq\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      1,
      0,
      0,
      1,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOXOR_D_AQ_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camoxor.d.aqrl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      1,
      0,
      0,
      1,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOXOR_D_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camoxor.d.rl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      0,
      0,
      1,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOXOR_W",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camoxor.w\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      0,
      0,
      1,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOXOR_W_AQ",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camoxor.w.aq\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      1,
      0,
      0,
      1,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOXOR_W_AQ_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camoxor.w.aqrl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      1,
      0,
      0,
      1,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAMOXOR_W_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "camoxor.w.rl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      0,
      0,
      1,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CAndPerm",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstR",
      "Cheri_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "candperm\t$rd, $rs1, $rs2",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "@traps_if_sealed $rs1",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCR:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      1,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 1,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CBuildCap",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstR",
      "Cheri_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "cbuildcap\t$rd, $rs1, $rs2",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRC0IsDDC",
            "kind": "def",
            "printable": "GPCRC0IsDDC"
          },
          "rs1"
        ],
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRC0IsDDC:$rs1, GPCR:$rs2)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      1,
      1,
      1,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 1,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 1,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CCSeal",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstR",
      "Cheri_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "ccseal\t$rd, $rs1, $rs2",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs1"
        ],
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCR:$rs1, GPCR:$rs2)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      1,
      1,
      1,
      1,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 1,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 1,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CCall",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriTwoSrc"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "ccall\t$rs1, $rs2",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs1"
        ],
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCR:$rs1, GPCR:$rs2)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      1,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 1,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CClearTag",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriSrcDst",
      "Cheri_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "ccleartag\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCR:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      1,
      1,
      0,
      1,
      0,
      1,
      1,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CCopyType",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstR",
      "Cheri_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "ccopytype\t$rd, $rs1, $rs2",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs1"
        ],
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCR:$rs1, GPCR:$rs2)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      1,
      1,
      1,
      1,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 1,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CFLD",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstI"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "cfld\t$rd, ${imm12}(${rs1})",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs1"
        ],
        [
          {
            "def": "simm12",
            "kind": "def",
            "printable": "simm12"
          },
          "imm12"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCR:$rs1, simm12:$imm12)"
    },
    "Inst": [
      1,
      1,
      1,
      0,
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "imm12{0}",
        "var": "imm12"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "imm12{1}",
        "var": "imm12"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "imm12{2}",
        "var": "imm12"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "imm12{3}",
        "var": "imm12"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "imm12{4}",
        "var": "imm12"
      },
      {
        "index": 5,
        "kind": "varbit",
        "printable": "imm12{5}",
        "var": "imm12"
      },
      {
        "index": 6,
        "kind": "varbit",
        "printable": "imm12{6}",
        "var": "imm12"
      },
      {
        "index": 7,
        "kind": "varbit",
        "printable": "imm12{7}",
        "var": "imm12"
      },
      {
        "index": 8,
        "kind": "varbit",
        "printable": "imm12{8}",
        "var": "imm12"
      },
      {
        "index": 9,
        "kind": "varbit",
        "printable": "imm12{9}",
        "var": "imm12"
      },
      {
        "index": 10,
        "kind": "varbit",
        "printable": "imm12{10}",
        "var": "imm12"
      },
      {
        "index": 11,
        "kind": "varbit",
        "printable": "imm12{11}",
        "var": "imm12"
      }
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      0,
      0,
      0,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "FPR64",
            "kind": "def",
            "printable": "FPR64"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs FPR64:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtD",
        "kind": "def",
        "printable": "HasStdExtD"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "imm12": [
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CFLW",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstI"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "cflw\t$rd, ${imm12}(${rs1})",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs1"
        ],
        [
          {
            "def": "simm12",
            "kind": "def",
            "printable": "simm12"
          },
          "imm12"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCR:$rs1, simm12:$imm12)"
    },
    "Inst": [
      1,
      1,
      1,
      0,
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "imm12{0}",
        "var": "imm12"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "imm12{1}",
        "var": "imm12"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "imm12{2}",
        "var": "imm12"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "imm12{3}",
        "var": "imm12"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "imm12{4}",
        "var": "imm12"
      },
      {
        "index": 5,
        "kind": "varbit",
        "printable": "imm12{5}",
        "var": "imm12"
      },
      {
        "index": 6,
        "kind": "varbit",
        "printable": "imm12{6}",
        "var": "imm12"
      },
      {
        "index": 7,
        "kind": "varbit",
        "printable": "imm12{7}",
        "var": "imm12"
      },
      {
        "index": 8,
        "kind": "varbit",
        "printable": "imm12{8}",
        "var": "imm12"
      },
      {
        "index": 9,
        "kind": "varbit",
        "printable": "imm12{9}",
        "var": "imm12"
      },
      {
        "index": 10,
        "kind": "varbit",
        "printable": "imm12{10}",
        "var": "imm12"
      },
      {
        "index": 11,
        "kind": "varbit",
        "printable": "imm12{11}",
        "var": "imm12"
      }
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      0,
      0,
      0,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "FPR32",
            "kind": "def",
            "printable": "FPR32"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs FPR32:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtF",
        "kind": "def",
        "printable": "HasStdExtF"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "imm12": [
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CFSD",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstS"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "cfsd\t$rs2, ${imm12}(${rs1})",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "FPR64",
            "kind": "def",
            "printable": "FPR64"
          },
          "rs2"
        ],
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs1"
        ],
        [
          {
            "def": "simm12",
            "kind": "def",
            "printable": "simm12"
          },
          "imm12"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins FPR64:$rs2, GPCR:$rs1, simm12:$imm12)"
    },
    "Inst": [
      1,
      1,
      1,
      0,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "imm12{0}",
        "var": "imm12"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "imm12{1}",
        "var": "imm12"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "imm12{2}",
        "var": "imm12"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "imm12{3}",
        "var": "imm12"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "imm12{4}",
        "var": "imm12"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      {
        "index": 5,
        "kind": "varbit",
        "printable": "imm12{5}",
        "var": "imm12"
      },
      {
        "index": 6,
        "kind": "varbit",
        "printable": "imm12{6}",
        "var": "imm12"
      },
      {
        "index": 7,
        "kind": "varbit",
        "printable": "imm12{7}",
        "var": "imm12"
      },
      {
        "index": 8,
        "kind": "varbit",
        "printable": "imm12{8}",
        "var": "imm12"
      },
      {
        "index": 9,
        "kind": "varbit",
        "printable": "imm12{9}",
        "var": "imm12"
      },
      {
        "index": 10,
        "kind": "varbit",
        "printable": "imm12{10}",
        "var": "imm12"
      },
      {
        "index": 11,
        "kind": "varbit",
        "printable": "imm12{11}",
        "var": "imm12"
      }
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      0,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtD",
        "kind": "def",
        "printable": "HasStdExtD"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      0,
      0,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "imm12": [
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CFSW",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstS"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "cfsw\t$rs2, ${imm12}(${rs1})",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "FPR32",
            "kind": "def",
            "printable": "FPR32"
          },
          "rs2"
        ],
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs1"
        ],
        [
          {
            "def": "simm12",
            "kind": "def",
            "printable": "simm12"
          },
          "imm12"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins FPR32:$rs2, GPCR:$rs1, simm12:$imm12)"
    },
    "Inst": [
      1,
      1,
      1,
      0,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "imm12{0}",
        "var": "imm12"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "imm12{1}",
        "var": "imm12"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "imm12{2}",
        "var": "imm12"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "imm12{3}",
        "var": "imm12"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "imm12{4}",
        "var": "imm12"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      {
        "index": 5,
        "kind": "varbit",
        "printable": "imm12{5}",
        "var": "imm12"
      },
      {
        "index": 6,
        "kind": "varbit",
        "printable": "imm12{6}",
        "var": "imm12"
      },
      {
        "index": 7,
        "kind": "varbit",
        "printable": "imm12{7}",
        "var": "imm12"
      },
      {
        "index": 8,
        "kind": "varbit",
        "printable": "imm12{8}",
        "var": "imm12"
      },
      {
        "index": 9,
        "kind": "varbit",
        "printable": "imm12{9}",
        "var": "imm12"
      },
      {
        "index": 10,
        "kind": "varbit",
        "printable": "imm12{10}",
        "var": "imm12"
      },
      {
        "index": 11,
        "kind": "varbit",
        "printable": "imm12{11}",
        "var": "imm12"
      }
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      0,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtF",
        "kind": "def",
        "printable": "HasStdExtF"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      0,
      0,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "imm12": [
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CFromPtr",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstR",
      "Cheri_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "cfromptr\t$rd, $rs1, $rs2",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRC0IsDDC",
            "kind": "def",
            "printable": "GPCRC0IsDDC"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRC0IsDDC:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      1,
      0,
      0,
      1,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 1,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CGetAddr",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriSrcDst",
      "Cheri_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "cgetaddr\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCR:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      1,
      1,
      1,
      1,
      0,
      1,
      1,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CGetBase",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriSrcDst",
      "Cheri_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "cgetbase\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCR:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      0,
      1,
      0,
      0,
      0,
      1,
      1,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CGetFlags",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriSrcDst",
      "Cheri_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "cgetflags\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCR:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      1,
      1,
      1,
      0,
      0,
      1,
      1,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CGetLen",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriSrcDst",
      "Cheri_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "cgetlen\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCR:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      1,
      1,
      0,
      0,
      0,
      1,
      1,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CGetOffset",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriSrcDst",
      "Cheri_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "cgetoffset\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCR:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      0,
      1,
      1,
      0,
      0,
      1,
      1,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CGetPerm",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriSrcDst",
      "Cheri_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "cgetperm\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCR:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      0,
      0,
      0,
      0,
      0,
      1,
      1,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CGetSealed",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriSrcDst",
      "Cheri_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "cgetsealed\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCR:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      1,
      0,
      1,
      0,
      0,
      1,
      1,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CGetTag",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriSrcDst",
      "Cheri_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "cgettag\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCR:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      0,
      0,
      1,
      0,
      0,
      1,
      1,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CGetType",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriSrcDst",
      "Cheri_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "cgettype\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCR:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      1,
      0,
      0,
      0,
      0,
      1,
      1,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CIncOffset",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstR",
      "Cheri_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "cincoffset\t$rd, $rs1, $rs2",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "@traps_if_sealed $rs1",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCR:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      0,
      0,
      1,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CIncOffsetImm",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstI",
      "Cheri_ri"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "cincoffset\t$rd, $rs1, $imm12",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "@traps_if_sealed $rs1",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs1"
        ],
        [
          {
            "def": "simm12",
            "kind": "def",
            "printable": "simm12"
          },
          "imm12"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCR:$rs1, simm12:$imm12)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "imm12{0}",
        "var": "imm12"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "imm12{1}",
        "var": "imm12"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "imm12{2}",
        "var": "imm12"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "imm12{3}",
        "var": "imm12"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "imm12{4}",
        "var": "imm12"
      },
      {
        "index": 5,
        "kind": "varbit",
        "printable": "imm12{5}",
        "var": "imm12"
      },
      {
        "index": 6,
        "kind": "varbit",
        "printable": "imm12{6}",
        "var": "imm12"
      },
      {
        "index": 7,
        "kind": "varbit",
        "printable": "imm12{7}",
        "var": "imm12"
      },
      {
        "index": 8,
        "kind": "varbit",
        "printable": "imm12{8}",
        "var": "imm12"
      },
      {
        "index": 9,
        "kind": "varbit",
        "printable": "imm12{9}",
        "var": "imm12"
      },
      {
        "index": 10,
        "kind": "varbit",
        "printable": "imm12{10}",
        "var": "imm12"
      },
      {
        "index": 11,
        "kind": "varbit",
        "printable": "imm12{11}",
        "var": "imm12"
      }
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "imm12": [
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CJALR",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriSrcDst"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "cjalr\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCR:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      0,
      0,
      1,
      1,
      0,
      1,
      1,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 1,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CLB",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstI",
      "CheriLoad_ri"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "clb\t$rd, ${imm12}(${rs1})",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs1"
        ],
        [
          {
            "def": "simm12",
            "kind": "def",
            "printable": "simm12"
          },
          "imm12"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCR:$rs1, simm12:$imm12)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "imm12{0}",
        "var": "imm12"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "imm12{1}",
        "var": "imm12"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "imm12{2}",
        "var": "imm12"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "imm12{3}",
        "var": "imm12"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "imm12{4}",
        "var": "imm12"
      },
      {
        "index": 5,
        "kind": "varbit",
        "printable": "imm12{5}",
        "var": "imm12"
      },
      {
        "index": 6,
        "kind": "varbit",
        "printable": "imm12{6}",
        "var": "imm12"
      },
      {
        "index": 7,
        "kind": "varbit",
        "printable": "imm12{7}",
        "var": "imm12"
      },
      {
        "index": 8,
        "kind": "varbit",
        "printable": "imm12{8}",
        "var": "imm12"
      },
      {
        "index": 9,
        "kind": "varbit",
        "printable": "imm12{9}",
        "var": "imm12"
      },
      {
        "index": 10,
        "kind": "varbit",
        "printable": "imm12{10}",
        "var": "imm12"
      },
      {
        "index": 11,
        "kind": "varbit",
        "printable": "imm12{11}",
        "var": "imm12"
      }
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      0,
      0,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "imm12": [
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CLBU",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstI",
      "CheriLoad_ri"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "clbu\t$rd, ${imm12}(${rs1})",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs1"
        ],
        [
          {
            "def": "simm12",
            "kind": "def",
            "printable": "simm12"
          },
          "imm12"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCR:$rs1, simm12:$imm12)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "imm12{0}",
        "var": "imm12"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "imm12{1}",
        "var": "imm12"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "imm12{2}",
        "var": "imm12"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "imm12{3}",
        "var": "imm12"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "imm12{4}",
        "var": "imm12"
      },
      {
        "index": 5,
        "kind": "varbit",
        "printable": "imm12{5}",
        "var": "imm12"
      },
      {
        "index": 6,
        "kind": "varbit",
        "printable": "imm12{6}",
        "var": "imm12"
      },
      {
        "index": 7,
        "kind": "varbit",
        "printable": "imm12{7}",
        "var": "imm12"
      },
      {
        "index": 8,
        "kind": "varbit",
        "printable": "imm12{8}",
        "var": "imm12"
      },
      {
        "index": 9,
        "kind": "varbit",
        "printable": "imm12{9}",
        "var": "imm12"
      },
      {
        "index": 10,
        "kind": "varbit",
        "printable": "imm12{10}",
        "var": "imm12"
      },
      {
        "index": 11,
        "kind": "varbit",
        "printable": "imm12{11}",
        "var": "imm12"
      }
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      0,
      0,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "imm12": [
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CLC_128",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstI"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "clc\t$rd, ${imm12}(${rs1})",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs1"
        ],
        [
          {
            "def": "simm12",
            "kind": "def",
            "printable": "simm12"
          },
          "imm12"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCR:$rs1, simm12:$imm12)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "imm12{0}",
        "var": "imm12"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "imm12{1}",
        "var": "imm12"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "imm12{2}",
        "var": "imm12"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "imm12{3}",
        "var": "imm12"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "imm12{4}",
        "var": "imm12"
      },
      {
        "index": 5,
        "kind": "varbit",
        "printable": "imm12{5}",
        "var": "imm12"
      },
      {
        "index": 6,
        "kind": "varbit",
        "printable": "imm12{6}",
        "var": "imm12"
      },
      {
        "index": 7,
        "kind": "varbit",
        "printable": "imm12{7}",
        "var": "imm12"
      },
      {
        "index": 8,
        "kind": "varbit",
        "printable": "imm12{8}",
        "var": "imm12"
      },
      {
        "index": 9,
        "kind": "varbit",
        "printable": "imm12{9}",
        "var": "imm12"
      },
      {
        "index": 10,
        "kind": "varbit",
        "printable": "imm12{10}",
        "var": "imm12"
      },
      {
        "index": 11,
        "kind": "varbit",
        "printable": "imm12{11}",
        "var": "imm12"
      }
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      0,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "imm12": [
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CLC_64",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstI"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "clc\t$rd, ${imm12}(${rs1})",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "RISCV32CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs1"
        ],
        [
          {
            "def": "simm12",
            "kind": "def",
            "printable": "simm12"
          },
          "imm12"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCR:$rs1, simm12:$imm12)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "imm12{0}",
        "var": "imm12"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "imm12{1}",
        "var": "imm12"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "imm12{2}",
        "var": "imm12"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "imm12{3}",
        "var": "imm12"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "imm12{4}",
        "var": "imm12"
      },
      {
        "index": 5,
        "kind": "varbit",
        "printable": "imm12{5}",
        "var": "imm12"
      },
      {
        "index": 6,
        "kind": "varbit",
        "printable": "imm12{6}",
        "var": "imm12"
      },
      {
        "index": 7,
        "kind": "varbit",
        "printable": "imm12{7}",
        "var": "imm12"
      },
      {
        "index": 8,
        "kind": "varbit",
        "printable": "imm12{8}",
        "var": "imm12"
      },
      {
        "index": 9,
        "kind": "varbit",
        "printable": "imm12{9}",
        "var": "imm12"
      },
      {
        "index": 10,
        "kind": "varbit",
        "printable": "imm12{10}",
        "var": "imm12"
      },
      {
        "index": 11,
        "kind": "varbit",
        "printable": "imm12{11}",
        "var": "imm12"
      }
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      0,
      0,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "IsRV32",
        "kind": "def",
        "printable": "IsRV32"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "imm12": [
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CLD",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstI",
      "CheriLoad_ri"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "cld\t$rd, ${imm12}(${rs1})",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs1"
        ],
        [
          {
            "def": "simm12",
            "kind": "def",
            "printable": "simm12"
          },
          "imm12"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCR:$rs1, simm12:$imm12)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "imm12{0}",
        "var": "imm12"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "imm12{1}",
        "var": "imm12"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "imm12{2}",
        "var": "imm12"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "imm12{3}",
        "var": "imm12"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "imm12{4}",
        "var": "imm12"
      },
      {
        "index": 5,
        "kind": "varbit",
        "printable": "imm12{5}",
        "var": "imm12"
      },
      {
        "index": 6,
        "kind": "varbit",
        "printable": "imm12{6}",
        "var": "imm12"
      },
      {
        "index": 7,
        "kind": "varbit",
        "printable": "imm12{7}",
        "var": "imm12"
      },
      {
        "index": 8,
        "kind": "varbit",
        "printable": "imm12{8}",
        "var": "imm12"
      },
      {
        "index": 9,
        "kind": "varbit",
        "printable": "imm12{9}",
        "var": "imm12"
      },
      {
        "index": 10,
        "kind": "varbit",
        "printable": "imm12{10}",
        "var": "imm12"
      },
      {
        "index": 11,
        "kind": "varbit",
        "printable": "imm12{11}",
        "var": "imm12"
      }
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      0,
      0,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "imm12": [
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CLH",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstI",
      "CheriLoad_ri"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "clh\t$rd, ${imm12}(${rs1})",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs1"
        ],
        [
          {
            "def": "simm12",
            "kind": "def",
            "printable": "simm12"
          },
          "imm12"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCR:$rs1, simm12:$imm12)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "imm12{0}",
        "var": "imm12"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "imm12{1}",
        "var": "imm12"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "imm12{2}",
        "var": "imm12"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "imm12{3}",
        "var": "imm12"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "imm12{4}",
        "var": "imm12"
      },
      {
        "index": 5,
        "kind": "varbit",
        "printable": "imm12{5}",
        "var": "imm12"
      },
      {
        "index": 6,
        "kind": "varbit",
        "printable": "imm12{6}",
        "var": "imm12"
      },
      {
        "index": 7,
        "kind": "varbit",
        "printable": "imm12{7}",
        "var": "imm12"
      },
      {
        "index": 8,
        "kind": "varbit",
        "printable": "imm12{8}",
        "var": "imm12"
      },
      {
        "index": 9,
        "kind": "varbit",
        "printable": "imm12{9}",
        "var": "imm12"
      },
      {
        "index": 10,
        "kind": "varbit",
        "printable": "imm12{10}",
        "var": "imm12"
      },
      {
        "index": 11,
        "kind": "varbit",
        "printable": "imm12{11}",
        "var": "imm12"
      }
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      0,
      0,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "imm12": [
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CLHU",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstI",
      "CheriLoad_ri"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "clhu\t$rd, ${imm12}(${rs1})",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs1"
        ],
        [
          {
            "def": "simm12",
            "kind": "def",
            "printable": "simm12"
          },
          "imm12"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCR:$rs1, simm12:$imm12)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "imm12{0}",
        "var": "imm12"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "imm12{1}",
        "var": "imm12"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "imm12{2}",
        "var": "imm12"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "imm12{3}",
        "var": "imm12"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "imm12{4}",
        "var": "imm12"
      },
      {
        "index": 5,
        "kind": "varbit",
        "printable": "imm12{5}",
        "var": "imm12"
      },
      {
        "index": 6,
        "kind": "varbit",
        "printable": "imm12{6}",
        "var": "imm12"
      },
      {
        "index": 7,
        "kind": "varbit",
        "printable": "imm12{7}",
        "var": "imm12"
      },
      {
        "index": 8,
        "kind": "varbit",
        "printable": "imm12{8}",
        "var": "imm12"
      },
      {
        "index": 9,
        "kind": "varbit",
        "printable": "imm12{9}",
        "var": "imm12"
      },
      {
        "index": 10,
        "kind": "varbit",
        "printable": "imm12{10}",
        "var": "imm12"
      },
      {
        "index": 11,
        "kind": "varbit",
        "printable": "imm12{11}",
        "var": "imm12"
      }
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      0,
      0,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "imm12": [
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CLR_B",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CLR_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "clr.b\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      0,
      0,
      0,
      0,
      0
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CLR_B_AQ",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CLR_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "clr.b.aq\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      0,
      0,
      0,
      0,
      0,
      0,
      1,
      0,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      0,
      0,
      0,
      0,
      0
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CLR_B_AQ_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CLR_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "clr.b.aqrl\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      0,
      0,
      0,
      0,
      0,
      1,
      1,
      0,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      0,
      0,
      0,
      0,
      0
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CLR_B_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CLR_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "clr.b.rl\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      0,
      0,
      0,
      0,
      0,
      1,
      0,
      0,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      0,
      0,
      0,
      0,
      0
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CLR_C_128",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CLR_C_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "clr.c\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      0,
      0,
      0,
      0,
      0
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CLR_C_64",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CLR_C_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "clr.c\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "RISCV32CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV32",
        "kind": "def",
        "printable": "IsRV32"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      0,
      0,
      0,
      0,
      0
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CLR_C_AQ_128",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CLR_C_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "clr.c.aq\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      0,
      0,
      0,
      0,
      0,
      0,
      1,
      0,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      0,
      0,
      0,
      0,
      0
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CLR_C_AQ_64",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CLR_C_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "clr.c.aq\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "RISCV32CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      0,
      0,
      0,
      0,
      0,
      0,
      1,
      0,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV32",
        "kind": "def",
        "printable": "IsRV32"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      0,
      0,
      0,
      0,
      0
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CLR_C_AQ_RL_128",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CLR_C_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "clr.c.aqrl\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      0,
      0,
      0,
      0,
      0,
      1,
      1,
      0,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      0,
      0,
      0,
      0,
      0
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CLR_C_AQ_RL_64",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CLR_C_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "clr.c.aqrl\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "RISCV32CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      0,
      0,
      0,
      0,
      0,
      1,
      1,
      0,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV32",
        "kind": "def",
        "printable": "IsRV32"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      0,
      0,
      0,
      0,
      0
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CLR_C_RL_128",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CLR_C_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "clr.c.rl\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      0,
      0,
      0,
      0,
      0,
      1,
      0,
      0,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      0,
      0,
      0,
      0,
      0
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CLR_C_RL_64",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CLR_C_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "clr.c.rl\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "RISCV32CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      0,
      0,
      0,
      0,
      0,
      1,
      0,
      0,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV32",
        "kind": "def",
        "printable": "IsRV32"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      0,
      0,
      0,
      0,
      0
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CLR_D",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CLR_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "clr.d\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      0,
      0,
      0,
      0,
      0
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CLR_D_AQ",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CLR_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "clr.d.aq\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      0,
      0,
      0,
      0,
      0,
      0,
      1,
      0,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      0,
      0,
      0,
      0,
      0
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CLR_D_AQ_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CLR_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "clr.d.aqrl\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      0,
      0,
      0,
      0,
      0,
      1,
      1,
      0,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      0,
      0,
      0,
      0,
      0
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CLR_D_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CLR_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "clr.d.rl\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      0,
      0,
      0,
      0,
      0,
      1,
      0,
      0,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      0,
      0,
      0,
      0,
      0
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CLR_H",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CLR_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "clr.h\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      0,
      0,
      0,
      0,
      0
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CLR_H_AQ",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CLR_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "clr.h.aq\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      0,
      0,
      0,
      0,
      0,
      0,
      1,
      0,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      0,
      0,
      0,
      0,
      0
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CLR_H_AQ_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CLR_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "clr.h.aqrl\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      0,
      0,
      0,
      0,
      0,
      1,
      1,
      0,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      0,
      0,
      0,
      0,
      0
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CLR_H_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CLR_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "clr.h.rl\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      0,
      0,
      0,
      0,
      0,
      1,
      0,
      0,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      0,
      0,
      0,
      0,
      0
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CLR_W",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CLR_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "clr.w\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      0,
      0,
      0,
      0,
      0
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CLR_W_AQ",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CLR_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "clr.w.aq\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      0,
      0,
      0,
      0,
      0,
      0,
      1,
      0,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      0,
      0,
      0,
      0,
      0
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CLR_W_AQ_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CLR_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "clr.w.aqrl\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      0,
      0,
      0,
      0,
      0,
      1,
      1,
      0,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      0,
      0,
      0,
      0,
      0
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CLR_W_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CLR_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "clr.w.rl\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      0,
      0,
      0,
      0,
      0,
      1,
      0,
      0,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      0,
      0,
      0,
      0,
      0
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CLW",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstI",
      "CheriLoad_ri"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "clw\t$rd, ${imm12}(${rs1})",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs1"
        ],
        [
          {
            "def": "simm12",
            "kind": "def",
            "printable": "simm12"
          },
          "imm12"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCR:$rs1, simm12:$imm12)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "imm12{0}",
        "var": "imm12"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "imm12{1}",
        "var": "imm12"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "imm12{2}",
        "var": "imm12"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "imm12{3}",
        "var": "imm12"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "imm12{4}",
        "var": "imm12"
      },
      {
        "index": 5,
        "kind": "varbit",
        "printable": "imm12{5}",
        "var": "imm12"
      },
      {
        "index": 6,
        "kind": "varbit",
        "printable": "imm12{6}",
        "var": "imm12"
      },
      {
        "index": 7,
        "kind": "varbit",
        "printable": "imm12{7}",
        "var": "imm12"
      },
      {
        "index": 8,
        "kind": "varbit",
        "printable": "imm12{8}",
        "var": "imm12"
      },
      {
        "index": 9,
        "kind": "varbit",
        "printable": "imm12{9}",
        "var": "imm12"
      },
      {
        "index": 10,
        "kind": "varbit",
        "printable": "imm12{10}",
        "var": "imm12"
      },
      {
        "index": 11,
        "kind": "varbit",
        "printable": "imm12{11}",
        "var": "imm12"
      }
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      0,
      0,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "imm12": [
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CLWU",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstI",
      "CheriLoad_ri"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "clwu\t$rd, ${imm12}(${rs1})",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs1"
        ],
        [
          {
            "def": "simm12",
            "kind": "def",
            "printable": "simm12"
          },
          "imm12"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCR:$rs1, simm12:$imm12)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "imm12{0}",
        "var": "imm12"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "imm12{1}",
        "var": "imm12"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "imm12{2}",
        "var": "imm12"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "imm12{3}",
        "var": "imm12"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "imm12{4}",
        "var": "imm12"
      },
      {
        "index": 5,
        "kind": "varbit",
        "printable": "imm12{5}",
        "var": "imm12"
      },
      {
        "index": 6,
        "kind": "varbit",
        "printable": "imm12{6}",
        "var": "imm12"
      },
      {
        "index": 7,
        "kind": "varbit",
        "printable": "imm12{7}",
        "var": "imm12"
      },
      {
        "index": 8,
        "kind": "varbit",
        "printable": "imm12{8}",
        "var": "imm12"
      },
      {
        "index": 9,
        "kind": "varbit",
        "printable": "imm12{9}",
        "var": "imm12"
      },
      {
        "index": 10,
        "kind": "varbit",
        "printable": "imm12{10}",
        "var": "imm12"
      },
      {
        "index": 11,
        "kind": "varbit",
        "printable": "imm12{11}",
        "var": "imm12"
      }
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      0,
      0,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "imm12": [
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CMove",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriSrcDst",
      "Cheri_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "cmove\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCR:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      0,
      1,
      0,
      1,
      0,
      1,
      1,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 1,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CRAM",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriSrcDst",
      "Cheri_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "crepresentablealignmentmask\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      1,
      0,
      0,
      1,
      0,
      1,
      1,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CRRL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriSrcDst",
      "Cheri_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "croundrepresentablelength\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      0,
      0,
      0,
      1,
      0,
      1,
      1,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CSB",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstS",
      "CheriStore_ri"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "csb\t$rs2, ${imm12}(${rs1})",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ],
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs1"
        ],
        [
          {
            "def": "simm12",
            "kind": "def",
            "printable": "simm12"
          },
          "imm12"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs2, GPCR:$rs1, simm12:$imm12)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "imm12{0}",
        "var": "imm12"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "imm12{1}",
        "var": "imm12"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "imm12{2}",
        "var": "imm12"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "imm12{3}",
        "var": "imm12"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "imm12{4}",
        "var": "imm12"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      {
        "index": 5,
        "kind": "varbit",
        "printable": "imm12{5}",
        "var": "imm12"
      },
      {
        "index": 6,
        "kind": "varbit",
        "printable": "imm12{6}",
        "var": "imm12"
      },
      {
        "index": 7,
        "kind": "varbit",
        "printable": "imm12{7}",
        "var": "imm12"
      },
      {
        "index": 8,
        "kind": "varbit",
        "printable": "imm12{8}",
        "var": "imm12"
      },
      {
        "index": 9,
        "kind": "varbit",
        "printable": "imm12{9}",
        "var": "imm12"
      },
      {
        "index": 10,
        "kind": "varbit",
        "printable": "imm12{10}",
        "var": "imm12"
      },
      {
        "index": 11,
        "kind": "varbit",
        "printable": "imm12{11}",
        "var": "imm12"
      }
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      0,
      0,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "imm12": [
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CSC_128",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstS"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "csc\t$rs2, ${imm12}(${rs1})",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs2"
        ],
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs1"
        ],
        [
          {
            "def": "simm12",
            "kind": "def",
            "printable": "simm12"
          },
          "imm12"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCR:$rs2, GPCR:$rs1, simm12:$imm12)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "imm12{0}",
        "var": "imm12"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "imm12{1}",
        "var": "imm12"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "imm12{2}",
        "var": "imm12"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "imm12{3}",
        "var": "imm12"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "imm12{4}",
        "var": "imm12"
      },
      0,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      {
        "index": 5,
        "kind": "varbit",
        "printable": "imm12{5}",
        "var": "imm12"
      },
      {
        "index": 6,
        "kind": "varbit",
        "printable": "imm12{6}",
        "var": "imm12"
      },
      {
        "index": 7,
        "kind": "varbit",
        "printable": "imm12{7}",
        "var": "imm12"
      },
      {
        "index": 8,
        "kind": "varbit",
        "printable": "imm12{8}",
        "var": "imm12"
      },
      {
        "index": 9,
        "kind": "varbit",
        "printable": "imm12{9}",
        "var": "imm12"
      },
      {
        "index": 10,
        "kind": "varbit",
        "printable": "imm12{10}",
        "var": "imm12"
      },
      {
        "index": 11,
        "kind": "varbit",
        "printable": "imm12{11}",
        "var": "imm12"
      }
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      0,
      0,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "imm12": [
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CSC_64",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstS"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "csc\t$rs2, ${imm12}(${rs1})",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "RISCV32CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs2"
        ],
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs1"
        ],
        [
          {
            "def": "simm12",
            "kind": "def",
            "printable": "simm12"
          },
          "imm12"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCR:$rs2, GPCR:$rs1, simm12:$imm12)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "imm12{0}",
        "var": "imm12"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "imm12{1}",
        "var": "imm12"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "imm12{2}",
        "var": "imm12"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "imm12{3}",
        "var": "imm12"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "imm12{4}",
        "var": "imm12"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      {
        "index": 5,
        "kind": "varbit",
        "printable": "imm12{5}",
        "var": "imm12"
      },
      {
        "index": 6,
        "kind": "varbit",
        "printable": "imm12{6}",
        "var": "imm12"
      },
      {
        "index": 7,
        "kind": "varbit",
        "printable": "imm12{7}",
        "var": "imm12"
      },
      {
        "index": 8,
        "kind": "varbit",
        "printable": "imm12{8}",
        "var": "imm12"
      },
      {
        "index": 9,
        "kind": "varbit",
        "printable": "imm12{9}",
        "var": "imm12"
      },
      {
        "index": 10,
        "kind": "varbit",
        "printable": "imm12{10}",
        "var": "imm12"
      },
      {
        "index": 11,
        "kind": "varbit",
        "printable": "imm12{11}",
        "var": "imm12"
      }
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "IsRV32",
        "kind": "def",
        "printable": "IsRV32"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      0,
      0,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "imm12": [
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CSC_B",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "csc.b\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      1,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CSC_B_AQ",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "csc.b.aq\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      1,
      1,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CSC_B_AQ_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "csc.b.aqrl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      1,
      1,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CSC_B_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "csc.b.rl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      1,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CSC_C_128",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_C_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "csc.c\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPCR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      1,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CSC_C_64",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_C_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "csc.c\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "RISCV32CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPCR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      1,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV32",
        "kind": "def",
        "printable": "IsRV32"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CSC_C_AQ_128",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_C_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "csc.c.aq\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPCR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      1,
      1,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CSC_C_AQ_64",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_C_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "csc.c.aq\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "RISCV32CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPCR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      1,
      1,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV32",
        "kind": "def",
        "printable": "IsRV32"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CSC_C_AQ_RL_128",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_C_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "csc.c.aqrl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPCR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      1,
      1,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CSC_C_AQ_RL_64",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_C_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "csc.c.aqrl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "RISCV32CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPCR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      1,
      1,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV32",
        "kind": "def",
        "printable": "IsRV32"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CSC_C_RL_128",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_C_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "csc.c.rl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPCR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      1,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CSC_C_RL_64",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_C_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "csc.c.rl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "RISCV32CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPCR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      1,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV32",
        "kind": "def",
        "printable": "IsRV32"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CSC_D",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "csc.d\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      1,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CSC_D_AQ",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "csc.d.aq\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      1,
      1,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CSC_D_AQ_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "csc.d.aqrl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      1,
      1,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CSC_D_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "csc.d.rl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      1,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CSC_H",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "csc.h\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      1,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CSC_H_AQ",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "csc.h.aq\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      1,
      1,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CSC_H_AQ_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "csc.h.aqrl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      1,
      1,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CSC_H_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "csc.h.rl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      1,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CSC_W",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "csc.w\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      1,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CSC_W_AQ",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "csc.w.aq\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      1,
      1,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CSC_W_AQ_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "csc.w.aqrl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      1,
      1,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CSC_W_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "CAMO_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "csc.w.rl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      1,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CSD",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstS",
      "CheriStore_ri"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "csd\t$rs2, ${imm12}(${rs1})",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ],
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs1"
        ],
        [
          {
            "def": "simm12",
            "kind": "def",
            "printable": "simm12"
          },
          "imm12"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs2, GPCR:$rs1, simm12:$imm12)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "imm12{0}",
        "var": "imm12"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "imm12{1}",
        "var": "imm12"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "imm12{2}",
        "var": "imm12"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "imm12{3}",
        "var": "imm12"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "imm12{4}",
        "var": "imm12"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      {
        "index": 5,
        "kind": "varbit",
        "printable": "imm12{5}",
        "var": "imm12"
      },
      {
        "index": 6,
        "kind": "varbit",
        "printable": "imm12{6}",
        "var": "imm12"
      },
      {
        "index": 7,
        "kind": "varbit",
        "printable": "imm12{7}",
        "var": "imm12"
      },
      {
        "index": 8,
        "kind": "varbit",
        "printable": "imm12{8}",
        "var": "imm12"
      },
      {
        "index": 9,
        "kind": "varbit",
        "printable": "imm12{9}",
        "var": "imm12"
      },
      {
        "index": 10,
        "kind": "varbit",
        "printable": "imm12{10}",
        "var": "imm12"
      },
      {
        "index": 11,
        "kind": "varbit",
        "printable": "imm12{11}",
        "var": "imm12"
      }
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      0,
      0,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "imm12": [
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CSEQX",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstR",
      "Cheri_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "csetequalexact\t$rd, $rs1, $rs2",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs1"
        ],
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCR:$rs1, GPCR:$rs2)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      0,
      0,
      0,
      1,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CSH",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstS",
      "CheriStore_ri"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "csh\t$rs2, ${imm12}(${rs1})",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ],
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs1"
        ],
        [
          {
            "def": "simm12",
            "kind": "def",
            "printable": "simm12"
          },
          "imm12"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs2, GPCR:$rs1, simm12:$imm12)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "imm12{0}",
        "var": "imm12"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "imm12{1}",
        "var": "imm12"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "imm12{2}",
        "var": "imm12"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "imm12{3}",
        "var": "imm12"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "imm12{4}",
        "var": "imm12"
      },
      1,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      {
        "index": 5,
        "kind": "varbit",
        "printable": "imm12{5}",
        "var": "imm12"
      },
      {
        "index": 6,
        "kind": "varbit",
        "printable": "imm12{6}",
        "var": "imm12"
      },
      {
        "index": 7,
        "kind": "varbit",
        "printable": "imm12{7}",
        "var": "imm12"
      },
      {
        "index": 8,
        "kind": "varbit",
        "printable": "imm12{8}",
        "var": "imm12"
      },
      {
        "index": 9,
        "kind": "varbit",
        "printable": "imm12{9}",
        "var": "imm12"
      },
      {
        "index": 10,
        "kind": "varbit",
        "printable": "imm12{10}",
        "var": "imm12"
      },
      {
        "index": 11,
        "kind": "varbit",
        "printable": "imm12{11}",
        "var": "imm12"
      }
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      0,
      0,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "imm12": [
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CSRRC",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstI",
      "Sched",
      "CSR_ir"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "csrrc\t$rd, $imm12, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "csr_sysreg",
            "kind": "def",
            "printable": "csr_sysreg"
          },
          "imm12"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins csr_sysreg:$imm12, GPR:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      1,
      1,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "imm12{0}",
        "var": "imm12"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "imm12{1}",
        "var": "imm12"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "imm12{2}",
        "var": "imm12"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "imm12{3}",
        "var": "imm12"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "imm12{4}",
        "var": "imm12"
      },
      {
        "index": 5,
        "kind": "varbit",
        "printable": "imm12{5}",
        "var": "imm12"
      },
      {
        "index": 6,
        "kind": "varbit",
        "printable": "imm12{6}",
        "var": "imm12"
      },
      {
        "index": 7,
        "kind": "varbit",
        "printable": "imm12{7}",
        "var": "imm12"
      },
      {
        "index": 8,
        "kind": "varbit",
        "printable": "imm12{8}",
        "var": "imm12"
      },
      {
        "index": 9,
        "kind": "varbit",
        "printable": "imm12{9}",
        "var": "imm12"
      },
      {
        "index": 10,
        "kind": "varbit",
        "printable": "imm12{10}",
        "var": "imm12"
      },
      {
        "index": 11,
        "kind": "varbit",
        "printable": "imm12{11}",
        "var": "imm12"
      }
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      1,
      1,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteCSR",
        "kind": "def",
        "printable": "WriteCSR"
      },
      {
        "def": "ReadCSR",
        "kind": "def",
        "printable": "ReadCSR"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 1,
    "imm12": [
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CSRRCI",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstI",
      "Sched",
      "CSR_ii"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "csrrci\t$rd, $imm12, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "csr_sysreg",
            "kind": "def",
            "printable": "csr_sysreg"
          },
          "imm12"
        ],
        [
          {
            "def": "uimm5",
            "kind": "def",
            "printable": "uimm5"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins csr_sysreg:$imm12, uimm5:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      1,
      1,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "imm12{0}",
        "var": "imm12"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "imm12{1}",
        "var": "imm12"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "imm12{2}",
        "var": "imm12"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "imm12{3}",
        "var": "imm12"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "imm12{4}",
        "var": "imm12"
      },
      {
        "index": 5,
        "kind": "varbit",
        "printable": "imm12{5}",
        "var": "imm12"
      },
      {
        "index": 6,
        "kind": "varbit",
        "printable": "imm12{6}",
        "var": "imm12"
      },
      {
        "index": 7,
        "kind": "varbit",
        "printable": "imm12{7}",
        "var": "imm12"
      },
      {
        "index": 8,
        "kind": "varbit",
        "printable": "imm12{8}",
        "var": "imm12"
      },
      {
        "index": 9,
        "kind": "varbit",
        "printable": "imm12{9}",
        "var": "imm12"
      },
      {
        "index": 10,
        "kind": "varbit",
        "printable": "imm12{10}",
        "var": "imm12"
      },
      {
        "index": 11,
        "kind": "varbit",
        "printable": "imm12{11}",
        "var": "imm12"
      }
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      1,
      1,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteCSR",
        "kind": "def",
        "printable": "WriteCSR"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 1,
    "imm12": [
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CSRRS",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstI",
      "Sched",
      "CSR_ir"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "csrrs\t$rd, $imm12, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "csr_sysreg",
            "kind": "def",
            "printable": "csr_sysreg"
          },
          "imm12"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins csr_sysreg:$imm12, GPR:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      1,
      1,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "imm12{0}",
        "var": "imm12"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "imm12{1}",
        "var": "imm12"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "imm12{2}",
        "var": "imm12"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "imm12{3}",
        "var": "imm12"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "imm12{4}",
        "var": "imm12"
      },
      {
        "index": 5,
        "kind": "varbit",
        "printable": "imm12{5}",
        "var": "imm12"
      },
      {
        "index": 6,
        "kind": "varbit",
        "printable": "imm12{6}",
        "var": "imm12"
      },
      {
        "index": 7,
        "kind": "varbit",
        "printable": "imm12{7}",
        "var": "imm12"
      },
      {
        "index": 8,
        "kind": "varbit",
        "printable": "imm12{8}",
        "var": "imm12"
      },
      {
        "index": 9,
        "kind": "varbit",
        "printable": "imm12{9}",
        "var": "imm12"
      },
      {
        "index": 10,
        "kind": "varbit",
        "printable": "imm12{10}",
        "var": "imm12"
      },
      {
        "index": 11,
        "kind": "varbit",
        "printable": "imm12{11}",
        "var": "imm12"
      }
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      1,
      1,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteCSR",
        "kind": "def",
        "printable": "WriteCSR"
      },
      {
        "def": "ReadCSR",
        "kind": "def",
        "printable": "ReadCSR"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 1,
    "imm12": [
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CSRRSI",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstI",
      "Sched",
      "CSR_ii"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "csrrsi\t$rd, $imm12, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "csr_sysreg",
            "kind": "def",
            "printable": "csr_sysreg"
          },
          "imm12"
        ],
        [
          {
            "def": "uimm5",
            "kind": "def",
            "printable": "uimm5"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins csr_sysreg:$imm12, uimm5:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      1,
      1,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "imm12{0}",
        "var": "imm12"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "imm12{1}",
        "var": "imm12"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "imm12{2}",
        "var": "imm12"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "imm12{3}",
        "var": "imm12"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "imm12{4}",
        "var": "imm12"
      },
      {
        "index": 5,
        "kind": "varbit",
        "printable": "imm12{5}",
        "var": "imm12"
      },
      {
        "index": 6,
        "kind": "varbit",
        "printable": "imm12{6}",
        "var": "imm12"
      },
      {
        "index": 7,
        "kind": "varbit",
        "printable": "imm12{7}",
        "var": "imm12"
      },
      {
        "index": 8,
        "kind": "varbit",
        "printable": "imm12{8}",
        "var": "imm12"
      },
      {
        "index": 9,
        "kind": "varbit",
        "printable": "imm12{9}",
        "var": "imm12"
      },
      {
        "index": 10,
        "kind": "varbit",
        "printable": "imm12{10}",
        "var": "imm12"
      },
      {
        "index": 11,
        "kind": "varbit",
        "printable": "imm12{11}",
        "var": "imm12"
      }
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      1,
      1,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteCSR",
        "kind": "def",
        "printable": "WriteCSR"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 1,
    "imm12": [
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CSRRW",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstI",
      "Sched",
      "CSR_ir"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "csrrw\t$rd, $imm12, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "csr_sysreg",
            "kind": "def",
            "printable": "csr_sysreg"
          },
          "imm12"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins csr_sysreg:$imm12, GPR:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      1,
      1,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "imm12{0}",
        "var": "imm12"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "imm12{1}",
        "var": "imm12"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "imm12{2}",
        "var": "imm12"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "imm12{3}",
        "var": "imm12"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "imm12{4}",
        "var": "imm12"
      },
      {
        "index": 5,
        "kind": "varbit",
        "printable": "imm12{5}",
        "var": "imm12"
      },
      {
        "index": 6,
        "kind": "varbit",
        "printable": "imm12{6}",
        "var": "imm12"
      },
      {
        "index": 7,
        "kind": "varbit",
        "printable": "imm12{7}",
        "var": "imm12"
      },
      {
        "index": 8,
        "kind": "varbit",
        "printable": "imm12{8}",
        "var": "imm12"
      },
      {
        "index": 9,
        "kind": "varbit",
        "printable": "imm12{9}",
        "var": "imm12"
      },
      {
        "index": 10,
        "kind": "varbit",
        "printable": "imm12{10}",
        "var": "imm12"
      },
      {
        "index": 11,
        "kind": "varbit",
        "printable": "imm12{11}",
        "var": "imm12"
      }
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      1,
      1,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteCSR",
        "kind": "def",
        "printable": "WriteCSR"
      },
      {
        "def": "ReadCSR",
        "kind": "def",
        "printable": "ReadCSR"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 1,
    "imm12": [
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CSRRWI",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstI",
      "Sched",
      "CSR_ii"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "csrrwi\t$rd, $imm12, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "csr_sysreg",
            "kind": "def",
            "printable": "csr_sysreg"
          },
          "imm12"
        ],
        [
          {
            "def": "uimm5",
            "kind": "def",
            "printable": "uimm5"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins csr_sysreg:$imm12, uimm5:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      1,
      1,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "imm12{0}",
        "var": "imm12"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "imm12{1}",
        "var": "imm12"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "imm12{2}",
        "var": "imm12"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "imm12{3}",
        "var": "imm12"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "imm12{4}",
        "var": "imm12"
      },
      {
        "index": 5,
        "kind": "varbit",
        "printable": "imm12{5}",
        "var": "imm12"
      },
      {
        "index": 6,
        "kind": "varbit",
        "printable": "imm12{6}",
        "var": "imm12"
      },
      {
        "index": 7,
        "kind": "varbit",
        "printable": "imm12{7}",
        "var": "imm12"
      },
      {
        "index": 8,
        "kind": "varbit",
        "printable": "imm12{8}",
        "var": "imm12"
      },
      {
        "index": 9,
        "kind": "varbit",
        "printable": "imm12{9}",
        "var": "imm12"
      },
      {
        "index": 10,
        "kind": "varbit",
        "printable": "imm12{10}",
        "var": "imm12"
      },
      {
        "index": 11,
        "kind": "varbit",
        "printable": "imm12{11}",
        "var": "imm12"
      }
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      1,
      1,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteCSR",
        "kind": "def",
        "printable": "WriteCSR"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 1,
    "imm12": [
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CSW",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstS",
      "CheriStore_ri"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "csw\t$rs2, ${imm12}(${rs1})",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "CapModeOnly_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ],
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs1"
        ],
        [
          {
            "def": "simm12",
            "kind": "def",
            "printable": "simm12"
          },
          "imm12"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs2, GPCR:$rs1, simm12:$imm12)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "imm12{0}",
        "var": "imm12"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "imm12{1}",
        "var": "imm12"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "imm12{2}",
        "var": "imm12"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "imm12{3}",
        "var": "imm12"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "imm12{4}",
        "var": "imm12"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      {
        "index": 5,
        "kind": "varbit",
        "printable": "imm12{5}",
        "var": "imm12"
      },
      {
        "index": 6,
        "kind": "varbit",
        "printable": "imm12{6}",
        "var": "imm12"
      },
      {
        "index": 7,
        "kind": "varbit",
        "printable": "imm12{7}",
        "var": "imm12"
      },
      {
        "index": 8,
        "kind": "varbit",
        "printable": "imm12{8}",
        "var": "imm12"
      },
      {
        "index": 9,
        "kind": "varbit",
        "printable": "imm12{9}",
        "var": "imm12"
      },
      {
        "index": 10,
        "kind": "varbit",
        "printable": "imm12{10}",
        "var": "imm12"
      },
      {
        "index": 11,
        "kind": "varbit",
        "printable": "imm12{11}",
        "var": "imm12"
      }
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "IsCapMode",
        "kind": "def",
        "printable": "IsCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      0,
      0,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "imm12": [
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CSeal",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstR",
      "Cheri_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "cseal\t$rd, $rs1, $rs2",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "@traps_if_sealed $rs1",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs1"
        ],
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCR:$rs1, GPCR:$rs2)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      1,
      0,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 1,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 1,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CSealEntry",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriSrcDst",
      "Cheri_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "csealentry\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCR:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      1,
      0,
      0,
      0,
      1,
      1,
      1,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 1,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 1,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CSetAddr",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstR",
      "Cheri_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "csetaddr\t$rd, $rs1, $rs2",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "@traps_if_sealed $rs1",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCR:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      0,
      0,
      1,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CSetBounds",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstR",
      "Cheri_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "csetbounds\t$rd, $rs1, $rs2",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "@traps_if_sealed $rs1",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCR:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      0,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 1,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CSetBoundsExact",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstR",
      "Cheri_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "csetboundsexact\t$rd, $rs1, $rs2",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "@traps_if_sealed $rs1",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCR:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      0,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 1,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CSetBoundsImm",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstI",
      "Cheri_ri"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "csetbounds\t$rd, $rs1, $imm12",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "@traps_if_sealed $rs1",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs1"
        ],
        [
          {
            "def": "uimm12",
            "kind": "def",
            "printable": "uimm12"
          },
          "imm12"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCR:$rs1, uimm12:$imm12)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "imm12{0}",
        "var": "imm12"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "imm12{1}",
        "var": "imm12"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "imm12{2}",
        "var": "imm12"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "imm12{3}",
        "var": "imm12"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "imm12{4}",
        "var": "imm12"
      },
      {
        "index": 5,
        "kind": "varbit",
        "printable": "imm12{5}",
        "var": "imm12"
      },
      {
        "index": 6,
        "kind": "varbit",
        "printable": "imm12{6}",
        "var": "imm12"
      },
      {
        "index": 7,
        "kind": "varbit",
        "printable": "imm12{7}",
        "var": "imm12"
      },
      {
        "index": 8,
        "kind": "varbit",
        "printable": "imm12{8}",
        "var": "imm12"
      },
      {
        "index": 9,
        "kind": "varbit",
        "printable": "imm12{9}",
        "var": "imm12"
      },
      {
        "index": 10,
        "kind": "varbit",
        "printable": "imm12{10}",
        "var": "imm12"
      },
      {
        "index": 11,
        "kind": "varbit",
        "printable": "imm12{11}",
        "var": "imm12"
      }
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "imm12": [
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 1,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CSetFlags",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstR",
      "Cheri_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "csetflags\t$rd, $rs1, $rs2",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "@traps_if_sealed $rs1",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCR:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      1,
      1,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CSetOffset",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstR",
      "Cheri_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "csetoffset\t$rd, $rs1, $rs2",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "@traps_if_sealed $rs1",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCR:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      1,
      1,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CSpecialRW",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriSCR"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "cspecialrw\t$rd, $imm5, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "special_capreg",
            "kind": "def",
            "printable": "special_capreg"
          },
          "imm5"
        ],
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins special_capreg:$imm5, GPCR:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "imm5{0}",
        "var": "imm5"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "imm5{1}",
        "var": "imm5"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "imm5{2}",
        "var": "imm5"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "imm5{3}",
        "var": "imm5"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "imm5{4}",
        "var": "imm5"
      },
      1,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 1,
    "imm5": [
      null,
      null,
      null,
      null,
      null
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CSub",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstR",
      "Cheri_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "csub\t$rd, $rs1, $rs2",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs1"
        ],
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCR:$rs1, GPCR:$rs2)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      1,
      0,
      1,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CTestSubset",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstR",
      "Cheri_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "ctestsubset\t$rd, $rs1, $rs2",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRC0IsDDC",
            "kind": "def",
            "printable": "GPCRC0IsDDC"
          },
          "rs1"
        ],
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRC0IsDDC:$rs1, GPCR:$rs2)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      0,
      0,
      0,
      1,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CToPtr",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstR",
      "Cheri_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "ctoptr\t$rd, $rs1, $rs2",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs1"
        ],
        [
          {
            "def": "GPCRC0IsDDC",
            "kind": "def",
            "printable": "GPCRC0IsDDC"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCR:$rs1, GPCRC0IsDDC:$rs2)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      1,
      0,
      0,
      1,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 1,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "CUnseal",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstR",
      "Cheri_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "cunseal\t$rd, $rs1, $rs2",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "@traps_if_sealed $rs1",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs1"
        ],
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCR:$rs1, GPCR:$rs2)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      1,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 1,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "Clear",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriClear",
      "Cheri_clear"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "clear\t$quarter, $mask",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "uimm2",
            "kind": "def",
            "printable": "uimm2"
          },
          "quarter"
        ],
        [
          {
            "def": "uimm8",
            "kind": "def",
            "printable": "uimm8"
          },
          "mask"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins uimm2:$quarter, uimm8:$mask)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "mask{0}",
        "var": "mask"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "mask{1}",
        "var": "mask"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "mask{2}",
        "var": "mask"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "mask{3}",
        "var": "mask"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "mask{4}",
        "var": "mask"
      },
      0,
      0,
      0,
      {
        "index": 5,
        "kind": "varbit",
        "printable": "mask{5}",
        "var": "mask"
      },
      {
        "index": 6,
        "kind": "varbit",
        "printable": "mask{6}",
        "var": "mask"
      },
      {
        "index": 7,
        "kind": "varbit",
        "printable": "mask{7}",
        "var": "mask"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "quarter{0}",
        "var": "quarter"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "quarter{1}",
        "var": "quarter"
      },
      1,
      0,
      1,
      1,
      0,
      1,
      1,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 1,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mask": [
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null
    ],
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "quarter": [
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "DIV",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstR",
      "ALU_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "div\t$rd, $rs1, $rs2",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      1,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtM",
        "kind": "def",
        "printable": "HasStdExtM"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteIDiv",
        "kind": "def",
        "printable": "WriteIDiv"
      },
      {
        "def": "ReadIDiv",
        "kind": "def",
        "printable": "ReadIDiv"
      },
      {
        "def": "ReadIDiv",
        "kind": "def",
        "printable": "ReadIDiv"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "DIVU",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstR",
      "ALU_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "divu\t$rd, $rs1, $rs2",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      1,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtM",
        "kind": "def",
        "printable": "HasStdExtM"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteIDiv",
        "kind": "def",
        "printable": "WriteIDiv"
      },
      {
        "def": "ReadIDiv",
        "kind": "def",
        "printable": "ReadIDiv"
      },
      {
        "def": "ReadIDiv",
        "kind": "def",
        "printable": "ReadIDiv"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "DIVUW",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstR",
      "ALUW_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "divuw\t$rd, $rs1, $rs2",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtM",
        "kind": "def",
        "printable": "HasStdExtM"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteIDiv32",
        "kind": "def",
        "printable": "WriteIDiv32"
      },
      {
        "def": "ReadIDiv32",
        "kind": "def",
        "printable": "ReadIDiv32"
      },
      {
        "def": "ReadIDiv32",
        "kind": "def",
        "printable": "ReadIDiv32"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "DIVW",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstR",
      "ALUW_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "divw\t$rd, $rs1, $rs2",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtM",
        "kind": "def",
        "printable": "HasStdExtM"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteIDiv32",
        "kind": "def",
        "printable": "WriteIDiv32"
      },
      {
        "def": "ReadIDiv32",
        "kind": "def",
        "printable": "ReadIDiv32"
      },
      {
        "def": "ReadIDiv32",
        "kind": "def",
        "printable": "ReadIDiv32"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "DRET",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstR",
      "Priv",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "dret\t",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      1,
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      1,
      0,
      0,
      1,
      1,
      0,
      1,
      1,
      1,
      1,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      1,
      1,
      1
    ],
    "OutOperandList": {
      "args": [],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 1,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 1,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 1,
    "isSelect": 0,
    "isTerminator": 1,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      0,
      0,
      0,
      0,
      0
    ],
    "rs1": [
      0,
      0,
      0,
      0,
      0
    ],
    "rs2": [
      0,
      1,
      0,
      0,
      1
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "EBREAK",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstI",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "ebreak\t",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      1,
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      1,
      1,
      1
    ],
    "OutOperandList": {
      "args": [],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 1,
    "imm12": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      0,
      0,
      0,
      0,
      0
    ],
    "rs1": [
      0,
      0,
      0,
      0,
      0
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "ECALL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstI",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "ecall\t",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      1,
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      1,
      1,
      1
    ],
    "OutOperandList": {
      "args": [],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteJmp",
        "kind": "def",
        "printable": "WriteJmp"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 1,
    "imm12": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      0,
      0,
      0,
      0,
      0
    ],
    "rs1": [
      0,
      0,
      0,
      0,
      0
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "FENCE",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstI",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "fence\t$pred, $succ",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "fencearg",
            "kind": "def",
            "printable": "fencearg"
          },
          "pred"
        ],
        [
          {
            "def": "fencearg",
            "kind": "def",
            "printable": "fencearg"
          },
          "succ"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins fencearg:$pred, fencearg:$succ)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "succ{0}",
        "var": "succ"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "succ{1}",
        "var": "succ"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "succ{2}",
        "var": "succ"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "succ{3}",
        "var": "succ"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "pred{0}",
        "var": "pred"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "pred{1}",
        "var": "pred"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "pred{2}",
        "var": "pred"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "pred{3}",
        "var": "pred"
      },
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      0,
      0
    ],
    "OutOperandList": {
      "args": [],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 1,
    "imm12": [
      {
        "index": 0,
        "kind": "varbit",
        "printable": "succ{0}",
        "var": "succ"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "succ{1}",
        "var": "succ"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "succ{2}",
        "var": "succ"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "succ{3}",
        "var": "succ"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "pred{0}",
        "var": "pred"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "pred{1}",
        "var": "pred"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "pred{2}",
        "var": "pred"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "pred{3}",
        "var": "pred"
      },
      0,
      0,
      0,
      0
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "pred": [
      null,
      null,
      null,
      null
    ],
    "rd": [
      0,
      0,
      0,
      0,
      0
    ],
    "rs1": [
      0,
      0,
      0,
      0,
      0
    ],
    "succ": [
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "FENCE_I",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstI",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "fence.i\t",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      0,
      0
    ],
    "OutOperandList": {
      "args": [],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 1,
    "imm12": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      0,
      0,
      0,
      0,
      0
    ],
    "rs1": [
      0,
      0,
      0,
      0,
      0
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "FENCE_TSO",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstI",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "fence.tso\t",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      1,
      1,
      0,
      0,
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      0,
      0
    ],
    "OutOperandList": {
      "args": [],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 1,
    "imm12": [
      1,
      1,
      0,
      0,
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      1
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      0,
      0,
      0,
      0,
      0
    ],
    "rs1": [
      0,
      0,
      0,
      0,
      0
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "FPClear",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriClear",
      "Cheri_clear"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "fpclear\t$quarter, $mask",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "uimm2",
            "kind": "def",
            "printable": "uimm2"
          },
          "quarter"
        ],
        [
          {
            "def": "uimm8",
            "kind": "def",
            "printable": "uimm8"
          },
          "mask"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins uimm2:$quarter, uimm8:$mask)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "mask{0}",
        "var": "mask"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "mask{1}",
        "var": "mask"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "mask{2}",
        "var": "mask"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "mask{3}",
        "var": "mask"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "mask{4}",
        "var": "mask"
      },
      0,
      0,
      0,
      {
        "index": 5,
        "kind": "varbit",
        "printable": "mask{5}",
        "var": "mask"
      },
      {
        "index": 6,
        "kind": "varbit",
        "printable": "mask{6}",
        "var": "mask"
      },
      {
        "index": 7,
        "kind": "varbit",
        "printable": "mask{7}",
        "var": "mask"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "quarter{0}",
        "var": "quarter"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "quarter{1}",
        "var": "quarter"
      },
      0,
      0,
      0,
      0,
      1,
      1,
      1,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 1,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mask": [
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null
    ],
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "quarter": [
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "JAL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstJ",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "jal\t$rd, $imm20",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "simm21_lsb0_jal",
            "kind": "def",
            "printable": "simm21_lsb0_jal"
          },
          "imm20"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins simm21_lsb0_jal:$imm20)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      {
        "index": 11,
        "kind": "varbit",
        "printable": "imm20{11}",
        "var": "imm20"
      },
      {
        "index": 12,
        "kind": "varbit",
        "printable": "imm20{12}",
        "var": "imm20"
      },
      {
        "index": 13,
        "kind": "varbit",
        "printable": "imm20{13}",
        "var": "imm20"
      },
      {
        "index": 14,
        "kind": "varbit",
        "printable": "imm20{14}",
        "var": "imm20"
      },
      {
        "index": 15,
        "kind": "varbit",
        "printable": "imm20{15}",
        "var": "imm20"
      },
      {
        "index": 16,
        "kind": "varbit",
        "printable": "imm20{16}",
        "var": "imm20"
      },
      {
        "index": 17,
        "kind": "varbit",
        "printable": "imm20{17}",
        "var": "imm20"
      },
      {
        "index": 18,
        "kind": "varbit",
        "printable": "imm20{18}",
        "var": "imm20"
      },
      {
        "index": 10,
        "kind": "varbit",
        "printable": "imm20{10}",
        "var": "imm20"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "imm20{0}",
        "var": "imm20"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "imm20{1}",
        "var": "imm20"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "imm20{2}",
        "var": "imm20"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "imm20{3}",
        "var": "imm20"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "imm20{4}",
        "var": "imm20"
      },
      {
        "index": 5,
        "kind": "varbit",
        "printable": "imm20{5}",
        "var": "imm20"
      },
      {
        "index": 6,
        "kind": "varbit",
        "printable": "imm20{6}",
        "var": "imm20"
      },
      {
        "index": 7,
        "kind": "varbit",
        "printable": "imm20{7}",
        "var": "imm20"
      },
      {
        "index": 8,
        "kind": "varbit",
        "printable": "imm20{8}",
        "var": "imm20"
      },
      {
        "index": 9,
        "kind": "varbit",
        "printable": "imm20{9}",
        "var": "imm20"
      },
      {
        "index": 19,
        "kind": "varbit",
        "printable": "imm20{19}",
        "var": "imm20"
      }
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteJal",
        "kind": "def",
        "printable": "WriteJal"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "imm20": [
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 1,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "JALR",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstI",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "jalr\t$rd, ${imm12}(${rs1})",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "simm12",
            "kind": "def",
            "printable": "simm12"
          },
          "imm12"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs1, simm12:$imm12)"
    },
    "Inst": [
      1,
      1,
      1,
      0,
      0,
      1,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "imm12{0}",
        "var": "imm12"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "imm12{1}",
        "var": "imm12"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "imm12{2}",
        "var": "imm12"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "imm12{3}",
        "var": "imm12"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "imm12{4}",
        "var": "imm12"
      },
      {
        "index": 5,
        "kind": "varbit",
        "printable": "imm12{5}",
        "var": "imm12"
      },
      {
        "index": 6,
        "kind": "varbit",
        "printable": "imm12{6}",
        "var": "imm12"
      },
      {
        "index": 7,
        "kind": "varbit",
        "printable": "imm12{7}",
        "var": "imm12"
      },
      {
        "index": 8,
        "kind": "varbit",
        "printable": "imm12{8}",
        "var": "imm12"
      },
      {
        "index": 9,
        "kind": "varbit",
        "printable": "imm12{9}",
        "var": "imm12"
      },
      {
        "index": 10,
        "kind": "varbit",
        "printable": "imm12{10}",
        "var": "imm12"
      },
      {
        "index": 11,
        "kind": "varbit",
        "printable": "imm12{11}",
        "var": "imm12"
      }
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      0,
      0,
      1,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteJalr",
        "kind": "def",
        "printable": "WriteJalr"
      },
      {
        "def": "ReadJalr",
        "kind": "def",
        "printable": "ReadJalr"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "imm12": [
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 1,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "LB",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstI",
      "Load_ri",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "lb\t$rd, ${imm12}(${rs1})",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "simm12",
            "kind": "def",
            "printable": "simm12"
          },
          "imm12"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs1, simm12:$imm12)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "imm12{0}",
        "var": "imm12"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "imm12{1}",
        "var": "imm12"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "imm12{2}",
        "var": "imm12"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "imm12{3}",
        "var": "imm12"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "imm12{4}",
        "var": "imm12"
      },
      {
        "index": 5,
        "kind": "varbit",
        "printable": "imm12{5}",
        "var": "imm12"
      },
      {
        "index": 6,
        "kind": "varbit",
        "printable": "imm12{6}",
        "var": "imm12"
      },
      {
        "index": 7,
        "kind": "varbit",
        "printable": "imm12{7}",
        "var": "imm12"
      },
      {
        "index": 8,
        "kind": "varbit",
        "printable": "imm12{8}",
        "var": "imm12"
      },
      {
        "index": 9,
        "kind": "varbit",
        "printable": "imm12{9}",
        "var": "imm12"
      },
      {
        "index": 10,
        "kind": "varbit",
        "printable": "imm12{10}",
        "var": "imm12"
      },
      {
        "index": 11,
        "kind": "varbit",
        "printable": "imm12{11}",
        "var": "imm12"
      }
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      0,
      0,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteLDB",
        "kind": "def",
        "printable": "WriteLDB"
      },
      {
        "def": "ReadMemBase",
        "kind": "def",
        "printable": "ReadMemBase"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "imm12": [
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "LBU",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstI",
      "Load_ri",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "lbu\t$rd, ${imm12}(${rs1})",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "simm12",
            "kind": "def",
            "printable": "simm12"
          },
          "imm12"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs1, simm12:$imm12)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "imm12{0}",
        "var": "imm12"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "imm12{1}",
        "var": "imm12"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "imm12{2}",
        "var": "imm12"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "imm12{3}",
        "var": "imm12"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "imm12{4}",
        "var": "imm12"
      },
      {
        "index": 5,
        "kind": "varbit",
        "printable": "imm12{5}",
        "var": "imm12"
      },
      {
        "index": 6,
        "kind": "varbit",
        "printable": "imm12{6}",
        "var": "imm12"
      },
      {
        "index": 7,
        "kind": "varbit",
        "printable": "imm12{7}",
        "var": "imm12"
      },
      {
        "index": 8,
        "kind": "varbit",
        "printable": "imm12{8}",
        "var": "imm12"
      },
      {
        "index": 9,
        "kind": "varbit",
        "printable": "imm12{9}",
        "var": "imm12"
      },
      {
        "index": 10,
        "kind": "varbit",
        "printable": "imm12{10}",
        "var": "imm12"
      },
      {
        "index": 11,
        "kind": "varbit",
        "printable": "imm12{11}",
        "var": "imm12"
      }
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      0,
      0,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteLDB",
        "kind": "def",
        "printable": "WriteLDB"
      },
      {
        "def": "ReadMemBase",
        "kind": "def",
        "printable": "ReadMemBase"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "imm12": [
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "LBU_CAP",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriSrcDst",
      "CheriLoad_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "lbu.cap\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      0,
      0,
      1,
      1,
      0,
      1,
      0,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "LBU_DDC",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriSrcDst",
      "CheriLoad_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "lbu.ddc\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      0,
      0,
      1,
      0,
      0,
      1,
      0,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "LB_CAP",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriSrcDst",
      "CheriLoad_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "lb.cap\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      0,
      0,
      0,
      1,
      0,
      1,
      0,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "LB_DDC",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriSrcDst",
      "CheriLoad_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "lb.ddc\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      0,
      0,
      0,
      0,
      0,
      1,
      0,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "LC_128",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstI"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "lc\t$rd, ${imm12}(${rs1})",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "simm12",
            "kind": "def",
            "printable": "simm12"
          },
          "imm12"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs1, simm12:$imm12)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "imm12{0}",
        "var": "imm12"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "imm12{1}",
        "var": "imm12"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "imm12{2}",
        "var": "imm12"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "imm12{3}",
        "var": "imm12"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "imm12{4}",
        "var": "imm12"
      },
      {
        "index": 5,
        "kind": "varbit",
        "printable": "imm12{5}",
        "var": "imm12"
      },
      {
        "index": 6,
        "kind": "varbit",
        "printable": "imm12{6}",
        "var": "imm12"
      },
      {
        "index": 7,
        "kind": "varbit",
        "printable": "imm12{7}",
        "var": "imm12"
      },
      {
        "index": 8,
        "kind": "varbit",
        "printable": "imm12{8}",
        "var": "imm12"
      },
      {
        "index": 9,
        "kind": "varbit",
        "printable": "imm12{9}",
        "var": "imm12"
      },
      {
        "index": 10,
        "kind": "varbit",
        "printable": "imm12{10}",
        "var": "imm12"
      },
      {
        "index": 11,
        "kind": "varbit",
        "printable": "imm12{11}",
        "var": "imm12"
      }
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      0,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "imm12": [
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "LC_64",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstI"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "lc\t$rd, ${imm12}(${rs1})",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "RISCV32Only_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "simm12",
            "kind": "def",
            "printable": "simm12"
          },
          "imm12"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs1, simm12:$imm12)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "imm12{0}",
        "var": "imm12"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "imm12{1}",
        "var": "imm12"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "imm12{2}",
        "var": "imm12"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "imm12{3}",
        "var": "imm12"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "imm12{4}",
        "var": "imm12"
      },
      {
        "index": 5,
        "kind": "varbit",
        "printable": "imm12{5}",
        "var": "imm12"
      },
      {
        "index": 6,
        "kind": "varbit",
        "printable": "imm12{6}",
        "var": "imm12"
      },
      {
        "index": 7,
        "kind": "varbit",
        "printable": "imm12{7}",
        "var": "imm12"
      },
      {
        "index": 8,
        "kind": "varbit",
        "printable": "imm12{8}",
        "var": "imm12"
      },
      {
        "index": 9,
        "kind": "varbit",
        "printable": "imm12{9}",
        "var": "imm12"
      },
      {
        "index": 10,
        "kind": "varbit",
        "printable": "imm12{10}",
        "var": "imm12"
      },
      {
        "index": 11,
        "kind": "varbit",
        "printable": "imm12{11}",
        "var": "imm12"
      }
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      0,
      0,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "IsRV32",
        "kind": "def",
        "printable": "IsRV32"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "imm12": [
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "LC_CAP_128",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriSrcDst",
      "CheriLoad_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "lc.cap\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      1,
      1,
      1,
      1,
      1,
      1,
      0,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "LC_CAP_64",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriSrcDst",
      "CheriLoad_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "lc.cap\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "RISCV32Only_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      1,
      1,
      0,
      1,
      0,
      1,
      0,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "IsRV32",
        "kind": "def",
        "printable": "IsRV32"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "LC_DDC_128",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriSrcDst",
      "CheriLoad_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "lc.ddc\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      1,
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "LC_DDC_64",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriSrcDst",
      "CheriLoad_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "lc.ddc\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "RISCV32Only_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      1,
      1,
      0,
      0,
      0,
      1,
      0,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "IsRV32",
        "kind": "def",
        "printable": "IsRV32"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "LD",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstI",
      "Load_ri",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "ld\t$rd, ${imm12}(${rs1})",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "simm12",
            "kind": "def",
            "printable": "simm12"
          },
          "imm12"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs1, simm12:$imm12)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "imm12{0}",
        "var": "imm12"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "imm12{1}",
        "var": "imm12"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "imm12{2}",
        "var": "imm12"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "imm12{3}",
        "var": "imm12"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "imm12{4}",
        "var": "imm12"
      },
      {
        "index": 5,
        "kind": "varbit",
        "printable": "imm12{5}",
        "var": "imm12"
      },
      {
        "index": 6,
        "kind": "varbit",
        "printable": "imm12{6}",
        "var": "imm12"
      },
      {
        "index": 7,
        "kind": "varbit",
        "printable": "imm12{7}",
        "var": "imm12"
      },
      {
        "index": 8,
        "kind": "varbit",
        "printable": "imm12{8}",
        "var": "imm12"
      },
      {
        "index": 9,
        "kind": "varbit",
        "printable": "imm12{9}",
        "var": "imm12"
      },
      {
        "index": 10,
        "kind": "varbit",
        "printable": "imm12{10}",
        "var": "imm12"
      },
      {
        "index": 11,
        "kind": "varbit",
        "printable": "imm12{11}",
        "var": "imm12"
      }
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      0,
      0,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteLDD",
        "kind": "def",
        "printable": "WriteLDD"
      },
      {
        "def": "ReadMemBase",
        "kind": "def",
        "printable": "ReadMemBase"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "imm12": [
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "LD_CAP",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriSrcDst",
      "CheriLoad_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "ld.cap\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      1,
      1,
      0,
      1,
      0,
      1,
      0,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "LD_DDC",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriSrcDst",
      "CheriLoad_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "ld.ddc\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      1,
      1,
      0,
      0,
      0,
      1,
      0,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "LH",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstI",
      "Load_ri",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "lh\t$rd, ${imm12}(${rs1})",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "simm12",
            "kind": "def",
            "printable": "simm12"
          },
          "imm12"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs1, simm12:$imm12)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "imm12{0}",
        "var": "imm12"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "imm12{1}",
        "var": "imm12"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "imm12{2}",
        "var": "imm12"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "imm12{3}",
        "var": "imm12"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "imm12{4}",
        "var": "imm12"
      },
      {
        "index": 5,
        "kind": "varbit",
        "printable": "imm12{5}",
        "var": "imm12"
      },
      {
        "index": 6,
        "kind": "varbit",
        "printable": "imm12{6}",
        "var": "imm12"
      },
      {
        "index": 7,
        "kind": "varbit",
        "printable": "imm12{7}",
        "var": "imm12"
      },
      {
        "index": 8,
        "kind": "varbit",
        "printable": "imm12{8}",
        "var": "imm12"
      },
      {
        "index": 9,
        "kind": "varbit",
        "printable": "imm12{9}",
        "var": "imm12"
      },
      {
        "index": 10,
        "kind": "varbit",
        "printable": "imm12{10}",
        "var": "imm12"
      },
      {
        "index": 11,
        "kind": "varbit",
        "printable": "imm12{11}",
        "var": "imm12"
      }
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      0,
      0,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteLDH",
        "kind": "def",
        "printable": "WriteLDH"
      },
      {
        "def": "ReadMemBase",
        "kind": "def",
        "printable": "ReadMemBase"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "imm12": [
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "LHU",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstI",
      "Load_ri",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "lhu\t$rd, ${imm12}(${rs1})",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "simm12",
            "kind": "def",
            "printable": "simm12"
          },
          "imm12"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs1, simm12:$imm12)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "imm12{0}",
        "var": "imm12"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "imm12{1}",
        "var": "imm12"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "imm12{2}",
        "var": "imm12"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "imm12{3}",
        "var": "imm12"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "imm12{4}",
        "var": "imm12"
      },
      {
        "index": 5,
        "kind": "varbit",
        "printable": "imm12{5}",
        "var": "imm12"
      },
      {
        "index": 6,
        "kind": "varbit",
        "printable": "imm12{6}",
        "var": "imm12"
      },
      {
        "index": 7,
        "kind": "varbit",
        "printable": "imm12{7}",
        "var": "imm12"
      },
      {
        "index": 8,
        "kind": "varbit",
        "printable": "imm12{8}",
        "var": "imm12"
      },
      {
        "index": 9,
        "kind": "varbit",
        "printable": "imm12{9}",
        "var": "imm12"
      },
      {
        "index": 10,
        "kind": "varbit",
        "printable": "imm12{10}",
        "var": "imm12"
      },
      {
        "index": 11,
        "kind": "varbit",
        "printable": "imm12{11}",
        "var": "imm12"
      }
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      0,
      0,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteLDH",
        "kind": "def",
        "printable": "WriteLDH"
      },
      {
        "def": "ReadMemBase",
        "kind": "def",
        "printable": "ReadMemBase"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "imm12": [
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "LHU_CAP",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriSrcDst",
      "CheriLoad_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "lhu.cap\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      1,
      0,
      1,
      1,
      0,
      1,
      0,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "LHU_DDC",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriSrcDst",
      "CheriLoad_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "lhu.ddc\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      1,
      0,
      1,
      0,
      0,
      1,
      0,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "LH_CAP",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriSrcDst",
      "CheriLoad_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "lh.cap\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      1,
      0,
      0,
      1,
      0,
      1,
      0,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "LH_DDC",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriSrcDst",
      "CheriLoad_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "lh.ddc\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      1,
      0,
      0,
      0,
      0,
      1,
      0,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "LR_B_CAP",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriSrcDst",
      "CheriLoad_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "lr.b.cap\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      0,
      0,
      0,
      1,
      1,
      1,
      0,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "LR_B_DDC",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriSrcDst",
      "CheriLoad_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "lr.b.ddc\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      0,
      0,
      0,
      0,
      1,
      1,
      0,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "LR_C_128",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "LR_C_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "lr.c\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      0,
      0,
      0,
      0,
      0
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "LR_C_64",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "LR_C_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "lr.c\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "RISCV32Only_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV32",
        "kind": "def",
        "printable": "IsRV32"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      0,
      0,
      0,
      0,
      0
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "LR_C_AQ_128",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "LR_C_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "lr.c.aq\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      0,
      0,
      0,
      0,
      0,
      0,
      1,
      0,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      0,
      0,
      0,
      0,
      0
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "LR_C_AQ_64",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "LR_C_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "lr.c.aq\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "RISCV32Only_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      0,
      0,
      0,
      0,
      0,
      0,
      1,
      0,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV32",
        "kind": "def",
        "printable": "IsRV32"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      0,
      0,
      0,
      0,
      0
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "LR_C_AQ_RL_128",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "LR_C_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "lr.c.aqrl\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      0,
      0,
      0,
      0,
      0,
      1,
      1,
      0,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      0,
      0,
      0,
      0,
      0
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "LR_C_AQ_RL_64",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "LR_C_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "lr.c.aqrl\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "RISCV32Only_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      0,
      0,
      0,
      0,
      0,
      1,
      1,
      0,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV32",
        "kind": "def",
        "printable": "IsRV32"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      0,
      0,
      0,
      0,
      0
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "LR_C_CAP_128",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriSrcDst",
      "CheriLoad_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "lr.c.cap\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      0,
      0,
      1,
      1,
      1,
      1,
      0,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "LR_C_CAP_64",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriSrcDst",
      "CheriLoad_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "lr.c.cap\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "RISCV32Only_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      1,
      1,
      0,
      1,
      1,
      1,
      0,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV32",
        "kind": "def",
        "printable": "IsRV32"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "LR_C_DDC_128",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriSrcDst",
      "CheriLoad_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "lr.c.ddc\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      0,
      0,
      1,
      0,
      1,
      1,
      0,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "LR_C_DDC_64",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriSrcDst",
      "CheriLoad_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "lr.c.ddc\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "RISCV32Only_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      1,
      1,
      0,
      0,
      1,
      1,
      0,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV32",
        "kind": "def",
        "printable": "IsRV32"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "LR_C_RL_128",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "LR_C_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "lr.c.rl\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      0,
      0,
      0,
      0,
      0,
      1,
      0,
      0,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      0,
      0,
      0,
      0,
      0
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "LR_C_RL_64",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "LR_C_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "lr.c.rl\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "RISCV32Only_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      0,
      0,
      0,
      0,
      0,
      1,
      0,
      0,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV32",
        "kind": "def",
        "printable": "IsRV32"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      0,
      0,
      0,
      0,
      0
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "LR_D",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "LR_r",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "lr.d\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicLDD",
        "kind": "def",
        "printable": "WriteAtomicLDD"
      },
      {
        "def": "ReadAtomicLDD",
        "kind": "def",
        "printable": "ReadAtomicLDD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      0,
      0,
      0,
      0,
      0
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "LR_D_AQ",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "LR_r",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "lr.d.aq\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      0,
      0,
      0,
      0,
      0,
      0,
      1,
      0,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicLDD",
        "kind": "def",
        "printable": "WriteAtomicLDD"
      },
      {
        "def": "ReadAtomicLDD",
        "kind": "def",
        "printable": "ReadAtomicLDD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      0,
      0,
      0,
      0,
      0
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "LR_D_AQ_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "LR_r",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "lr.d.aqrl\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      0,
      0,
      0,
      0,
      0,
      1,
      1,
      0,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicLDD",
        "kind": "def",
        "printable": "WriteAtomicLDD"
      },
      {
        "def": "ReadAtomicLDD",
        "kind": "def",
        "printable": "ReadAtomicLDD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      0,
      0,
      0,
      0,
      0
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "LR_D_CAP",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriSrcDst",
      "CheriLoad_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "lr.d.cap\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      1,
      1,
      0,
      1,
      1,
      1,
      0,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "LR_D_DDC",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriSrcDst",
      "CheriLoad_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "lr.d.ddc\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      1,
      1,
      0,
      0,
      1,
      1,
      0,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "LR_D_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "LR_r",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "lr.d.rl\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      0,
      0,
      0,
      0,
      0,
      1,
      0,
      0,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicLDD",
        "kind": "def",
        "printable": "WriteAtomicLDD"
      },
      {
        "def": "ReadAtomicLDD",
        "kind": "def",
        "printable": "ReadAtomicLDD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      0,
      0,
      0,
      0,
      0
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "LR_H_CAP",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriSrcDst",
      "CheriLoad_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "lr.h.cap\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      1,
      0,
      0,
      1,
      1,
      1,
      0,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "LR_H_DDC",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriSrcDst",
      "CheriLoad_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "lr.h.ddc\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      1,
      0,
      0,
      0,
      1,
      1,
      0,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "LR_W",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "LR_r",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "lr.w\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicLDW",
        "kind": "def",
        "printable": "WriteAtomicLDW"
      },
      {
        "def": "ReadAtomicLDW",
        "kind": "def",
        "printable": "ReadAtomicLDW"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      0,
      0,
      0,
      0,
      0
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "LR_W_AQ",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "LR_r",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "lr.w.aq\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      0,
      0,
      0,
      0,
      0,
      0,
      1,
      0,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicLDW",
        "kind": "def",
        "printable": "WriteAtomicLDW"
      },
      {
        "def": "ReadAtomicLDW",
        "kind": "def",
        "printable": "ReadAtomicLDW"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      0,
      0,
      0,
      0,
      0
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "LR_W_AQ_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "LR_r",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "lr.w.aqrl\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      0,
      0,
      0,
      0,
      0,
      1,
      1,
      0,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicLDW",
        "kind": "def",
        "printable": "WriteAtomicLDW"
      },
      {
        "def": "ReadAtomicLDW",
        "kind": "def",
        "printable": "ReadAtomicLDW"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      0,
      0,
      0,
      0,
      0
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "LR_W_CAP",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriSrcDst",
      "CheriLoad_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "lr.w.cap\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      0,
      1,
      0,
      1,
      1,
      1,
      0,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "LR_W_DDC",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriSrcDst",
      "CheriLoad_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "lr.w.ddc\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      0,
      1,
      0,
      0,
      1,
      1,
      0,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "LR_W_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "LR_r",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "lr.w.rl\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      0,
      0,
      0,
      0,
      0,
      1,
      0,
      0,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicLDW",
        "kind": "def",
        "printable": "WriteAtomicLDW"
      },
      {
        "def": "ReadAtomicLDW",
        "kind": "def",
        "printable": "ReadAtomicLDW"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      0,
      0,
      0,
      0,
      0
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "LUI",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstU",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "lui\t$rd, $imm20",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "uimm20_lui",
            "kind": "def",
            "printable": "uimm20_lui"
          },
          "imm20"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins uimm20_lui:$imm20)"
    },
    "Inst": [
      1,
      1,
      1,
      0,
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "imm20{0}",
        "var": "imm20"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "imm20{1}",
        "var": "imm20"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "imm20{2}",
        "var": "imm20"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "imm20{3}",
        "var": "imm20"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "imm20{4}",
        "var": "imm20"
      },
      {
        "index": 5,
        "kind": "varbit",
        "printable": "imm20{5}",
        "var": "imm20"
      },
      {
        "index": 6,
        "kind": "varbit",
        "printable": "imm20{6}",
        "var": "imm20"
      },
      {
        "index": 7,
        "kind": "varbit",
        "printable": "imm20{7}",
        "var": "imm20"
      },
      {
        "index": 8,
        "kind": "varbit",
        "printable": "imm20{8}",
        "var": "imm20"
      },
      {
        "index": 9,
        "kind": "varbit",
        "printable": "imm20{9}",
        "var": "imm20"
      },
      {
        "index": 10,
        "kind": "varbit",
        "printable": "imm20{10}",
        "var": "imm20"
      },
      {
        "index": 11,
        "kind": "varbit",
        "printable": "imm20{11}",
        "var": "imm20"
      },
      {
        "index": 12,
        "kind": "varbit",
        "printable": "imm20{12}",
        "var": "imm20"
      },
      {
        "index": 13,
        "kind": "varbit",
        "printable": "imm20{13}",
        "var": "imm20"
      },
      {
        "index": 14,
        "kind": "varbit",
        "printable": "imm20{14}",
        "var": "imm20"
      },
      {
        "index": 15,
        "kind": "varbit",
        "printable": "imm20{15}",
        "var": "imm20"
      },
      {
        "index": 16,
        "kind": "varbit",
        "printable": "imm20{16}",
        "var": "imm20"
      },
      {
        "index": 17,
        "kind": "varbit",
        "printable": "imm20{17}",
        "var": "imm20"
      },
      {
        "index": 18,
        "kind": "varbit",
        "printable": "imm20{18}",
        "var": "imm20"
      },
      {
        "index": 19,
        "kind": "varbit",
        "printable": "imm20{19}",
        "var": "imm20"
      }
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      0,
      1,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteIALU",
        "kind": "def",
        "printable": "WriteIALU"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      0,
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "imm20": [
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 1,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 1,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "LW",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstI",
      "Load_ri",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "lw\t$rd, ${imm12}(${rs1})",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "simm12",
            "kind": "def",
            "printable": "simm12"
          },
          "imm12"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs1, simm12:$imm12)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "imm12{0}",
        "var": "imm12"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "imm12{1}",
        "var": "imm12"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "imm12{2}",
        "var": "imm12"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "imm12{3}",
        "var": "imm12"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "imm12{4}",
        "var": "imm12"
      },
      {
        "index": 5,
        "kind": "varbit",
        "printable": "imm12{5}",
        "var": "imm12"
      },
      {
        "index": 6,
        "kind": "varbit",
        "printable": "imm12{6}",
        "var": "imm12"
      },
      {
        "index": 7,
        "kind": "varbit",
        "printable": "imm12{7}",
        "var": "imm12"
      },
      {
        "index": 8,
        "kind": "varbit",
        "printable": "imm12{8}",
        "var": "imm12"
      },
      {
        "index": 9,
        "kind": "varbit",
        "printable": "imm12{9}",
        "var": "imm12"
      },
      {
        "index": 10,
        "kind": "varbit",
        "printable": "imm12{10}",
        "var": "imm12"
      },
      {
        "index": 11,
        "kind": "varbit",
        "printable": "imm12{11}",
        "var": "imm12"
      }
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      0,
      0,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteLDW",
        "kind": "def",
        "printable": "WriteLDW"
      },
      {
        "def": "ReadMemBase",
        "kind": "def",
        "printable": "ReadMemBase"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "imm12": [
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "LWU",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstI",
      "Load_ri",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "lwu\t$rd, ${imm12}(${rs1})",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "simm12",
            "kind": "def",
            "printable": "simm12"
          },
          "imm12"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs1, simm12:$imm12)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "imm12{0}",
        "var": "imm12"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "imm12{1}",
        "var": "imm12"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "imm12{2}",
        "var": "imm12"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "imm12{3}",
        "var": "imm12"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "imm12{4}",
        "var": "imm12"
      },
      {
        "index": 5,
        "kind": "varbit",
        "printable": "imm12{5}",
        "var": "imm12"
      },
      {
        "index": 6,
        "kind": "varbit",
        "printable": "imm12{6}",
        "var": "imm12"
      },
      {
        "index": 7,
        "kind": "varbit",
        "printable": "imm12{7}",
        "var": "imm12"
      },
      {
        "index": 8,
        "kind": "varbit",
        "printable": "imm12{8}",
        "var": "imm12"
      },
      {
        "index": 9,
        "kind": "varbit",
        "printable": "imm12{9}",
        "var": "imm12"
      },
      {
        "index": 10,
        "kind": "varbit",
        "printable": "imm12{10}",
        "var": "imm12"
      },
      {
        "index": 11,
        "kind": "varbit",
        "printable": "imm12{11}",
        "var": "imm12"
      }
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      0,
      0,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteLDWU",
        "kind": "def",
        "printable": "WriteLDWU"
      },
      {
        "def": "ReadMemBase",
        "kind": "def",
        "printable": "ReadMemBase"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "imm12": [
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "LWU_CAP",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriSrcDst",
      "CheriLoad_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "lwu.cap\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      0,
      1,
      1,
      1,
      0,
      1,
      0,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "LWU_DDC",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriSrcDst",
      "CheriLoad_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "lwu.ddc\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      0,
      1,
      1,
      0,
      0,
      1,
      0,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "LW_CAP",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriSrcDst",
      "CheriLoad_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "lw.cap\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      0,
      1,
      0,
      1,
      0,
      1,
      0,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "LW_DDC",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriSrcDst",
      "CheriLoad_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "lw.ddc\t$rd, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      0,
      1,
      0,
      0,
      0,
      1,
      0,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "MRET",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstR",
      "Priv",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "mret\t",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      1,
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      1,
      1,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      1,
      1,
      1
    ],
    "OutOperandList": {
      "args": [],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 1,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 1,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 1,
    "isSelect": 0,
    "isTerminator": 1,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      0,
      0,
      0,
      0,
      0
    ],
    "rs1": [
      0,
      0,
      0,
      0,
      0
    ],
    "rs2": [
      0,
      1,
      0,
      0,
      0
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "MUL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstR",
      "ALU_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "mul\t$rd, $rs1, $rs2",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      1,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtM",
        "kind": "def",
        "printable": "HasStdExtM"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteIMul",
        "kind": "def",
        "printable": "WriteIMul"
      },
      {
        "def": "ReadIMul",
        "kind": "def",
        "printable": "ReadIMul"
      },
      {
        "def": "ReadIMul",
        "kind": "def",
        "printable": "ReadIMul"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "MULH",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstR",
      "ALU_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "mulh\t$rd, $rs1, $rs2",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      1,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtM",
        "kind": "def",
        "printable": "HasStdExtM"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteIMul",
        "kind": "def",
        "printable": "WriteIMul"
      },
      {
        "def": "ReadIMul",
        "kind": "def",
        "printable": "ReadIMul"
      },
      {
        "def": "ReadIMul",
        "kind": "def",
        "printable": "ReadIMul"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "MULHSU",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstR",
      "ALU_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "mulhsu\t$rd, $rs1, $rs2",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      1,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtM",
        "kind": "def",
        "printable": "HasStdExtM"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteIMul",
        "kind": "def",
        "printable": "WriteIMul"
      },
      {
        "def": "ReadIMul",
        "kind": "def",
        "printable": "ReadIMul"
      },
      {
        "def": "ReadIMul",
        "kind": "def",
        "printable": "ReadIMul"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "MULHU",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstR",
      "ALU_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "mulhu\t$rd, $rs1, $rs2",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      1,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtM",
        "kind": "def",
        "printable": "HasStdExtM"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteIMul",
        "kind": "def",
        "printable": "WriteIMul"
      },
      {
        "def": "ReadIMul",
        "kind": "def",
        "printable": "ReadIMul"
      },
      {
        "def": "ReadIMul",
        "kind": "def",
        "printable": "ReadIMul"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "MULW",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstR",
      "ALUW_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "mulw\t$rd, $rs1, $rs2",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtM",
        "kind": "def",
        "printable": "HasStdExtM"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteIMul32",
        "kind": "def",
        "printable": "WriteIMul32"
      },
      {
        "def": "ReadIMul32",
        "kind": "def",
        "printable": "ReadIMul32"
      },
      {
        "def": "ReadIMul32",
        "kind": "def",
        "printable": "ReadIMul32"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "OR",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstR",
      "ALU_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "or\t$rd, $rs1, $rs2",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      1,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteIALU",
        "kind": "def",
        "printable": "WriteIALU"
      },
      {
        "def": "ReadIALU",
        "kind": "def",
        "printable": "ReadIALU"
      },
      {
        "def": "ReadIALU",
        "kind": "def",
        "printable": "ReadIALU"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "ORI",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstI",
      "Sched",
      "ALU_ri"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "ori\t$rd, $rs1, $imm12",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "simm12",
            "kind": "def",
            "printable": "simm12"
          },
          "imm12"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs1, simm12:$imm12)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      1,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "imm12{0}",
        "var": "imm12"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "imm12{1}",
        "var": "imm12"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "imm12{2}",
        "var": "imm12"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "imm12{3}",
        "var": "imm12"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "imm12{4}",
        "var": "imm12"
      },
      {
        "index": 5,
        "kind": "varbit",
        "printable": "imm12{5}",
        "var": "imm12"
      },
      {
        "index": 6,
        "kind": "varbit",
        "printable": "imm12{6}",
        "var": "imm12"
      },
      {
        "index": 7,
        "kind": "varbit",
        "printable": "imm12{7}",
        "var": "imm12"
      },
      {
        "index": 8,
        "kind": "varbit",
        "printable": "imm12{8}",
        "var": "imm12"
      },
      {
        "index": 9,
        "kind": "varbit",
        "printable": "imm12{9}",
        "var": "imm12"
      },
      {
        "index": 10,
        "kind": "varbit",
        "printable": "imm12{10}",
        "var": "imm12"
      },
      {
        "index": 11,
        "kind": "varbit",
        "printable": "imm12{11}",
        "var": "imm12"
      }
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      1,
      0,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteIALU",
        "kind": "def",
        "printable": "WriteIALU"
      },
      {
        "def": "ReadIALU",
        "kind": "def",
        "printable": "ReadIALU"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "imm12": [
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 1,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 1,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "REM",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstR",
      "ALU_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "rem\t$rd, $rs1, $rs2",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      1,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtM",
        "kind": "def",
        "printable": "HasStdExtM"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteIDiv",
        "kind": "def",
        "printable": "WriteIDiv"
      },
      {
        "def": "ReadIDiv",
        "kind": "def",
        "printable": "ReadIDiv"
      },
      {
        "def": "ReadIDiv",
        "kind": "def",
        "printable": "ReadIDiv"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "REMU",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstR",
      "ALU_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "remu\t$rd, $rs1, $rs2",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      1,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtM",
        "kind": "def",
        "printable": "HasStdExtM"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteIDiv",
        "kind": "def",
        "printable": "WriteIDiv"
      },
      {
        "def": "ReadIDiv",
        "kind": "def",
        "printable": "ReadIDiv"
      },
      {
        "def": "ReadIDiv",
        "kind": "def",
        "printable": "ReadIDiv"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "REMUW",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstR",
      "ALUW_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "remuw\t$rd, $rs1, $rs2",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtM",
        "kind": "def",
        "printable": "HasStdExtM"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteIDiv32",
        "kind": "def",
        "printable": "WriteIDiv32"
      },
      {
        "def": "ReadIDiv32",
        "kind": "def",
        "printable": "ReadIDiv32"
      },
      {
        "def": "ReadIDiv32",
        "kind": "def",
        "printable": "ReadIDiv32"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "REMW",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstR",
      "ALUW_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "remw\t$rd, $rs1, $rs2",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtM",
        "kind": "def",
        "printable": "HasStdExtM"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteIDiv32",
        "kind": "def",
        "printable": "WriteIDiv32"
      },
      {
        "def": "ReadIDiv32",
        "kind": "def",
        "printable": "ReadIDiv32"
      },
      {
        "def": "ReadIDiv32",
        "kind": "def",
        "printable": "ReadIDiv32"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SB",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstS",
      "Store_rri",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "sb\t$rs2, ${imm12}(${rs1})",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "simm12",
            "kind": "def",
            "printable": "simm12"
          },
          "imm12"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs2, GPR:$rs1, simm12:$imm12)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "imm12{0}",
        "var": "imm12"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "imm12{1}",
        "var": "imm12"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "imm12{2}",
        "var": "imm12"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "imm12{3}",
        "var": "imm12"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "imm12{4}",
        "var": "imm12"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      {
        "index": 5,
        "kind": "varbit",
        "printable": "imm12{5}",
        "var": "imm12"
      },
      {
        "index": 6,
        "kind": "varbit",
        "printable": "imm12{6}",
        "var": "imm12"
      },
      {
        "index": 7,
        "kind": "varbit",
        "printable": "imm12{7}",
        "var": "imm12"
      },
      {
        "index": 8,
        "kind": "varbit",
        "printable": "imm12{8}",
        "var": "imm12"
      },
      {
        "index": 9,
        "kind": "varbit",
        "printable": "imm12{9}",
        "var": "imm12"
      },
      {
        "index": 10,
        "kind": "varbit",
        "printable": "imm12{10}",
        "var": "imm12"
      },
      {
        "index": 11,
        "kind": "varbit",
        "printable": "imm12{11}",
        "var": "imm12"
      }
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteSTB",
        "kind": "def",
        "printable": "WriteSTB"
      },
      {
        "def": "ReadStoreData",
        "kind": "def",
        "printable": "ReadStoreData"
      },
      {
        "def": "ReadMemBase",
        "kind": "def",
        "printable": "ReadMemBase"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      0,
      0,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "imm12": [
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SB_CAP",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriTwoSrc",
      "CheriStore_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "sb.cap\t$rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ],
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs2, GPCRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      0,
      0,
      0,
      1,
      0,
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SB_DDC",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriTwoSrc",
      "CheriStore_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "sb.ddc\t$rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ],
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs2, GPRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SC_128",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstS"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "sc\t$rs2, ${imm12}(${rs1})",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs2"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "simm12",
            "kind": "def",
            "printable": "simm12"
          },
          "imm12"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCR:$rs2, GPR:$rs1, simm12:$imm12)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "imm12{0}",
        "var": "imm12"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "imm12{1}",
        "var": "imm12"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "imm12{2}",
        "var": "imm12"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "imm12{3}",
        "var": "imm12"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "imm12{4}",
        "var": "imm12"
      },
      0,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      {
        "index": 5,
        "kind": "varbit",
        "printable": "imm12{5}",
        "var": "imm12"
      },
      {
        "index": 6,
        "kind": "varbit",
        "printable": "imm12{6}",
        "var": "imm12"
      },
      {
        "index": 7,
        "kind": "varbit",
        "printable": "imm12{7}",
        "var": "imm12"
      },
      {
        "index": 8,
        "kind": "varbit",
        "printable": "imm12{8}",
        "var": "imm12"
      },
      {
        "index": 9,
        "kind": "varbit",
        "printable": "imm12{9}",
        "var": "imm12"
      },
      {
        "index": 10,
        "kind": "varbit",
        "printable": "imm12{10}",
        "var": "imm12"
      },
      {
        "index": 11,
        "kind": "varbit",
        "printable": "imm12{11}",
        "var": "imm12"
      }
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      0,
      0,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "imm12": [
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SC_64",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstS"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "sc\t$rs2, ${imm12}(${rs1})",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "RISCV32Only_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs2"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "simm12",
            "kind": "def",
            "printable": "simm12"
          },
          "imm12"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCR:$rs2, GPR:$rs1, simm12:$imm12)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "imm12{0}",
        "var": "imm12"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "imm12{1}",
        "var": "imm12"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "imm12{2}",
        "var": "imm12"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "imm12{3}",
        "var": "imm12"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "imm12{4}",
        "var": "imm12"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      {
        "index": 5,
        "kind": "varbit",
        "printable": "imm12{5}",
        "var": "imm12"
      },
      {
        "index": 6,
        "kind": "varbit",
        "printable": "imm12{6}",
        "var": "imm12"
      },
      {
        "index": 7,
        "kind": "varbit",
        "printable": "imm12{7}",
        "var": "imm12"
      },
      {
        "index": 8,
        "kind": "varbit",
        "printable": "imm12{8}",
        "var": "imm12"
      },
      {
        "index": 9,
        "kind": "varbit",
        "printable": "imm12{9}",
        "var": "imm12"
      },
      {
        "index": 10,
        "kind": "varbit",
        "printable": "imm12{10}",
        "var": "imm12"
      },
      {
        "index": 11,
        "kind": "varbit",
        "printable": "imm12{11}",
        "var": "imm12"
      }
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "IsRV32",
        "kind": "def",
        "printable": "IsRV32"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      0,
      0,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "imm12": [
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SC_B_CAP",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriTwoSrc",
      "CheriStoreCond_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "sc.b.cap\t$rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "$rd = $rs2",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ],
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs2, GPCRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      0,
      0,
      0,
      1,
      1,
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SC_B_DDC",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriTwoSrc",
      "CheriStoreCond_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "sc.b.ddc\t$rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "$rd = $rs2",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ],
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs2, GPRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      0,
      0,
      0,
      0,
      1,
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SC_CAP_128",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriTwoSrc",
      "CheriStore_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "sc.cap\t$rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs2"
        ],
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCR:$rs2, GPCRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      0,
      0,
      1,
      1,
      0,
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SC_CAP_64",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriTwoSrc",
      "CheriStore_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "sc.cap\t$rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "RISCV32Only_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs2"
        ],
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCR:$rs2, GPCRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      1,
      1,
      0,
      1,
      0,
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "IsRV32",
        "kind": "def",
        "printable": "IsRV32"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SC_C_128",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_C_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "sc.c\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPCR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      1,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SC_C_64",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_C_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "sc.c\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "RISCV32Only_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPCR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      1,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV32",
        "kind": "def",
        "printable": "IsRV32"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SC_C_AQ_128",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_C_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "sc.c.aq\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPCR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      1,
      1,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SC_C_AQ_64",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_C_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "sc.c.aq\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "RISCV32Only_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPCR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      1,
      1,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV32",
        "kind": "def",
        "printable": "IsRV32"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SC_C_AQ_RL_128",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_C_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "sc.c.aqrl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPCR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      1,
      1,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SC_C_AQ_RL_64",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_C_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "sc.c.aqrl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "RISCV32Only_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPCR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      1,
      1,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV32",
        "kind": "def",
        "printable": "IsRV32"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SC_C_CAP_128",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriTwoSrc",
      "CheriStoreCond_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "sc.c.cap\t$rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "$rd = $rs2",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs2"
        ],
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCR:$rs2, GPCRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      0,
      0,
      1,
      1,
      1,
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SC_C_CAP_64",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriTwoSrc",
      "CheriStoreCond_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "sc.c.cap\t$rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "$rd = $rs2",
    "DecoderMethod": "",
    "DecoderNamespace": "RISCV32Only_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs2"
        ],
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCR:$rs2, GPCRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      1,
      1,
      0,
      1,
      1,
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV32",
        "kind": "def",
        "printable": "IsRV32"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SC_C_DDC_128",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriTwoSrc",
      "CheriStoreCond_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "sc.c.ddc\t$rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "$rd = $rs2",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs2"
        ],
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCR:$rs2, GPRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      0,
      0,
      1,
      0,
      1,
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SC_C_DDC_64",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriTwoSrc",
      "CheriStoreCond_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "sc.c.ddc\t$rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "$rd = $rs2",
    "DecoderMethod": "",
    "DecoderNamespace": "RISCV32Only_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs2"
        ],
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCR:$rs2, GPRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      1,
      1,
      0,
      0,
      1,
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPCR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV32",
        "kind": "def",
        "printable": "IsRV32"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SC_C_RL_128",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_C_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "sc.c.rl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPCR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      1,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SC_C_RL_64",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_C_rr"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "sc.c.rl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "RISCV32Only_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPCR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      1,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV32",
        "kind": "def",
        "printable": "IsRV32"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SC_D",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "sc.d\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      1,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicSTD",
        "kind": "def",
        "printable": "WriteAtomicSTD"
      },
      {
        "def": "ReadAtomicSTD",
        "kind": "def",
        "printable": "ReadAtomicSTD"
      },
      {
        "def": "ReadAtomicSTD",
        "kind": "def",
        "printable": "ReadAtomicSTD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SC_DDC_128",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriTwoSrc",
      "CheriStore_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "sc.ddc\t$rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs2"
        ],
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCR:$rs2, GPRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      0,
      0,
      1,
      0,
      0,
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SC_DDC_64",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriTwoSrc",
      "CheriStore_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "sc.ddc\t$rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "RISCV32Only_",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPCR",
            "kind": "def",
            "printable": "GPCR"
          },
          "rs2"
        ],
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPCR:$rs2, GPRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "IsRV32",
        "kind": "def",
        "printable": "IsRV32"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SC_D_AQ",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "sc.d.aq\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      1,
      1,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicSTD",
        "kind": "def",
        "printable": "WriteAtomicSTD"
      },
      {
        "def": "ReadAtomicSTD",
        "kind": "def",
        "printable": "ReadAtomicSTD"
      },
      {
        "def": "ReadAtomicSTD",
        "kind": "def",
        "printable": "ReadAtomicSTD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SC_D_AQ_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "sc.d.aqrl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      1,
      1,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicSTD",
        "kind": "def",
        "printable": "WriteAtomicSTD"
      },
      {
        "def": "ReadAtomicSTD",
        "kind": "def",
        "printable": "ReadAtomicSTD"
      },
      {
        "def": "ReadAtomicSTD",
        "kind": "def",
        "printable": "ReadAtomicSTD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SC_D_CAP",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriTwoSrc",
      "CheriStoreCond_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "sc.d.cap\t$rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "$rd = $rs2",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ],
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs2, GPCRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      1,
      1,
      0,
      1,
      1,
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SC_D_DDC",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriTwoSrc",
      "CheriStoreCond_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "sc.d.ddc\t$rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "$rd = $rs2",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ],
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs2, GPRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      1,
      1,
      0,
      0,
      1,
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SC_D_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "sc.d.rl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      1,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicSTD",
        "kind": "def",
        "printable": "WriteAtomicSTD"
      },
      {
        "def": "ReadAtomicSTD",
        "kind": "def",
        "printable": "ReadAtomicSTD"
      },
      {
        "def": "ReadAtomicSTD",
        "kind": "def",
        "printable": "ReadAtomicSTD"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SC_H_CAP",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriTwoSrc",
      "CheriStoreCond_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "sc.h.cap\t$rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "$rd = $rs2",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ],
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs2, GPCRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      1,
      0,
      0,
      1,
      1,
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SC_H_DDC",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriTwoSrc",
      "CheriStoreCond_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "sc.h.ddc\t$rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "$rd = $rs2",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ],
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs2, GPRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      1,
      0,
      0,
      0,
      1,
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SC_W",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "sc.w\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      1,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicSTW",
        "kind": "def",
        "printable": "WriteAtomicSTW"
      },
      {
        "def": "ReadAtomicSTW",
        "kind": "def",
        "printable": "ReadAtomicSTW"
      },
      {
        "def": "ReadAtomicSTW",
        "kind": "def",
        "printable": "ReadAtomicSTW"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SC_W_AQ",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "sc.w.aq\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      1,
      1,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicSTW",
        "kind": "def",
        "printable": "WriteAtomicSTW"
      },
      {
        "def": "ReadAtomicSTW",
        "kind": "def",
        "printable": "ReadAtomicSTW"
      },
      {
        "def": "ReadAtomicSTW",
        "kind": "def",
        "printable": "ReadAtomicSTW"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SC_W_AQ_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "sc.w.aqrl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      1,
      1,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicSTW",
        "kind": "def",
        "printable": "WriteAtomicSTW"
      },
      {
        "def": "ReadAtomicSTW",
        "kind": "def",
        "printable": "ReadAtomicSTW"
      },
      {
        "def": "ReadAtomicSTW",
        "kind": "def",
        "printable": "ReadAtomicSTW"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SC_W_CAP",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriTwoSrc",
      "CheriStoreCond_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "sc.w.cap\t$rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "$rd = $rs2",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ],
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs2, GPCRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      0,
      1,
      0,
      1,
      1,
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SC_W_DDC",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriTwoSrc",
      "CheriStoreCond_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "sc.w.ddc\t$rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "$rd = $rs2",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ],
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs2, GPRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      0,
      1,
      0,
      0,
      1,
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SC_W_RL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstRAtomic",
      "AMO_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "sc.w.rl\t$rd, $rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPRMemAtomic:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      1,
      1,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      1,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      1,
      1,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasStdExtA",
        "kind": "def",
        "printable": "HasStdExtA"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteAtomicSTW",
        "kind": "def",
        "printable": "WriteAtomicSTW"
      },
      {
        "def": "ReadAtomicSTW",
        "kind": "def",
        "printable": "ReadAtomicSTW"
      },
      {
        "def": "ReadAtomicSTW",
        "kind": "def",
        "printable": "ReadAtomicSTW"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 1,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SD",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstS",
      "Store_rri",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "sd\t$rs2, ${imm12}(${rs1})",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "simm12",
            "kind": "def",
            "printable": "simm12"
          },
          "imm12"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs2, GPR:$rs1, simm12:$imm12)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "imm12{0}",
        "var": "imm12"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "imm12{1}",
        "var": "imm12"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "imm12{2}",
        "var": "imm12"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "imm12{3}",
        "var": "imm12"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "imm12{4}",
        "var": "imm12"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      {
        "index": 5,
        "kind": "varbit",
        "printable": "imm12{5}",
        "var": "imm12"
      },
      {
        "index": 6,
        "kind": "varbit",
        "printable": "imm12{6}",
        "var": "imm12"
      },
      {
        "index": 7,
        "kind": "varbit",
        "printable": "imm12{7}",
        "var": "imm12"
      },
      {
        "index": 8,
        "kind": "varbit",
        "printable": "imm12{8}",
        "var": "imm12"
      },
      {
        "index": 9,
        "kind": "varbit",
        "printable": "imm12{9}",
        "var": "imm12"
      },
      {
        "index": 10,
        "kind": "varbit",
        "printable": "imm12{10}",
        "var": "imm12"
      },
      {
        "index": 11,
        "kind": "varbit",
        "printable": "imm12{11}",
        "var": "imm12"
      }
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      },
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteSTD",
        "kind": "def",
        "printable": "WriteSTD"
      },
      {
        "def": "ReadStoreData",
        "kind": "def",
        "printable": "ReadStoreData"
      },
      {
        "def": "ReadMemBase",
        "kind": "def",
        "printable": "ReadMemBase"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      0,
      0,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "imm12": [
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SD_CAP",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriTwoSrc",
      "CheriStore_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "sd.cap\t$rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ],
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs2, GPCRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      1,
      1,
      0,
      1,
      0,
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SD_DDC",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriTwoSrc",
      "CheriStore_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "sd.ddc\t$rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ],
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs2, GPRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      },
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SFENCE_VMA",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstR",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "sfence.vma\t$rs1, $rs2",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      1,
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      1,
      0,
      0,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      1,
      1,
      1
    ],
    "OutOperandList": {
      "args": [],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 1,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      0,
      0,
      0,
      0,
      0
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SH",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstS",
      "Store_rri",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "sh\t$rs2, ${imm12}(${rs1})",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "simm12",
            "kind": "def",
            "printable": "simm12"
          },
          "imm12"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs2, GPR:$rs1, simm12:$imm12)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "imm12{0}",
        "var": "imm12"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "imm12{1}",
        "var": "imm12"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "imm12{2}",
        "var": "imm12"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "imm12{3}",
        "var": "imm12"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "imm12{4}",
        "var": "imm12"
      },
      1,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      {
        "index": 5,
        "kind": "varbit",
        "printable": "imm12{5}",
        "var": "imm12"
      },
      {
        "index": 6,
        "kind": "varbit",
        "printable": "imm12{6}",
        "var": "imm12"
      },
      {
        "index": 7,
        "kind": "varbit",
        "printable": "imm12{7}",
        "var": "imm12"
      },
      {
        "index": 8,
        "kind": "varbit",
        "printable": "imm12{8}",
        "var": "imm12"
      },
      {
        "index": 9,
        "kind": "varbit",
        "printable": "imm12{9}",
        "var": "imm12"
      },
      {
        "index": 10,
        "kind": "varbit",
        "printable": "imm12{10}",
        "var": "imm12"
      },
      {
        "index": 11,
        "kind": "varbit",
        "printable": "imm12{11}",
        "var": "imm12"
      }
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteSTH",
        "kind": "def",
        "printable": "WriteSTH"
      },
      {
        "def": "ReadStoreData",
        "kind": "def",
        "printable": "ReadStoreData"
      },
      {
        "def": "ReadMemBase",
        "kind": "def",
        "printable": "ReadMemBase"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      0,
      0,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "imm12": [
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SH_CAP",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriTwoSrc",
      "CheriStore_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "sh.cap\t$rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ],
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs2, GPCRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      1,
      0,
      0,
      1,
      0,
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SH_DDC",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriTwoSrc",
      "CheriStore_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "sh.ddc\t$rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ],
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs2, GPRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SLL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstR",
      "ALU_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "sll\t$rd, $rs1, $rs2",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      1,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteIALU",
        "kind": "def",
        "printable": "WriteIALU"
      },
      {
        "def": "ReadIALU",
        "kind": "def",
        "printable": "ReadIALU"
      },
      {
        "def": "ReadIALU",
        "kind": "def",
        "printable": "ReadIALU"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SLLI",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstIShift",
      "Sched",
      "Shift_ri"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "slli\t$rd, $rs1, $shamt",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "uimmlog2xlen",
            "kind": "def",
            "printable": "uimmlog2xlen"
          },
          "shamt"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs1, uimmlog2xlen:$shamt)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      1,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "shamt{0}",
        "var": "shamt"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "shamt{1}",
        "var": "shamt"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "shamt{2}",
        "var": "shamt"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "shamt{3}",
        "var": "shamt"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "shamt{4}",
        "var": "shamt"
      },
      {
        "index": 5,
        "kind": "varbit",
        "printable": "shamt{5}",
        "var": "shamt"
      },
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      1,
      0,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteShift",
        "kind": "def",
        "printable": "WriteShift"
      },
      {
        "def": "ReadShift",
        "kind": "def",
        "printable": "ReadShift"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "shamt": [
      null,
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SLLIW",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstIShiftW",
      "Sched",
      "ShiftW_ri"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "slliw\t$rd, $rs1, $shamt",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "uimm5",
            "kind": "def",
            "printable": "uimm5"
          },
          "shamt"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs1, uimm5:$shamt)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "shamt{0}",
        "var": "shamt"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "shamt{1}",
        "var": "shamt"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "shamt{2}",
        "var": "shamt"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "shamt{3}",
        "var": "shamt"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "shamt{4}",
        "var": "shamt"
      },
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteShift32",
        "kind": "def",
        "printable": "WriteShift32"
      },
      {
        "def": "ReadShift32",
        "kind": "def",
        "printable": "ReadShift32"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "shamt": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SLLW",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstR",
      "ALUW_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "sllw\t$rd, $rs1, $rs2",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteIALU32",
        "kind": "def",
        "printable": "WriteIALU32"
      },
      {
        "def": "ReadIALU32",
        "kind": "def",
        "printable": "ReadIALU32"
      },
      {
        "def": "ReadIALU32",
        "kind": "def",
        "printable": "ReadIALU32"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SLT",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstR",
      "ALU_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "slt\t$rd, $rs1, $rs2",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      1,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteIALU",
        "kind": "def",
        "printable": "WriteIALU"
      },
      {
        "def": "ReadIALU",
        "kind": "def",
        "printable": "ReadIALU"
      },
      {
        "def": "ReadIALU",
        "kind": "def",
        "printable": "ReadIALU"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SLTI",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstI",
      "Sched",
      "ALU_ri"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "slti\t$rd, $rs1, $imm12",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "simm12",
            "kind": "def",
            "printable": "simm12"
          },
          "imm12"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs1, simm12:$imm12)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      1,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "imm12{0}",
        "var": "imm12"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "imm12{1}",
        "var": "imm12"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "imm12{2}",
        "var": "imm12"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "imm12{3}",
        "var": "imm12"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "imm12{4}",
        "var": "imm12"
      },
      {
        "index": 5,
        "kind": "varbit",
        "printable": "imm12{5}",
        "var": "imm12"
      },
      {
        "index": 6,
        "kind": "varbit",
        "printable": "imm12{6}",
        "var": "imm12"
      },
      {
        "index": 7,
        "kind": "varbit",
        "printable": "imm12{7}",
        "var": "imm12"
      },
      {
        "index": 8,
        "kind": "varbit",
        "printable": "imm12{8}",
        "var": "imm12"
      },
      {
        "index": 9,
        "kind": "varbit",
        "printable": "imm12{9}",
        "var": "imm12"
      },
      {
        "index": 10,
        "kind": "varbit",
        "printable": "imm12{10}",
        "var": "imm12"
      },
      {
        "index": 11,
        "kind": "varbit",
        "printable": "imm12{11}",
        "var": "imm12"
      }
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      1,
      0,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteIALU",
        "kind": "def",
        "printable": "WriteIALU"
      },
      {
        "def": "ReadIALU",
        "kind": "def",
        "printable": "ReadIALU"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "imm12": [
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SLTIU",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstI",
      "Sched",
      "ALU_ri"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "sltiu\t$rd, $rs1, $imm12",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "simm12",
            "kind": "def",
            "printable": "simm12"
          },
          "imm12"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs1, simm12:$imm12)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      1,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "imm12{0}",
        "var": "imm12"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "imm12{1}",
        "var": "imm12"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "imm12{2}",
        "var": "imm12"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "imm12{3}",
        "var": "imm12"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "imm12{4}",
        "var": "imm12"
      },
      {
        "index": 5,
        "kind": "varbit",
        "printable": "imm12{5}",
        "var": "imm12"
      },
      {
        "index": 6,
        "kind": "varbit",
        "printable": "imm12{6}",
        "var": "imm12"
      },
      {
        "index": 7,
        "kind": "varbit",
        "printable": "imm12{7}",
        "var": "imm12"
      },
      {
        "index": 8,
        "kind": "varbit",
        "printable": "imm12{8}",
        "var": "imm12"
      },
      {
        "index": 9,
        "kind": "varbit",
        "printable": "imm12{9}",
        "var": "imm12"
      },
      {
        "index": 10,
        "kind": "varbit",
        "printable": "imm12{10}",
        "var": "imm12"
      },
      {
        "index": 11,
        "kind": "varbit",
        "printable": "imm12{11}",
        "var": "imm12"
      }
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      1,
      0,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteIALU",
        "kind": "def",
        "printable": "WriteIALU"
      },
      {
        "def": "ReadIALU",
        "kind": "def",
        "printable": "ReadIALU"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "imm12": [
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SLTU",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstR",
      "ALU_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "sltu\t$rd, $rs1, $rs2",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      1,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteIALU",
        "kind": "def",
        "printable": "WriteIALU"
      },
      {
        "def": "ReadIALU",
        "kind": "def",
        "printable": "ReadIALU"
      },
      {
        "def": "ReadIALU",
        "kind": "def",
        "printable": "ReadIALU"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SRA",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstR",
      "ALU_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "sra\t$rd, $rs1, $rs2",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      0,
      0,
      0,
      1,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      1,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteIALU",
        "kind": "def",
        "printable": "WriteIALU"
      },
      {
        "def": "ReadIALU",
        "kind": "def",
        "printable": "ReadIALU"
      },
      {
        "def": "ReadIALU",
        "kind": "def",
        "printable": "ReadIALU"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SRAI",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstIShift",
      "Sched",
      "Shift_ri"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "srai\t$rd, $rs1, $shamt",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "uimmlog2xlen",
            "kind": "def",
            "printable": "uimmlog2xlen"
          },
          "shamt"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs1, uimmlog2xlen:$shamt)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      1,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "shamt{0}",
        "var": "shamt"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "shamt{1}",
        "var": "shamt"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "shamt{2}",
        "var": "shamt"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "shamt{3}",
        "var": "shamt"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "shamt{4}",
        "var": "shamt"
      },
      {
        "index": 5,
        "kind": "varbit",
        "printable": "shamt{5}",
        "var": "shamt"
      },
      0,
      0,
      0,
      0,
      1,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      1,
      0,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteShift",
        "kind": "def",
        "printable": "WriteShift"
      },
      {
        "def": "ReadShift",
        "kind": "def",
        "printable": "ReadShift"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "shamt": [
      null,
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SRAIW",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstIShiftW",
      "Sched",
      "ShiftW_ri"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "sraiw\t$rd, $rs1, $shamt",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "uimm5",
            "kind": "def",
            "printable": "uimm5"
          },
          "shamt"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs1, uimm5:$shamt)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "shamt{0}",
        "var": "shamt"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "shamt{1}",
        "var": "shamt"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "shamt{2}",
        "var": "shamt"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "shamt{3}",
        "var": "shamt"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "shamt{4}",
        "var": "shamt"
      },
      0,
      0,
      0,
      0,
      0,
      1,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteShift32",
        "kind": "def",
        "printable": "WriteShift32"
      },
      {
        "def": "ReadShift32",
        "kind": "def",
        "printable": "ReadShift32"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "shamt": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SRAW",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstR",
      "ALUW_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "sraw\t$rd, $rs1, $rs2",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      0,
      0,
      0,
      1,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteIALU32",
        "kind": "def",
        "printable": "WriteIALU32"
      },
      {
        "def": "ReadIALU32",
        "kind": "def",
        "printable": "ReadIALU32"
      },
      {
        "def": "ReadIALU32",
        "kind": "def",
        "printable": "ReadIALU32"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SRET",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstR",
      "Priv",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "sret\t",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      1,
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      1,
      1,
      1
    ],
    "OutOperandList": {
      "args": [],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 1,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 1,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 1,
    "isSelect": 0,
    "isTerminator": 1,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      0,
      0,
      0,
      0,
      0
    ],
    "rs1": [
      0,
      0,
      0,
      0,
      0
    ],
    "rs2": [
      0,
      1,
      0,
      0,
      0
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SRL",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstR",
      "ALU_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "srl\t$rd, $rs1, $rs2",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      1,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteIALU",
        "kind": "def",
        "printable": "WriteIALU"
      },
      {
        "def": "ReadIALU",
        "kind": "def",
        "printable": "ReadIALU"
      },
      {
        "def": "ReadIALU",
        "kind": "def",
        "printable": "ReadIALU"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SRLI",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstIShift",
      "Sched",
      "Shift_ri"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "srli\t$rd, $rs1, $shamt",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "uimmlog2xlen",
            "kind": "def",
            "printable": "uimmlog2xlen"
          },
          "shamt"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs1, uimmlog2xlen:$shamt)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      1,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "shamt{0}",
        "var": "shamt"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "shamt{1}",
        "var": "shamt"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "shamt{2}",
        "var": "shamt"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "shamt{3}",
        "var": "shamt"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "shamt{4}",
        "var": "shamt"
      },
      {
        "index": 5,
        "kind": "varbit",
        "printable": "shamt{5}",
        "var": "shamt"
      },
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      1,
      0,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteShift",
        "kind": "def",
        "printable": "WriteShift"
      },
      {
        "def": "ReadShift",
        "kind": "def",
        "printable": "ReadShift"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "shamt": [
      null,
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SRLIW",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstIShiftW",
      "Sched",
      "ShiftW_ri"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "srliw\t$rd, $rs1, $shamt",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "uimm5",
            "kind": "def",
            "printable": "uimm5"
          },
          "shamt"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs1, uimm5:$shamt)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "shamt{0}",
        "var": "shamt"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "shamt{1}",
        "var": "shamt"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "shamt{2}",
        "var": "shamt"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "shamt{3}",
        "var": "shamt"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "shamt{4}",
        "var": "shamt"
      },
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteShift32",
        "kind": "def",
        "printable": "WriteShift32"
      },
      {
        "def": "ReadShift32",
        "kind": "def",
        "printable": "ReadShift32"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "shamt": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SRLW",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstR",
      "ALUW_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "srlw\t$rd, $rs1, $rs2",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      1,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteIALU32",
        "kind": "def",
        "printable": "WriteIALU32"
      },
      {
        "def": "ReadIALU32",
        "kind": "def",
        "printable": "ReadIALU32"
      },
      {
        "def": "ReadIALU32",
        "kind": "def",
        "printable": "ReadIALU32"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SUB",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstR",
      "ALU_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "sub\t$rd, $rs1, $rs2",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      0,
      0,
      0,
      1,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      1,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteIALU",
        "kind": "def",
        "printable": "WriteIALU"
      },
      {
        "def": "ReadIALU",
        "kind": "def",
        "printable": "ReadIALU"
      },
      {
        "def": "ReadIALU",
        "kind": "def",
        "printable": "ReadIALU"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SUBW",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstR",
      "ALUW_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "subw\t$rd, $rs1, $rs2",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      0,
      0,
      0,
      1,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "IsRV64",
        "kind": "def",
        "printable": "IsRV64"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteIALU32",
        "kind": "def",
        "printable": "WriteIALU32"
      },
      {
        "def": "ReadIALU32",
        "kind": "def",
        "printable": "ReadIALU32"
      },
      {
        "def": "ReadIALU32",
        "kind": "def",
        "printable": "ReadIALU32"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SW",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstS",
      "Store_rri",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "sw\t$rs2, ${imm12}(${rs1})",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "simm12",
            "kind": "def",
            "printable": "simm12"
          },
          "imm12"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs2, GPR:$rs1, simm12:$imm12)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "imm12{0}",
        "var": "imm12"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "imm12{1}",
        "var": "imm12"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "imm12{2}",
        "var": "imm12"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "imm12{3}",
        "var": "imm12"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "imm12{4}",
        "var": "imm12"
      },
      0,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      {
        "index": 5,
        "kind": "varbit",
        "printable": "imm12{5}",
        "var": "imm12"
      },
      {
        "index": 6,
        "kind": "varbit",
        "printable": "imm12{6}",
        "var": "imm12"
      },
      {
        "index": 7,
        "kind": "varbit",
        "printable": "imm12{7}",
        "var": "imm12"
      },
      {
        "index": 8,
        "kind": "varbit",
        "printable": "imm12{8}",
        "var": "imm12"
      },
      {
        "index": 9,
        "kind": "varbit",
        "printable": "imm12{9}",
        "var": "imm12"
      },
      {
        "index": 10,
        "kind": "varbit",
        "printable": "imm12{10}",
        "var": "imm12"
      },
      {
        "index": 11,
        "kind": "varbit",
        "printable": "imm12{11}",
        "var": "imm12"
      }
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      0,
      1,
      0
    ],
    "OutOperandList": {
      "args": [],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "NotCapMode",
        "kind": "def",
        "printable": "NotCapMode"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteSTW",
        "kind": "def",
        "printable": "WriteSTW"
      },
      {
        "def": "ReadStoreData",
        "kind": "def",
        "printable": "ReadStoreData"
      },
      {
        "def": "ReadMemBase",
        "kind": "def",
        "printable": "ReadMemBase"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      0,
      0,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "imm12": [
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SW_CAP",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriTwoSrc",
      "CheriStore_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "sw.cap\t$rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ],
        [
          {
            "def": "GPCRMemAtomic",
            "kind": "def",
            "printable": "GPCRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs2, GPCRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      0,
      1,
      0,
      1,
      0,
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "SW_DDC",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstCheriTwoSrc",
      "CheriStore_r"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "sw.ddc\t$rs2, $rs1",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ],
        [
          {
            "def": "GPRMemAtomic",
            "kind": "def",
            "printable": "GPRMemAtomic"
          },
          "rs1"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs2, GPRMemAtomic:$rs1)"
    },
    "Inst": [
      1,
      1,
      0,
      1,
      1,
      0,
      1,
      0,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      1,
      1,
      1,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      1,
      1,
      0,
      1
    ],
    "OutOperandList": {
      "args": [],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [
      {
        "def": "HasCheri",
        "kind": "def",
        "printable": "HasCheri"
      }
    ],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": null,
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 1,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "UNIMP",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstI",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "unimp\t",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      1,
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      1,
      1
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      1,
      1,
      1
    ],
    "OutOperandList": {
      "args": [],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 1,
    "imm12": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      1,
      1
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      0,
      0,
      0,
      0,
      0
    ],
    "rs1": [
      0,
      0,
      0,
      0,
      0
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "URET",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstR",
      "Priv",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "uret\t",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      1,
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      1,
      1,
      1
    ],
    "OutOperandList": {
      "args": [],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 1,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 1,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 1,
    "isSelect": 0,
    "isTerminator": 1,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      0,
      0,
      0,
      0,
      0
    ],
    "rs1": [
      0,
      0,
      0,
      0,
      0
    ],
    "rs2": [
      0,
      1,
      0,
      0,
      0
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "WFI",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstR",
      "Priv",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "wfi\t",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      1,
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      1,
      0,
      1,
      0,
      0,
      0,
      0,
      0,
      1,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      1,
      1,
      1
    ],
    "OutOperandList": {
      "args": [],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 1,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      0,
      0,
      0,
      0,
      0
    ],
    "rs1": [
      0,
      0,
      0,
      0,
      0
    ],
    "rs2": [
      1,
      0,
      1,
      0,
      0
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "XOR",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstR",
      "ALU_rr",
      "Sched"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "xor\t$rd, $rs1, $rs2",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs2"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs1, GPR:$rs2)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      1,
      1,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs2{0}",
        "var": "rs2"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs2{1}",
        "var": "rs2"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs2{2}",
        "var": "rs2"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs2{3}",
        "var": "rs2"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs2{4}",
        "var": "rs2"
      },
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      1,
      1,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteIALU",
        "kind": "def",
        "printable": "WriteIALU"
      },
      {
        "def": "ReadIALU",
        "kind": "def",
        "printable": "ReadIALU"
      },
      {
        "def": "ReadIALU",
        "kind": "def",
        "printable": "ReadIALU"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "isAdd": 0,
    "isAsCheapAsAMove": 0,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 0,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs2": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  },
  {
    "!anonymous": false,
    "!fields": [
      "Inst",
      "SoftFail"
    ],
    "!name": "XORI",
    "!superclasses": [
      "InstructionEncoding",
      "Instruction",
      "RVInst",
      "RVInstI",
      "Sched",
      "ALU_ri"
    ],
    "AddedComplexity": 0,
    "AsmMatchConverter": "",
    "AsmString": "xori\t$rd, $rs1, $imm12",
    "AsmVariantName": "",
    "CodeSize": 0,
    "Constraints": "",
    "DecoderMethod": "",
    "DecoderNamespace": "",
    "Defs": [],
    "DisableEncoding": "",
    "EncodingInfos": null,
    "FastISelShouldIgnore": 0,
    "InOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rs1"
        ],
        [
          {
            "def": "simm12",
            "kind": "def",
            "printable": "simm12"
          },
          "imm12"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "ins",
        "kind": "def",
        "printable": "ins"
      },
      "printable": "(ins GPR:$rs1, simm12:$imm12)"
    },
    "Inst": [
      1,
      1,
      0,
      0,
      1,
      0,
      0,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rd{0}",
        "var": "rd"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rd{1}",
        "var": "rd"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rd{2}",
        "var": "rd"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rd{3}",
        "var": "rd"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rd{4}",
        "var": "rd"
      },
      0,
      0,
      1,
      {
        "index": 0,
        "kind": "varbit",
        "printable": "rs1{0}",
        "var": "rs1"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "rs1{1}",
        "var": "rs1"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "rs1{2}",
        "var": "rs1"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "rs1{3}",
        "var": "rs1"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "rs1{4}",
        "var": "rs1"
      },
      {
        "index": 0,
        "kind": "varbit",
        "printable": "imm12{0}",
        "var": "imm12"
      },
      {
        "index": 1,
        "kind": "varbit",
        "printable": "imm12{1}",
        "var": "imm12"
      },
      {
        "index": 2,
        "kind": "varbit",
        "printable": "imm12{2}",
        "var": "imm12"
      },
      {
        "index": 3,
        "kind": "varbit",
        "printable": "imm12{3}",
        "var": "imm12"
      },
      {
        "index": 4,
        "kind": "varbit",
        "printable": "imm12{4}",
        "var": "imm12"
      },
      {
        "index": 5,
        "kind": "varbit",
        "printable": "imm12{5}",
        "var": "imm12"
      },
      {
        "index": 6,
        "kind": "varbit",
        "printable": "imm12{6}",
        "var": "imm12"
      },
      {
        "index": 7,
        "kind": "varbit",
        "printable": "imm12{7}",
        "var": "imm12"
      },
      {
        "index": 8,
        "kind": "varbit",
        "printable": "imm12{8}",
        "var": "imm12"
      },
      {
        "index": 9,
        "kind": "varbit",
        "printable": "imm12{9}",
        "var": "imm12"
      },
      {
        "index": 10,
        "kind": "varbit",
        "printable": "imm12{10}",
        "var": "imm12"
      },
      {
        "index": 11,
        "kind": "varbit",
        "printable": "imm12{11}",
        "var": "imm12"
      }
    ],
    "Itinerary": {
      "def": "NoItinerary",
      "kind": "def",
      "printable": "NoItinerary"
    },
    "Namespace": "RISCV",
    "Opcode": [
      1,
      1,
      0,
      0,
      1,
      0,
      0
    ],
    "OutOperandList": {
      "args": [
        [
          {
            "def": "GPR",
            "kind": "def",
            "printable": "GPR"
          },
          "rd"
        ]
      ],
      "kind": "dag",
      "operator": {
        "def": "outs",
        "kind": "def",
        "printable": "outs"
      },
      "printable": "(outs GPR:$rd)"
    },
    "Pattern": [],
    "PostEncoderMethod": "",
    "Predicates": [],
    "RVVConstraint": {
      "def": "NoConstraint",
      "kind": "def",
      "printable": "NoConstraint"
    },
    "SchedRW": [
      {
        "def": "WriteIALU",
        "kind": "def",
        "printable": "WriteIALU"
      },
      {
        "def": "ReadIALU",
        "kind": "def",
        "printable": "ReadIALU"
      }
    ],
    "Size": 4,
    "SoftFail": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TSFlags": [
      1,
      1,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "TwoOperandAliasConstraint": "",
    "UseNamedOperandTable": 0,
    "Uses": [],
    "canFoldAsLoad": 0,
    "defsCanBeSealed": 0,
    "hasCompleteDecoder": 1,
    "hasCtrlDep": 0,
    "hasDelaySlot": 0,
    "hasExtraDefRegAllocReq": 0,
    "hasExtraSrcRegAllocReq": 0,
    "hasNoSchedulingInfo": 0,
    "hasPostISelHook": 0,
    "hasSideEffects": 0,
    "imm12": [
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null,
      null
    ],
    "isAdd": 0,
    "isAsCheapAsAMove": 1,
    "isAsmParserOnly": 0,
    "isAuthenticated": 0,
    "isBarrier": 0,
    "isBitcast": 0,
    "isBranch": 0,
    "isCall": 0,
    "isCodeGenOnly": 0,
    "isCommutable": 0,
    "isCompare": 0,
    "isConvergent": 0,
    "isConvertibleToThreeAddress": 0,
    "isEHScopeReturn": 0,
    "isExtractSubreg": 0,
    "isIndirectBranch": 0,
    "isInsertSubreg": 0,
    "isMoveImm": 0,
    "isMoveReg": 0,
    "isNotDuplicable": 0,
    "isPreISelOpcode": 0,
    "isPredicable": 0,
    "isPseudo": 0,
    "isReMaterializable": 1,
    "isRegSequence": 0,
    "isReturn": 0,
    "isSelect": 0,
    "isTerminator": 0,
    "isTrap": 0,
    "isUnpredicable": 0,
    "mayLoad": 0,
    "mayRaiseFPException": 0,
    "mayStore": 0,
    "mayTrap": 0,
    "mayTrapOnSealedInput": null,
    "rd": [
      null,
      null,
      null,
      null,
      null
    ],
    "rs1": [
      null,
      null,
      null,
      null,
      null
    ],
    "usesCustomInserter": 0,
    "variadicOpsAreDefs": 0
  }
]
