-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     2011a.126 Production Release                        
-- Build Date:                  Wed Aug  8 00:52:07 PDT 2012                        
                                                                                    
-- Generated by:                kjr115@EEWS104A-021                                 
-- Generated date:              Wed May 04 17:20:56 +0100 2016                      

Solution Settings: RAM_BLOCK.v1
  Current state: extract
  Project: 2Bit_RAM_60x80
  
  Design Input Files Specified
    $PROJECT_HOME/src/60x80RAM.cpp
      $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process         Real Operation(s) count Latency Throughput Reset Length II Comments 
    --------------- ----------------------- ------- ---------- ------------ -- --------
    /RAM_BLOCK/core                      15       2          3         9601  0          
    Design Total:                        15       2          3         9601  0          
    
  Bill Of Materials (Datapath)
    Component Name                          Area Score Area(LUTs) Delay Post Alloc Post Assign 
    --------------------------------------- ---------- ---------- ----- ---------- -----------
    [Lib: mgc_Altera-Cyclone-III-6_beh_psr]                                                    
    mgc_add(10,0,7,1,10)                        11.000     11.000 1.307          2           1 
    mgc_add(13,0,1,1,13)                        14.000     14.000 1.528          1           1 
    mgc_and(1,2)                                 0.730      0.730 0.263          0           3 
    mgc_and(2,2)                                 1.460      1.460 0.263          0           1 
    mgc_mux(13,1,2)                             11.952     11.952 0.369          0           2 
    mgc_mux(2,1,2)                               1.839      1.839 0.369          1           0 
    mgc_mux1hot(2,3)                             4.379      4.379 0.773          0           1 
    mgc_nand(1,2)                                0.730      0.730 0.268          0           1 
    mgc_nor(1,13)                                4.301      4.301 0.971          0           1 
    mgc_nor(1,2)                                 0.730      0.730 0.263          0           1 
    mgc_not(1)                                   0.000      0.000 0.000          0           4 
    mgc_not(5)                                   0.000      0.000 0.000          0           1 
    mgc_reg_pos(1,0,0,1,1,0,0)                   0.000      0.000 0.000          0           2 
    mgc_reg_pos(13,0,0,1,1,0,0)                  0.000      0.000 0.000          0           2 
    mgc_reg_pos(2,0,0,1,1,0,0)                   0.000      0.000 0.000          0           2 
    [Lib: mgc_ioport]                                                                          
    mgc_in_wire(1,5)                             0.000      0.000 0.000          1           1 
    mgc_in_wire(2,6)                             0.000      0.000 0.000          1           1 
    mgc_in_wire(3,2)                             0.000      0.000 0.000          1           1 
    mgc_in_wire(4,1)                             0.000      0.000 0.000          1           1 
    mgc_out_stdreg(5,2)                          0.000      0.000 0.000          1           1 
    [Lib: ram_Altera-Cyclone-III-6_RAMSB]                                                      
    singleport(6,4800,2,13,0,1,0,0,0,1,1,1       0.000      0.000 0.010          1           1 
                                                                                               
    TOTAL AREA (After Assignment):              62.694     63.000                              
    
  Area Scores
                      Post-Scheduling Post-DP & FSM Post-Assignment 
    ----------------- --------------- ------------- ---------------
    Total Area Score:     37.8          86.4            62.7        
    Total Reg:             0.0           0.0             0.0        
                                                                    
    DataPath:             37.8 (100%)   86.4 (100%)     62.7 (100%) 
      MUX:                 1.8   (5%)   51.9  (60%)     28.3  (45%) 
      FUNC:               36.0  (95%)   25.0  (29%)     25.0  (40%) 
      LOGIC:               0.0           9.4  (11%)      9.4  (15%) 
      BUFFER:              0.0           0.0             0.0        
      MEM:                 0.0           0.0             0.0        
      ROM:                 0.0           0.0             0.0        
      REG:                 0.0           0.0             0.0        
                                                                    
    
    FSM:                   0.0           0.0             0.0        
      FSM-REG:             0.0           0.0             0.0        
      FSM-COMB:            0.0           0.0             0.0        
                                                                    
    
  Register-to-Variable Mappings
    Register                        Size(bits) Gated Register CG Opt Done Variables                                             
    ------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    data:vinit.ndx.sva                      13                            data:vinit.ndx.sva                                    
    if:acc#1.itm                            13                            if:acc#1.itm                                          
    data:rsc:singleport.data_in.reg          2                            data:rsc:singleport.data_in.reg                       
    data_out:rsc:mgc_out_stdreg.d            2                            data_out:rsc:mgc_out_stdreg.d                         
    if:nor.itm                               1                            if:nor.itm                                            
    io_read(write:rsc.d).svs.st              1                            io_read(write:rsc.d).svs.st                           
                                                                                                                                
    Total:                                  32              0           0 (Total Gating Ratio: 0.00, CG Opt Gating Ratio: 0.00) 
    
  Timing Report
    Critical Path
      Max Delay:  4.623166
      Slack:      15.376833999999999
      
      Path                                                Startpoint                                               Endpoint                                          Delay  Slack   
      --------------------------------------------------- -------------------------------------------------------- ------------------------------------------------- ------ -------
      1                                                   RAM_BLOCK/data:rsc:singleport                            RAM_BLOCK:core/reg(data_out:rsc:mgc_out_stdreg.d) 4.6232 15.3768 
                                                                                                                                                                                    
        Instance                                          Component                                                                                                  Delta  Delay   
        --------                                          ---------                                                                                                  -----  -----   
        RAM_BLOCK/data:rsc:singleport                     singleport_ram_be_6_4800_2_13_0_1_0_0_0_1_1_1_0_4800_2_1                                                   3.8500 3.8500  
        RAM_BLOCK/data:rsc:singleport.data_out                                                                                                                       0.0000 3.8500  
        RAM_BLOCK:core/data:rsc:singleport.data_out                                                                                                                  0.0000 3.8500  
        RAM_BLOCK:core/mux1h                              mgc_mux1hot_2_3                                                                                            0.7732 4.6232  
        RAM_BLOCK:core/mux1h.itm                                                                                                                                     0.0000 4.6232  
        RAM_BLOCK:core/reg(data_out:rsc:mgc_out_stdreg.d) mgc_reg_pos_2_0_0_1_1_0_0                                                                                  0.0000 4.6232  
                                                                                                                                                                                    
      2                                                   RAM_BLOCK:core/row:rsc:mgc_in_wire.d                     RAM_BLOCK/data:rsc:singleport                     1.6759 18.3241 
                                                                                                                                                                                    
        Instance                                          Component                                                                                                  Delta  Delay   
        --------                                          ---------                                                                                                  -----  -----   
        RAM_BLOCK:core/row:rsc:mgc_in_wire.d                                                                                                                         0.0000 0.0000  
        RAM_BLOCK:core/row:not#2                          mgc_not_5                                                                                                  0.0000 0.0000  
        RAM_BLOCK:core/row:not#2.itm                                                                                                                                 0.0000 0.0000  
        RAM_BLOCK:core/conc#18                                                                                                                                       0.0000 0.0000  
        RAM_BLOCK:core/conc#18.itm                                                                                                                                   0.0000 0.0000  
        RAM_BLOCK:core/if:acc#3                           mgc_add_10_0_7_1_10                                                                                        1.3070 1.3070  
        RAM_BLOCK:core/if:acc#3.itm                                                                                                                                  0.0000 1.3070  
        RAM_BLOCK:core/if:slc#1                                                                                                                                      0.0000 1.3070  
        RAM_BLOCK:core/if:slc#1.itm                                                                                                                                  0.0000 1.3070  
        RAM_BLOCK:core/conc                                                                                                                                          0.0000 1.3070  
        RAM_BLOCK:core/conc.itm                                                                                                                                      0.0000 1.3070  
        RAM_BLOCK:core/mux#2                              mgc_mux_13_1_2                                                                                             0.3690 1.6759  
        RAM_BLOCK:core/data:rsc:singleport.addr                                                                                                                      0.0000 1.6759  
        RAM_BLOCK/data:rsc:singleport.addr                                                                                                                           0.0000 1.6759  
                                                                                                                                                                                    
      3                                                   RAM_BLOCK:core/row:rsc:mgc_in_wire.d                     RAM_BLOCK/data:rsc:singleport                     1.6759 18.3241 
                                                                                                                                                                                    
        Instance                                          Component                                                                                                  Delta  Delay   
        --------                                          ---------                                                                                                  -----  -----   
        RAM_BLOCK:core/row:rsc:mgc_in_wire.d                                                                                                                         0.0000 0.0000  
        RAM_BLOCK:core/conc#19                                                                                                                                       0.0000 0.0000  
        RAM_BLOCK:core/conc#19.itm                                                                                                                                   0.0000 0.0000  
        RAM_BLOCK:core/if:acc#3                           mgc_add_10_0_7_1_10                                                                                        1.3070 1.3070  
        RAM_BLOCK:core/if:acc#3.itm                                                                                                                                  0.0000 1.3070  
        RAM_BLOCK:core/if:slc#1                                                                                                                                      0.0000 1.3070  
        RAM_BLOCK:core/if:slc#1.itm                                                                                                                                  0.0000 1.3070  
        RAM_BLOCK:core/conc                                                                                                                                          0.0000 1.3070  
        RAM_BLOCK:core/conc.itm                                                                                                                                      0.0000 1.3070  
        RAM_BLOCK:core/mux#2                              mgc_mux_13_1_2                                                                                             0.3690 1.6759  
        RAM_BLOCK:core/data:rsc:singleport.addr                                                                                                                      0.0000 1.6759  
        RAM_BLOCK/data:rsc:singleport.addr                                                                                                                           0.0000 1.6759  
                                                                                                                                                                                    
      4                                                   RAM_BLOCK:core/col:rsc:mgc_in_wire.d                     RAM_BLOCK/data:rsc:singleport                     1.6759 18.3241 
                                                                                                                                                                                    
        Instance                                          Component                                                                                                  Delta  Delay   
        --------                                          ---------                                                                                                  -----  -----   
        RAM_BLOCK:core/col:rsc:mgc_in_wire.d                                                                                                                         0.0000 0.0000  
        RAM_BLOCK:core/slc(col:rsc:mgc_in_wire.d)                                                                                                                    0.0000 0.0000  
        RAM_BLOCK:core/slc(col:rsc:mgc_in_wire.d).itm                                                                                                                0.0000 0.0000  
        RAM_BLOCK:core/conc#19                                                                                                                                       0.0000 0.0000  
        RAM_BLOCK:core/conc#19.itm                                                                                                                                   0.0000 0.0000  
        RAM_BLOCK:core/if:acc#3                           mgc_add_10_0_7_1_10                                                                                        1.3070 1.3070  
        RAM_BLOCK:core/if:acc#3.itm                                                                                                                                  0.0000 1.3070  
        RAM_BLOCK:core/if:slc#1                                                                                                                                      0.0000 1.3070  
        RAM_BLOCK:core/if:slc#1.itm                                                                                                                                  0.0000 1.3070  
        RAM_BLOCK:core/conc                                                                                                                                          0.0000 1.3070  
        RAM_BLOCK:core/conc.itm                                                                                                                                      0.0000 1.3070  
        RAM_BLOCK:core/mux#2                              mgc_mux_13_1_2                                                                                             0.3690 1.6759  
        RAM_BLOCK:core/data:rsc:singleport.addr                                                                                                                      0.0000 1.6759  
        RAM_BLOCK/data:rsc:singleport.addr                                                                                                                           0.0000 1.6759  
                                                                                                                                                                                    
      5                                                   RAM_BLOCK:core/reg(data:vinit.ndx.sva)                   RAM_BLOCK:core/reg(if:acc#1.itm)                  1.5280 18.4720 
                                                                                                                                                                                    
        Instance                                          Component                                                                                                  Delta  Delay   
        --------                                          ---------                                                                                                  -----  -----   
        RAM_BLOCK:core/reg(data:vinit.ndx.sva)            mgc_reg_pos_13_0_0_1_1_0_0                                                                                 0.0000 0.0000  
        RAM_BLOCK:core/data:vinit.ndx.sva                                                                                                                            0.0000 0.0000  
        RAM_BLOCK:core/if:acc#1                           mgc_add_13_0_1_1_13                                                                                        1.5280 1.5280  
        RAM_BLOCK:core/if:acc#1.itm#2                                                                                                                                0.0000 1.5280  
        RAM_BLOCK:core/reg(if:acc#1.itm)                  mgc_reg_pos_13_0_0_1_1_0_0                                                                                 0.0000 1.5280  
                                                                                                                                                                                    
      6                                                   RAM_BLOCK:core/RAM_BLOCK:core:fsm:inst                   RAM_BLOCK:core/reg(data_out:rsc:mgc_out_stdreg.d) 1.0357 18.9643 
                                                                                                                                                                                    
        Instance                                          Component                                                                                                  Delta  Delay   
        --------                                          ---------                                                                                                  -----  -----   
        RAM_BLOCK:core/RAM_BLOCK:core:fsm:inst            RAM_BLOCK:core:fsm                                                                                         0.0000 0.0000  
        RAM_BLOCK:core/fsm_output                                                                                                                                    0.0000 0.0000  
        RAM_BLOCK:core/slc(fsm_output)#10                                                                                                                            0.0000 0.0000  
        RAM_BLOCK:core/slc(fsm_output)#10.itm                                                                                                                        0.0000 0.0000  
        RAM_BLOCK:core/and#3                              mgc_and_1_2                                                                                                0.2625 0.2625  
        RAM_BLOCK:core/and#3.itm                                                                                                                                     0.0000 0.2625  
        RAM_BLOCK:core/mux1h                              mgc_mux1hot_2_3                                                                                            0.7732 1.0357  
        RAM_BLOCK:core/mux1h.itm                                                                                                                                     0.0000 1.0357  
        RAM_BLOCK:core/reg(data_out:rsc:mgc_out_stdreg.d) mgc_reg_pos_2_0_0_1_1_0_0                                                                                  0.0000 1.0357  
                                                                                                                                                                                    
      7                                                   RAM_BLOCK:core/RAM_BLOCK:core:fsm:inst                   RAM_BLOCK:core/reg(data_out:rsc:mgc_out_stdreg.d) 1.0357 18.9643 
                                                                                                                                                                                    
        Instance                                          Component                                                                                                  Delta  Delay   
        --------                                          ---------                                                                                                  -----  -----   
        RAM_BLOCK:core/RAM_BLOCK:core:fsm:inst            RAM_BLOCK:core:fsm                                                                                         0.0000 0.0000  
        RAM_BLOCK:core/fsm_output                                                                                                                                    0.0000 0.0000  
        RAM_BLOCK:core/slc(fsm_output)#9                                                                                                                             0.0000 0.0000  
        RAM_BLOCK:core/slc(fsm_output)#9.itm                                                                                                                         0.0000 0.0000  
        RAM_BLOCK:core/and#2                              mgc_and_1_2                                                                                                0.2625 0.2625  
        RAM_BLOCK:core/and#2.itm                                                                                                                                     0.0000 0.2625  
        RAM_BLOCK:core/mux1h                              mgc_mux1hot_2_3                                                                                            0.7732 1.0357  
        RAM_BLOCK:core/mux1h.itm                                                                                                                                     0.0000 1.0357  
        RAM_BLOCK:core/reg(data_out:rsc:mgc_out_stdreg.d) mgc_reg_pos_2_0_0_1_1_0_0                                                                                  0.0000 1.0357  
                                                                                                                                                                                    
      8                                                   RAM_BLOCK:core/reg(io_read(write:rsc.d).svs.st)          RAM_BLOCK:core/reg(data_out:rsc:mgc_out_stdreg.d) 1.0357 18.9643 
                                                                                                                                                                                    
        Instance                                          Component                                                                                                  Delta  Delay   
        --------                                          ---------                                                                                                  -----  -----   
        RAM_BLOCK:core/reg(io_read(write:rsc.d).svs.st)   mgc_reg_pos_1_0_0_1_1_0_0                                                                                  0.0000 0.0000  
        RAM_BLOCK:core/io_read(write:rsc.d).svs.st                                                                                                                   0.0000 0.0000  
        RAM_BLOCK:core/not#4                              mgc_not_1                                                                                                  0.0000 0.0000  
        RAM_BLOCK:core/not#4.itm                                                                                                                                     0.0000 0.0000  
        RAM_BLOCK:core/and#3                              mgc_and_1_2                                                                                                0.2625 0.2625  
        RAM_BLOCK:core/and#3.itm                                                                                                                                     0.0000 0.2625  
        RAM_BLOCK:core/mux1h                              mgc_mux1hot_2_3                                                                                            0.7732 1.0357  
        RAM_BLOCK:core/mux1h.itm                                                                                                                                     0.0000 1.0357  
        RAM_BLOCK:core/reg(data_out:rsc:mgc_out_stdreg.d) mgc_reg_pos_2_0_0_1_1_0_0                                                                                  0.0000 1.0357  
                                                                                                                                                                                    
      9                                                   RAM_BLOCK:core/reg(io_read(write:rsc.d).svs.st)          RAM_BLOCK:core/reg(data_out:rsc:mgc_out_stdreg.d) 1.0357 18.9643 
                                                                                                                                                                                    
        Instance                                          Component                                                                                                  Delta  Delay   
        --------                                          ---------                                                                                                  -----  -----   
        RAM_BLOCK:core/reg(io_read(write:rsc.d).svs.st)   mgc_reg_pos_1_0_0_1_1_0_0                                                                                  0.0000 0.0000  
        RAM_BLOCK:core/io_read(write:rsc.d).svs.st                                                                                                                   0.0000 0.0000  
        RAM_BLOCK:core/and#2                              mgc_and_1_2                                                                                                0.2625 0.2625  
        RAM_BLOCK:core/and#2.itm                                                                                                                                     0.0000 0.2625  
        RAM_BLOCK:core/mux1h                              mgc_mux1hot_2_3                                                                                            0.7732 1.0357  
        RAM_BLOCK:core/mux1h.itm                                                                                                                                     0.0000 1.0357  
        RAM_BLOCK:core/reg(data_out:rsc:mgc_out_stdreg.d) mgc_reg_pos_2_0_0_1_1_0_0                                                                                  0.0000 1.0357  
                                                                                                                                                                                    
      10                                                  RAM_BLOCK:core/reg(data:vinit.ndx.sva)                   RAM_BLOCK:core/reg(if:nor.itm)                    0.9714 19.0286 
                                                                                                                                                                                    
        Instance                                          Component                                                                                                  Delta  Delay   
        --------                                          ---------                                                                                                  -----  -----   
        RAM_BLOCK:core/reg(data:vinit.ndx.sva)            mgc_reg_pos_13_0_0_1_1_0_0                                                                                 0.0000 0.0000  
        RAM_BLOCK:core/data:vinit.ndx.sva                                                                                                                            0.0000 0.0000  
        RAM_BLOCK:core/slc(data:vinit.ndx.sva)                                                                                                                       0.0000 0.0000  
        RAM_BLOCK:core/slc(data:vinit.ndx.sva).itm                                                                                                                   0.0000 0.0000  
        RAM_BLOCK:core/if:nor                             mgc_nor_1_13                                                                                               0.9714 0.9714  
        RAM_BLOCK:core/if:nor.itm#1                                                                                                                                  0.0000 0.9714  
        RAM_BLOCK:core/reg(if:nor.itm)                    mgc_reg_pos_1_0_0_1_1_0_0                                                                                  0.0000 0.9714  
                                                                                                                                                                                    
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 20.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                          Port                      Slack (Delay) Messages 
      ------------------------------------------------- ----------------------- ------- ------- --------
      RAM_BLOCK:core/reg(data:rsc:singleport.data_in)   and#6.rmff              19.7375  0.2625          
      RAM_BLOCK:core/reg(data_out:rsc:mgc_out_stdreg.d) mux1h.itm               15.3768  4.6232          
      RAM_BLOCK:core/reg(data:vinit.ndx.sva)            mux#4.itm               19.6310  0.3690          
      RAM_BLOCK:core/reg(if:nor.itm)                    if:nor.itm#1            19.0286  0.9714          
      RAM_BLOCK:core/reg(if:acc#1.itm)                  if:acc#1.itm#2          18.4720  1.5280          
      RAM_BLOCK:core/reg(io_read(write:rsc.d).svs.st)   write:rsc:mgc_in_wire.d 19.4750  0.5250          
      RAM_BLOCK                                         data_out:rsc.z          20.0000  0.0000          
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                   13     1 
    -                   10     1 
    and                          
    -                    2     4 
    mux                          
    -                    1     2 
    mux1h                        
    -                    3     1 
    nand                         
    -                    2     1 
    nor                          
    -                   13     1 
    -                    2     1 
    not                          
    -                    5     1 
    -                    1     4 
    read_port                    
    -                    6     1 
    -                    5     1 
    -                    2     1 
    -                    1     1 
    read_ram                     
    -                    2     1 
    reg                          
    -                   13     2 
    -                    2     2 
    -                    1     2 
    write_port                   
    -                    2     1 
    
  End of Report
