Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3f701e8944b440078fa85551d8fcf3b8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_IO_sim_behav xil_defaultlib.MIPS_IO_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/Github/COA_Lab/lab2/SingleCycle/SingleCycle.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopr(N=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2(N=5)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.zeroext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.mipsmem
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Hex7Seg
Compiling module xil_defaultlib.x7Seg
Compiling module xil_defaultlib.dMemoryDecoder
Compiling module xil_defaultlib.MIPS_Top
Compiling module xil_defaultlib.MIPS_IO_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_IO_sim_behav
