- add outgoing connector to example
- complete port definitions
- add port updates
- nested synchSM support
- format VHDL output
- change filename to component name
