0.6
2018.3
Dec  7 2018
00:33:28
E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
,,,,,,TestBench_IO,,,,,,,,
E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sim_1/new/testbench.sv,1650787714,systemVerilog,,,,testbench,,,,,,,,
E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/DataMemoryDecoder.sv,1650943278,systemVerilog,,E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/Hex7Seg.sv,,DataMemoryDecoder,,,,,,,,
E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/Hex7Seg.sv,1650939408,systemVerilog,,E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/IDmem.sv,,Hex7Seg,,,,,,,,
E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/IDmem.sv,1650963257,systemVerilog,,E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/IO.sv,,IDmem,,,,,,,,
E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/IO.sv,1650939343,systemVerilog,,E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/Top.sv,,IO,,,,,,,,
E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/Top.sv,1650945211,systemVerilog,,E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/alu.sv,,Top,,,,,,,,
E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/alu.sv,1650893917,systemVerilog,,E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/aludec.sv,,alu,,,,,,,,
E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/aludec.sv,1650508647,systemVerilog,,E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/controller.sv,,aludec,,,,,,,,
E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/controller.sv,1650960773,systemVerilog,,E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/datapath.sv,,controller,,,,,,,,
E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/datapath.sv,1650959468,systemVerilog,,E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/flopenr.sv,,datapath,,,,,,,,
E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/flopenr.sv,1650896292,systemVerilog,,E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/maindec.sv,,flopenr,,,,,,,,
E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/maindec.sv,1650963084,systemVerilog,,E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/mips.sv,,maindec,,,,,,,,
E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/mips.sv,1650948813,systemVerilog,,E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/mux2_MemToReg_32.sv,,mips,,,,,,,,
E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/mux2_MemToReg_32.sv,1650511862,systemVerilog,,E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/mux2_RegDst.sv,,mux2_MemToReg_32,,,,,,,,
E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/mux2_RegDst.sv,1650511710,systemVerilog,,E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/mux3_PCsrc_32.sv,,mux2_RegDst,,,,,,,,
E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/mux3_PCsrc_32.sv,1650512503,systemVerilog,,E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/mux4_ALUsrb_32.sv,,mux3_PCsrc_32,,,,,,,,
E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/mux4_ALUsrb_32.sv,1650893961,systemVerilog,,E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/reg_AB.sv,,mux4_ALUsrb_32,,,,,,,,
E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/reg_AB.sv,1650894619,systemVerilog,,E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/reg_Instr.sv,,reg_AB,,,,,,,,
E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/reg_Instr.sv,1650764565,systemVerilog,,E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/reg_alu.sv,,reg_Instr,,,,,,,,
E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/reg_alu.sv,1650797741,systemVerilog,,E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/reg_data.sv,,reg_alu,,,,,,,,
E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/reg_data.sv,1650513027,systemVerilog,,E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/regfile.sv,,reg_data,,,,,,,,
E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/regfile.sv,1650512734,systemVerilog,,E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/signext.sv,,regfile,,,,,,,,
E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/signext.sv,1649675604,systemVerilog,,E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/sl2.sv,,signext,,,,,,,,
E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/sl2.sv,1650512674,systemVerilog,,E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/x7seg.sv,,sl2,,,,,,,,
,,,,E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sources_1/new/ze_expend.sv,,x7seg,,,,,,,,
,,,,E:/vivado-works/some_cycle_MIPS/some_cycle_MIPS.srcs/sim_1/new/TestBench_IO.sv,,ze_expend,,,,,,,,
