Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Aug  2 01:54:03 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_design_analysis -file ./report/rendering_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+-------------------------------------------------------------------+
|      Characteristics      |                              Path #1                              |
+---------------------------+-------------------------------------------------------------------+
| Requirement               | 5.000                                                             |
| Path Delay                | 7.324                                                             |
| Logic Delay               | 1.309(18%)                                                        |
| Net Delay                 | 6.015(82%)                                                        |
| Clock Skew                | -0.049                                                            |
| Slack                     | -2.577                                                            |
| Clock Uncertainty         | 0.035                                                             |
| Clock Relationship        | Safely Timed                                                      |
| Clock Delay Group         | Same Clock                                                        |
| Logic Levels              | 5                                                                 |
| Routes                    | NA                                                                |
| Logical Path              | FDRE/C-(29)-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(24)-FDRE/CE |
| Start Point Clock         | ap_clk                                                            |
| End Point Clock           | ap_clk                                                            |
| DSP Block                 | None                                                              |
| RAM Registers             | None-None                                                         |
| IO Crossings              | 0                                                                 |
| Config Crossings          | 0                                                                 |
| SLR Crossings             | 0                                                                 |
| PBlocks                   | 0                                                                 |
| High Fanout               | 29                                                                |
| Dont Touch                | 0                                                                 |
| Mark Debug                | 0                                                                 |
| Start Point Pin Primitive | FDRE/C                                                            |
| End Point Pin Primitive   | FDRE/CE                                                           |
| Start Point Pin           | i_1_fu_4076_reg[3]/C                                              |
| End Point Pin             | fragment_x_499_fu_2114_reg[0]/CE                                  |
+---------------------------+-------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+---+-----+----+---+----+
| End Point Clock | Requirement | 3 |  4  |  5 | 6 |  8 |
+-----------------+-------------+---+-----+----+---+----+
| ap_clk          | 5.000ns     | 8 | 881 | 24 | 2 | 85 |
+-----------------+-------------+---+-----+----+---+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


