/* Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Ign)
		Device PartName(EPCS4) MfrSpec(OpMask(0) Child_OpMask(1 1) FullPath("D:/2.6VT/VT_FPGA/output_files/VT_Demo.pof"));

ChainEnd;

AlteraBegin;
	ChainType(asc);
AlteraEnd;
