Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jan  5 15:20:25 2023
| Host         : dummy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPU_timing_summary_routed.rpt -pb CPU_timing_summary_routed.pb -rpx CPU_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (35602)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (75210)
5. checking no_input_delay (3)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (35602)
----------------------------
 There are 89 register/latch pins with no clock driven by root clock pin: CLK100MHZ (HIGH)

 There are 35424 register/latch pins with no clock driven by root clock pin: CPUclk_reg/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: my_keyboard/CLK50MHZ_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: my_keyboard/kbscancode/debounce/O0_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_keyboard/kbscancode/flag_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: my_vga_top/my_diaplay/clk_count_reg[23]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: segclk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (75210)
----------------------------------------------------
 There are 75210 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.092        0.000                      0                22843        0.252        0.000                      0                22843        3.000        0.000                       0                  3114  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
my25m_clk/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
my25m_clk/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         11.092        0.000                      0                22843        0.252        0.000                      0                22843       18.750        0.000                       0                  3110  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  my25m_clk/inst/clk_in1
  To Clock:  my25m_clk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         my25m_clk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my25m_clk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  my25m_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  my25m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  my25m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  my25m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  my25m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  my25m_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.092ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.092ns  (required time - arrival time)
  Source:                 my_vga_top/my_diaplay/ascii_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vga_top/my_diaplay/ascii_reg_r1_3584_3647_7_7/DP/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.083ns  (logic 10.720ns (38.173%)  route 17.363ns (61.827%))
  Logic Levels:           29  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=5 LUT6=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 41.505 - 40.000 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     1.809    my25m_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=3108, routed)        1.704     1.706    my_vga_top/my_diaplay/clk_out1
    SLICE_X79Y111        FDRE                                         r  my_vga_top/my_diaplay/ascii_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y111        FDRE (Prop_fdre_C_Q)         0.456     2.162 r  my_vga_top/my_diaplay/ascii_count_reg[1]/Q
                         net (fo=22, routed)          1.916     4.078    my_vga_top/my_diaplay/ascii_count_reg[8]_0[1]
    SLICE_X52Y111        LUT3 (Prop_lut3_I2_O)        0.124     4.202 r  my_vga_top/my_diaplay/i___1_carry__0_i_8/O
                         net (fo=3, routed)           0.430     4.632    my_vga_top/my_diaplay/i___1_carry__0_i_8_n_0
    SLICE_X52Y112        LUT5 (Prop_lut5_I1_O)        0.120     4.752 r  my_vga_top/my_diaplay/i___1_carry__1_i_4/O
                         net (fo=2, routed)           0.449     5.201    my_vga_top/my_diaplay/i___1_carry__1_i_4_n_0
    SLICE_X53Y113        LUT6 (Prop_lut6_I0_O)        0.327     5.528 r  my_vga_top/my_diaplay/i___1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     5.528    my_vga_top/my_diaplay/i___1_carry__1_i_8_n_0
    SLICE_X53Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.060 r  my_vga_top/my_diaplay/p_0_out_inferred__1/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.060    my_vga_top/my_diaplay/p_0_out_inferred__1/i___1_carry__1_n_0
    SLICE_X53Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.394 r  my_vga_top/my_diaplay/p_0_out_inferred__1/i___1_carry__2/O[1]
                         net (fo=13, routed)          0.595     6.989    my_vga_top/my_diaplay/p_0_out_inferred__1/i___1_carry__2_n_6
    SLICE_X57Y114        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.909     7.898 r  my_vga_top/my_diaplay/p_0_out_inferred__1/i___42_carry/O[3]
                         net (fo=3, routed)           0.849     8.747    my_vga_top/my_diaplay/p_0_out_inferred__1/i___42_carry_n_4
    SLICE_X55Y114        LUT4 (Prop_lut4_I1_O)        0.306     9.053 r  my_vga_top/my_diaplay/i___63_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.053    my_vga_top/my_diaplay/i___63_carry__0_i_7_n_0
    SLICE_X55Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.603 r  my_vga_top/my_diaplay/p_0_out_inferred__1/i___63_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.603    my_vga_top/my_diaplay/p_0_out_inferred__1/i___63_carry__0_n_0
    SLICE_X55Y115        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.874 r  my_vga_top/my_diaplay/p_0_out_inferred__1/i___63_carry__1/CO[0]
                         net (fo=14, routed)          1.040    10.914    my_vga_top/my_diaplay/p_0_out_inferred__1/i___63_carry__1_n_3
    SLICE_X55Y112        LUT3 (Prop_lut3_I0_O)        0.401    11.315 r  my_vga_top/my_diaplay/i__carry_i_11/O
                         net (fo=6, routed)           0.854    12.169    my_vga_top/my_diaplay/i__carry_i_11_n_0
    SLICE_X59Y113        LUT5 (Prop_lut5_I0_O)        0.360    12.529 r  my_vga_top/my_diaplay/i__carry__0_i_3/O
                         net (fo=1, routed)           0.477    13.006    my_vga_top/my_diaplay/A[3]
    SLICE_X59Y115        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.764    13.770 r  my_vga_top/my_diaplay/i__carry__0_i_1__1/O[2]
                         net (fo=3, routed)           0.566    14.336    my_vga_top/my_diaplay/p_0_out__0[11]
    SLICE_X61Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    15.039 r  my_vga_top/my_diaplay/p_1_out_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.039    my_vga_top/my_diaplay/p_1_out_inferred__1/i__carry_n_0
    SLICE_X61Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.261 r  my_vga_top/my_diaplay/p_1_out_inferred__1/i__carry__0/O[0]
                         net (fo=5, routed)           0.770    16.031    my_vga_top/my_diaplay/p_1_out__3[12]
    SLICE_X61Y114        LUT2 (Prop_lut2_I1_O)        0.299    16.330 r  my_vga_top/my_diaplay/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.000    16.330    my_vga_top/my_diaplay/i__carry__0_i_2__2_n_0
    SLICE_X61Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.731 r  my_vga_top/my_diaplay/p_1_out_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.731    my_vga_top/my_diaplay/p_1_out_inferred__2/i__carry__0_n_0
    SLICE_X61Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.065 r  my_vga_top/my_diaplay/p_1_out_inferred__2/i__carry__1/O[1]
                         net (fo=2, routed)           0.959    18.023    my_vga_top/my_diaplay/p_1_out_inferred__2/i__carry__1_n_6
    SLICE_X64Y114        LUT2 (Prop_lut2_I1_O)        0.303    18.326 r  my_vga_top/my_diaplay/i___19_carry_i_1/O
                         net (fo=1, routed)           0.000    18.326    my_vga_top/my_diaplay/i___19_carry_i_1_n_0
    SLICE_X64Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.727 r  my_vga_top/my_diaplay/p_1_out_inferred__2/i___19_carry/CO[3]
                         net (fo=1, routed)           0.000    18.727    my_vga_top/my_diaplay/p_1_out_inferred__2/i___19_carry_n_0
    SLICE_X64Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.949 f  my_vga_top/my_diaplay/p_1_out_inferred__2/i___19_carry__0/O[0]
                         net (fo=1, routed)           0.461    19.410    my_vga_top/my_diaplay/p_1_out_inferred__2/i___19_carry__0_n_7
    SLICE_X68Y114        LUT1 (Prop_lut1_I0_O)        0.299    19.709 r  my_vga_top/my_diaplay/i___31_carry_i_1/O
                         net (fo=1, routed)           0.000    19.709    my_vga_top/my_diaplay/i___31_carry_i_1_n_0
    SLICE_X68Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.110 r  my_vga_top/my_diaplay/p_1_out_inferred__2/i___31_carry/CO[3]
                         net (fo=6, routed)           0.766    20.877    my_vga_top/my_diaplay/p_1_out_inferred__2/i___31_carry_n_0
    SLICE_X67Y114        LUT3 (Prop_lut3_I1_O)        0.124    21.001 r  my_vga_top/my_diaplay/p_3_in_carry__0_i_7/O
                         net (fo=1, routed)           0.575    21.575    my_vga_top/my_diaplay/p_3_in_carry__0_i_7_n_0
    SLICE_X66Y113        LUT6 (Prop_lut6_I5_O)        0.124    21.699 r  my_vga_top/my_diaplay/p_3_in_carry__0_i_2/O
                         net (fo=1, routed)           0.614    22.314    my_vga_top/my_diaplay/p_3_in_carry__0_i_2_n_0
    SLICE_X67Y116        CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    22.834 r  my_vga_top/my_diaplay/p_3_in_carry__0/CO[2]
                         net (fo=1, routed)           0.432    23.266    my_vga_top/my_diaplay/p_3_in__28
    SLICE_X66Y118        LUT5 (Prop_lut5_I4_O)        0.313    23.579 r  my_vga_top/my_diaplay/ascii_reg_r1_0_63_0_2_i_31/O
                         net (fo=1, routed)           0.594    24.173    my_vga_top/my_diaplay/p_5_out__3
    SLICE_X66Y112        LUT5 (Prop_lut5_I1_O)        0.124    24.297 r  my_vga_top/my_diaplay/ascii_reg_r1_0_63_0_2_i_20/O
                         net (fo=20, routed)          0.919    25.216    my_vga_top/my_diaplay/ascii
    SLICE_X72Y110        LUT2 (Prop_lut2_I0_O)        0.150    25.366 f  my_vga_top/my_diaplay/ascii_reg_r1_2048_2111_0_2_i_2/O
                         net (fo=21, routed)          0.909    26.275    my_vga_top/my_diaplay/ascii_reg_r1_2048_2111_0_2_i_2_n_0
    SLICE_X72Y106        LUT5 (Prop_lut5_I4_O)        0.326    26.601 r  my_vga_top/my_diaplay/ascii_reg_r1_3584_3647_0_2_i_1/O
                         net (fo=36, routed)          3.188    29.789    my_vga_top/my_diaplay/ascii_reg_r1_3584_3647_7_7/WE
    SLICE_X34Y137        RAMD64E                                      r  my_vga_top/my_diaplay/ascii_reg_r1_3584_3647_7_7/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    41.683    my25m_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=3108, routed)        1.502    41.505    my_vga_top/my_diaplay/ascii_reg_r1_3584_3647_7_7/WCLK
    SLICE_X34Y137        RAMD64E                                      r  my_vga_top/my_diaplay/ascii_reg_r1_3584_3647_7_7/DP/CLK
                         clock pessimism              0.006    41.511    
                         clock uncertainty           -0.098    41.413    
    SLICE_X34Y137        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    40.880    my_vga_top/my_diaplay/ascii_reg_r1_3584_3647_7_7/DP
  -------------------------------------------------------------------
                         required time                         40.880    
                         arrival time                         -29.789    
  -------------------------------------------------------------------
                         slack                                 11.092    

Slack (MET) :             11.092ns  (required time - arrival time)
  Source:                 my_vga_top/my_diaplay/ascii_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vga_top/my_diaplay/ascii_reg_r1_3584_3647_7_7/SP/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.083ns  (logic 10.720ns (38.173%)  route 17.363ns (61.827%))
  Logic Levels:           29  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=5 LUT6=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 41.505 - 40.000 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     1.809    my25m_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=3108, routed)        1.704     1.706    my_vga_top/my_diaplay/clk_out1
    SLICE_X79Y111        FDRE                                         r  my_vga_top/my_diaplay/ascii_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y111        FDRE (Prop_fdre_C_Q)         0.456     2.162 r  my_vga_top/my_diaplay/ascii_count_reg[1]/Q
                         net (fo=22, routed)          1.916     4.078    my_vga_top/my_diaplay/ascii_count_reg[8]_0[1]
    SLICE_X52Y111        LUT3 (Prop_lut3_I2_O)        0.124     4.202 r  my_vga_top/my_diaplay/i___1_carry__0_i_8/O
                         net (fo=3, routed)           0.430     4.632    my_vga_top/my_diaplay/i___1_carry__0_i_8_n_0
    SLICE_X52Y112        LUT5 (Prop_lut5_I1_O)        0.120     4.752 r  my_vga_top/my_diaplay/i___1_carry__1_i_4/O
                         net (fo=2, routed)           0.449     5.201    my_vga_top/my_diaplay/i___1_carry__1_i_4_n_0
    SLICE_X53Y113        LUT6 (Prop_lut6_I0_O)        0.327     5.528 r  my_vga_top/my_diaplay/i___1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     5.528    my_vga_top/my_diaplay/i___1_carry__1_i_8_n_0
    SLICE_X53Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.060 r  my_vga_top/my_diaplay/p_0_out_inferred__1/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.060    my_vga_top/my_diaplay/p_0_out_inferred__1/i___1_carry__1_n_0
    SLICE_X53Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.394 r  my_vga_top/my_diaplay/p_0_out_inferred__1/i___1_carry__2/O[1]
                         net (fo=13, routed)          0.595     6.989    my_vga_top/my_diaplay/p_0_out_inferred__1/i___1_carry__2_n_6
    SLICE_X57Y114        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.909     7.898 r  my_vga_top/my_diaplay/p_0_out_inferred__1/i___42_carry/O[3]
                         net (fo=3, routed)           0.849     8.747    my_vga_top/my_diaplay/p_0_out_inferred__1/i___42_carry_n_4
    SLICE_X55Y114        LUT4 (Prop_lut4_I1_O)        0.306     9.053 r  my_vga_top/my_diaplay/i___63_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.053    my_vga_top/my_diaplay/i___63_carry__0_i_7_n_0
    SLICE_X55Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.603 r  my_vga_top/my_diaplay/p_0_out_inferred__1/i___63_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.603    my_vga_top/my_diaplay/p_0_out_inferred__1/i___63_carry__0_n_0
    SLICE_X55Y115        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.874 r  my_vga_top/my_diaplay/p_0_out_inferred__1/i___63_carry__1/CO[0]
                         net (fo=14, routed)          1.040    10.914    my_vga_top/my_diaplay/p_0_out_inferred__1/i___63_carry__1_n_3
    SLICE_X55Y112        LUT3 (Prop_lut3_I0_O)        0.401    11.315 r  my_vga_top/my_diaplay/i__carry_i_11/O
                         net (fo=6, routed)           0.854    12.169    my_vga_top/my_diaplay/i__carry_i_11_n_0
    SLICE_X59Y113        LUT5 (Prop_lut5_I0_O)        0.360    12.529 r  my_vga_top/my_diaplay/i__carry__0_i_3/O
                         net (fo=1, routed)           0.477    13.006    my_vga_top/my_diaplay/A[3]
    SLICE_X59Y115        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.764    13.770 r  my_vga_top/my_diaplay/i__carry__0_i_1__1/O[2]
                         net (fo=3, routed)           0.566    14.336    my_vga_top/my_diaplay/p_0_out__0[11]
    SLICE_X61Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    15.039 r  my_vga_top/my_diaplay/p_1_out_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.039    my_vga_top/my_diaplay/p_1_out_inferred__1/i__carry_n_0
    SLICE_X61Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.261 r  my_vga_top/my_diaplay/p_1_out_inferred__1/i__carry__0/O[0]
                         net (fo=5, routed)           0.770    16.031    my_vga_top/my_diaplay/p_1_out__3[12]
    SLICE_X61Y114        LUT2 (Prop_lut2_I1_O)        0.299    16.330 r  my_vga_top/my_diaplay/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.000    16.330    my_vga_top/my_diaplay/i__carry__0_i_2__2_n_0
    SLICE_X61Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.731 r  my_vga_top/my_diaplay/p_1_out_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.731    my_vga_top/my_diaplay/p_1_out_inferred__2/i__carry__0_n_0
    SLICE_X61Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.065 r  my_vga_top/my_diaplay/p_1_out_inferred__2/i__carry__1/O[1]
                         net (fo=2, routed)           0.959    18.023    my_vga_top/my_diaplay/p_1_out_inferred__2/i__carry__1_n_6
    SLICE_X64Y114        LUT2 (Prop_lut2_I1_O)        0.303    18.326 r  my_vga_top/my_diaplay/i___19_carry_i_1/O
                         net (fo=1, routed)           0.000    18.326    my_vga_top/my_diaplay/i___19_carry_i_1_n_0
    SLICE_X64Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.727 r  my_vga_top/my_diaplay/p_1_out_inferred__2/i___19_carry/CO[3]
                         net (fo=1, routed)           0.000    18.727    my_vga_top/my_diaplay/p_1_out_inferred__2/i___19_carry_n_0
    SLICE_X64Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.949 f  my_vga_top/my_diaplay/p_1_out_inferred__2/i___19_carry__0/O[0]
                         net (fo=1, routed)           0.461    19.410    my_vga_top/my_diaplay/p_1_out_inferred__2/i___19_carry__0_n_7
    SLICE_X68Y114        LUT1 (Prop_lut1_I0_O)        0.299    19.709 r  my_vga_top/my_diaplay/i___31_carry_i_1/O
                         net (fo=1, routed)           0.000    19.709    my_vga_top/my_diaplay/i___31_carry_i_1_n_0
    SLICE_X68Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.110 r  my_vga_top/my_diaplay/p_1_out_inferred__2/i___31_carry/CO[3]
                         net (fo=6, routed)           0.766    20.877    my_vga_top/my_diaplay/p_1_out_inferred__2/i___31_carry_n_0
    SLICE_X67Y114        LUT3 (Prop_lut3_I1_O)        0.124    21.001 r  my_vga_top/my_diaplay/p_3_in_carry__0_i_7/O
                         net (fo=1, routed)           0.575    21.575    my_vga_top/my_diaplay/p_3_in_carry__0_i_7_n_0
    SLICE_X66Y113        LUT6 (Prop_lut6_I5_O)        0.124    21.699 r  my_vga_top/my_diaplay/p_3_in_carry__0_i_2/O
                         net (fo=1, routed)           0.614    22.314    my_vga_top/my_diaplay/p_3_in_carry__0_i_2_n_0
    SLICE_X67Y116        CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    22.834 r  my_vga_top/my_diaplay/p_3_in_carry__0/CO[2]
                         net (fo=1, routed)           0.432    23.266    my_vga_top/my_diaplay/p_3_in__28
    SLICE_X66Y118        LUT5 (Prop_lut5_I4_O)        0.313    23.579 r  my_vga_top/my_diaplay/ascii_reg_r1_0_63_0_2_i_31/O
                         net (fo=1, routed)           0.594    24.173    my_vga_top/my_diaplay/p_5_out__3
    SLICE_X66Y112        LUT5 (Prop_lut5_I1_O)        0.124    24.297 r  my_vga_top/my_diaplay/ascii_reg_r1_0_63_0_2_i_20/O
                         net (fo=20, routed)          0.919    25.216    my_vga_top/my_diaplay/ascii
    SLICE_X72Y110        LUT2 (Prop_lut2_I0_O)        0.150    25.366 f  my_vga_top/my_diaplay/ascii_reg_r1_2048_2111_0_2_i_2/O
                         net (fo=21, routed)          0.909    26.275    my_vga_top/my_diaplay/ascii_reg_r1_2048_2111_0_2_i_2_n_0
    SLICE_X72Y106        LUT5 (Prop_lut5_I4_O)        0.326    26.601 r  my_vga_top/my_diaplay/ascii_reg_r1_3584_3647_0_2_i_1/O
                         net (fo=36, routed)          3.188    29.789    my_vga_top/my_diaplay/ascii_reg_r1_3584_3647_7_7/WE
    SLICE_X34Y137        RAMD64E                                      r  my_vga_top/my_diaplay/ascii_reg_r1_3584_3647_7_7/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    41.683    my25m_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=3108, routed)        1.502    41.505    my_vga_top/my_diaplay/ascii_reg_r1_3584_3647_7_7/WCLK
    SLICE_X34Y137        RAMD64E                                      r  my_vga_top/my_diaplay/ascii_reg_r1_3584_3647_7_7/SP/CLK
                         clock pessimism              0.006    41.511    
                         clock uncertainty           -0.098    41.413    
    SLICE_X34Y137        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    40.880    my_vga_top/my_diaplay/ascii_reg_r1_3584_3647_7_7/SP
  -------------------------------------------------------------------
                         required time                         40.880    
                         arrival time                         -29.789    
  -------------------------------------------------------------------
                         slack                                 11.092    

Slack (MET) :             11.261ns  (required time - arrival time)
  Source:                 my_vga_top/my_diaplay/ascii_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vga_top/my_diaplay/ascii_reg_r2_3776_3839_6_6/DP/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.912ns  (logic 10.720ns (38.407%)  route 17.192ns (61.593%))
  Logic Levels:           29  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=5 LUT6=2)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     1.809    my25m_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=3108, routed)        1.704     1.706    my_vga_top/my_diaplay/clk_out1
    SLICE_X79Y111        FDRE                                         r  my_vga_top/my_diaplay/ascii_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y111        FDRE (Prop_fdre_C_Q)         0.456     2.162 r  my_vga_top/my_diaplay/ascii_count_reg[1]/Q
                         net (fo=22, routed)          1.916     4.078    my_vga_top/my_diaplay/ascii_count_reg[8]_0[1]
    SLICE_X52Y111        LUT3 (Prop_lut3_I2_O)        0.124     4.202 r  my_vga_top/my_diaplay/i___1_carry__0_i_8/O
                         net (fo=3, routed)           0.430     4.632    my_vga_top/my_diaplay/i___1_carry__0_i_8_n_0
    SLICE_X52Y112        LUT5 (Prop_lut5_I1_O)        0.120     4.752 r  my_vga_top/my_diaplay/i___1_carry__1_i_4/O
                         net (fo=2, routed)           0.449     5.201    my_vga_top/my_diaplay/i___1_carry__1_i_4_n_0
    SLICE_X53Y113        LUT6 (Prop_lut6_I0_O)        0.327     5.528 r  my_vga_top/my_diaplay/i___1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     5.528    my_vga_top/my_diaplay/i___1_carry__1_i_8_n_0
    SLICE_X53Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.060 r  my_vga_top/my_diaplay/p_0_out_inferred__1/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.060    my_vga_top/my_diaplay/p_0_out_inferred__1/i___1_carry__1_n_0
    SLICE_X53Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.394 r  my_vga_top/my_diaplay/p_0_out_inferred__1/i___1_carry__2/O[1]
                         net (fo=13, routed)          0.595     6.989    my_vga_top/my_diaplay/p_0_out_inferred__1/i___1_carry__2_n_6
    SLICE_X57Y114        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.909     7.898 r  my_vga_top/my_diaplay/p_0_out_inferred__1/i___42_carry/O[3]
                         net (fo=3, routed)           0.849     8.747    my_vga_top/my_diaplay/p_0_out_inferred__1/i___42_carry_n_4
    SLICE_X55Y114        LUT4 (Prop_lut4_I1_O)        0.306     9.053 r  my_vga_top/my_diaplay/i___63_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.053    my_vga_top/my_diaplay/i___63_carry__0_i_7_n_0
    SLICE_X55Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.603 r  my_vga_top/my_diaplay/p_0_out_inferred__1/i___63_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.603    my_vga_top/my_diaplay/p_0_out_inferred__1/i___63_carry__0_n_0
    SLICE_X55Y115        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.874 r  my_vga_top/my_diaplay/p_0_out_inferred__1/i___63_carry__1/CO[0]
                         net (fo=14, routed)          1.040    10.914    my_vga_top/my_diaplay/p_0_out_inferred__1/i___63_carry__1_n_3
    SLICE_X55Y112        LUT3 (Prop_lut3_I0_O)        0.401    11.315 r  my_vga_top/my_diaplay/i__carry_i_11/O
                         net (fo=6, routed)           0.854    12.169    my_vga_top/my_diaplay/i__carry_i_11_n_0
    SLICE_X59Y113        LUT5 (Prop_lut5_I0_O)        0.360    12.529 r  my_vga_top/my_diaplay/i__carry__0_i_3/O
                         net (fo=1, routed)           0.477    13.006    my_vga_top/my_diaplay/A[3]
    SLICE_X59Y115        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.764    13.770 r  my_vga_top/my_diaplay/i__carry__0_i_1__1/O[2]
                         net (fo=3, routed)           0.566    14.336    my_vga_top/my_diaplay/p_0_out__0[11]
    SLICE_X61Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    15.039 r  my_vga_top/my_diaplay/p_1_out_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.039    my_vga_top/my_diaplay/p_1_out_inferred__1/i__carry_n_0
    SLICE_X61Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.261 r  my_vga_top/my_diaplay/p_1_out_inferred__1/i__carry__0/O[0]
                         net (fo=5, routed)           0.770    16.031    my_vga_top/my_diaplay/p_1_out__3[12]
    SLICE_X61Y114        LUT2 (Prop_lut2_I1_O)        0.299    16.330 r  my_vga_top/my_diaplay/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.000    16.330    my_vga_top/my_diaplay/i__carry__0_i_2__2_n_0
    SLICE_X61Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.731 r  my_vga_top/my_diaplay/p_1_out_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.731    my_vga_top/my_diaplay/p_1_out_inferred__2/i__carry__0_n_0
    SLICE_X61Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.065 r  my_vga_top/my_diaplay/p_1_out_inferred__2/i__carry__1/O[1]
                         net (fo=2, routed)           0.959    18.023    my_vga_top/my_diaplay/p_1_out_inferred__2/i__carry__1_n_6
    SLICE_X64Y114        LUT2 (Prop_lut2_I1_O)        0.303    18.326 r  my_vga_top/my_diaplay/i___19_carry_i_1/O
                         net (fo=1, routed)           0.000    18.326    my_vga_top/my_diaplay/i___19_carry_i_1_n_0
    SLICE_X64Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.727 r  my_vga_top/my_diaplay/p_1_out_inferred__2/i___19_carry/CO[3]
                         net (fo=1, routed)           0.000    18.727    my_vga_top/my_diaplay/p_1_out_inferred__2/i___19_carry_n_0
    SLICE_X64Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.949 f  my_vga_top/my_diaplay/p_1_out_inferred__2/i___19_carry__0/O[0]
                         net (fo=1, routed)           0.461    19.410    my_vga_top/my_diaplay/p_1_out_inferred__2/i___19_carry__0_n_7
    SLICE_X68Y114        LUT1 (Prop_lut1_I0_O)        0.299    19.709 r  my_vga_top/my_diaplay/i___31_carry_i_1/O
                         net (fo=1, routed)           0.000    19.709    my_vga_top/my_diaplay/i___31_carry_i_1_n_0
    SLICE_X68Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.110 r  my_vga_top/my_diaplay/p_1_out_inferred__2/i___31_carry/CO[3]
                         net (fo=6, routed)           0.766    20.877    my_vga_top/my_diaplay/p_1_out_inferred__2/i___31_carry_n_0
    SLICE_X67Y114        LUT3 (Prop_lut3_I1_O)        0.124    21.001 r  my_vga_top/my_diaplay/p_3_in_carry__0_i_7/O
                         net (fo=1, routed)           0.575    21.575    my_vga_top/my_diaplay/p_3_in_carry__0_i_7_n_0
    SLICE_X66Y113        LUT6 (Prop_lut6_I5_O)        0.124    21.699 r  my_vga_top/my_diaplay/p_3_in_carry__0_i_2/O
                         net (fo=1, routed)           0.614    22.314    my_vga_top/my_diaplay/p_3_in_carry__0_i_2_n_0
    SLICE_X67Y116        CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    22.834 r  my_vga_top/my_diaplay/p_3_in_carry__0/CO[2]
                         net (fo=1, routed)           0.432    23.266    my_vga_top/my_diaplay/p_3_in__28
    SLICE_X66Y118        LUT5 (Prop_lut5_I4_O)        0.313    23.579 r  my_vga_top/my_diaplay/ascii_reg_r1_0_63_0_2_i_31/O
                         net (fo=1, routed)           0.594    24.173    my_vga_top/my_diaplay/p_5_out__3
    SLICE_X66Y112        LUT5 (Prop_lut5_I1_O)        0.124    24.297 r  my_vga_top/my_diaplay/ascii_reg_r1_0_63_0_2_i_20/O
                         net (fo=20, routed)          0.919    25.216    my_vga_top/my_diaplay/ascii
    SLICE_X72Y110        LUT2 (Prop_lut2_I0_O)        0.150    25.366 f  my_vga_top/my_diaplay/ascii_reg_r1_2048_2111_0_2_i_2/O
                         net (fo=21, routed)          0.891    26.257    my_vga_top/my_diaplay/ascii_reg_r1_2048_2111_0_2_i_2_n_0
    SLICE_X71Y108        LUT5 (Prop_lut5_I2_O)        0.326    26.583 r  my_vga_top/my_diaplay/ascii_reg_r1_3776_3839_0_2_i_1/O
                         net (fo=36, routed)          3.034    29.618    my_vga_top/my_diaplay/ascii_reg_r2_3776_3839_6_6/WE
    SLICE_X14Y119        RAMD64E                                      r  my_vga_top/my_diaplay/ascii_reg_r2_3776_3839_6_6/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    41.683    my25m_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=3108, routed)        1.500    41.503    my_vga_top/my_diaplay/ascii_reg_r2_3776_3839_6_6/WCLK
    SLICE_X14Y119        RAMD64E                                      r  my_vga_top/my_diaplay/ascii_reg_r2_3776_3839_6_6/DP/CLK
                         clock pessimism              0.006    41.509    
                         clock uncertainty           -0.098    41.411    
    SLICE_X14Y119        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    40.878    my_vga_top/my_diaplay/ascii_reg_r2_3776_3839_6_6/DP
  -------------------------------------------------------------------
                         required time                         40.878    
                         arrival time                         -29.618    
  -------------------------------------------------------------------
                         slack                                 11.261    

Slack (MET) :             11.261ns  (required time - arrival time)
  Source:                 my_vga_top/my_diaplay/ascii_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vga_top/my_diaplay/ascii_reg_r2_3776_3839_6_6/SP/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.912ns  (logic 10.720ns (38.407%)  route 17.192ns (61.593%))
  Logic Levels:           29  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=5 LUT6=2)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     1.809    my25m_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=3108, routed)        1.704     1.706    my_vga_top/my_diaplay/clk_out1
    SLICE_X79Y111        FDRE                                         r  my_vga_top/my_diaplay/ascii_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y111        FDRE (Prop_fdre_C_Q)         0.456     2.162 r  my_vga_top/my_diaplay/ascii_count_reg[1]/Q
                         net (fo=22, routed)          1.916     4.078    my_vga_top/my_diaplay/ascii_count_reg[8]_0[1]
    SLICE_X52Y111        LUT3 (Prop_lut3_I2_O)        0.124     4.202 r  my_vga_top/my_diaplay/i___1_carry__0_i_8/O
                         net (fo=3, routed)           0.430     4.632    my_vga_top/my_diaplay/i___1_carry__0_i_8_n_0
    SLICE_X52Y112        LUT5 (Prop_lut5_I1_O)        0.120     4.752 r  my_vga_top/my_diaplay/i___1_carry__1_i_4/O
                         net (fo=2, routed)           0.449     5.201    my_vga_top/my_diaplay/i___1_carry__1_i_4_n_0
    SLICE_X53Y113        LUT6 (Prop_lut6_I0_O)        0.327     5.528 r  my_vga_top/my_diaplay/i___1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     5.528    my_vga_top/my_diaplay/i___1_carry__1_i_8_n_0
    SLICE_X53Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.060 r  my_vga_top/my_diaplay/p_0_out_inferred__1/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.060    my_vga_top/my_diaplay/p_0_out_inferred__1/i___1_carry__1_n_0
    SLICE_X53Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.394 r  my_vga_top/my_diaplay/p_0_out_inferred__1/i___1_carry__2/O[1]
                         net (fo=13, routed)          0.595     6.989    my_vga_top/my_diaplay/p_0_out_inferred__1/i___1_carry__2_n_6
    SLICE_X57Y114        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.909     7.898 r  my_vga_top/my_diaplay/p_0_out_inferred__1/i___42_carry/O[3]
                         net (fo=3, routed)           0.849     8.747    my_vga_top/my_diaplay/p_0_out_inferred__1/i___42_carry_n_4
    SLICE_X55Y114        LUT4 (Prop_lut4_I1_O)        0.306     9.053 r  my_vga_top/my_diaplay/i___63_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.053    my_vga_top/my_diaplay/i___63_carry__0_i_7_n_0
    SLICE_X55Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.603 r  my_vga_top/my_diaplay/p_0_out_inferred__1/i___63_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.603    my_vga_top/my_diaplay/p_0_out_inferred__1/i___63_carry__0_n_0
    SLICE_X55Y115        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.874 r  my_vga_top/my_diaplay/p_0_out_inferred__1/i___63_carry__1/CO[0]
                         net (fo=14, routed)          1.040    10.914    my_vga_top/my_diaplay/p_0_out_inferred__1/i___63_carry__1_n_3
    SLICE_X55Y112        LUT3 (Prop_lut3_I0_O)        0.401    11.315 r  my_vga_top/my_diaplay/i__carry_i_11/O
                         net (fo=6, routed)           0.854    12.169    my_vga_top/my_diaplay/i__carry_i_11_n_0
    SLICE_X59Y113        LUT5 (Prop_lut5_I0_O)        0.360    12.529 r  my_vga_top/my_diaplay/i__carry__0_i_3/O
                         net (fo=1, routed)           0.477    13.006    my_vga_top/my_diaplay/A[3]
    SLICE_X59Y115        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.764    13.770 r  my_vga_top/my_diaplay/i__carry__0_i_1__1/O[2]
                         net (fo=3, routed)           0.566    14.336    my_vga_top/my_diaplay/p_0_out__0[11]
    SLICE_X61Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    15.039 r  my_vga_top/my_diaplay/p_1_out_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.039    my_vga_top/my_diaplay/p_1_out_inferred__1/i__carry_n_0
    SLICE_X61Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.261 r  my_vga_top/my_diaplay/p_1_out_inferred__1/i__carry__0/O[0]
                         net (fo=5, routed)           0.770    16.031    my_vga_top/my_diaplay/p_1_out__3[12]
    SLICE_X61Y114        LUT2 (Prop_lut2_I1_O)        0.299    16.330 r  my_vga_top/my_diaplay/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.000    16.330    my_vga_top/my_diaplay/i__carry__0_i_2__2_n_0
    SLICE_X61Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.731 r  my_vga_top/my_diaplay/p_1_out_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.731    my_vga_top/my_diaplay/p_1_out_inferred__2/i__carry__0_n_0
    SLICE_X61Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.065 r  my_vga_top/my_diaplay/p_1_out_inferred__2/i__carry__1/O[1]
                         net (fo=2, routed)           0.959    18.023    my_vga_top/my_diaplay/p_1_out_inferred__2/i__carry__1_n_6
    SLICE_X64Y114        LUT2 (Prop_lut2_I1_O)        0.303    18.326 r  my_vga_top/my_diaplay/i___19_carry_i_1/O
                         net (fo=1, routed)           0.000    18.326    my_vga_top/my_diaplay/i___19_carry_i_1_n_0
    SLICE_X64Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.727 r  my_vga_top/my_diaplay/p_1_out_inferred__2/i___19_carry/CO[3]
                         net (fo=1, routed)           0.000    18.727    my_vga_top/my_diaplay/p_1_out_inferred__2/i___19_carry_n_0
    SLICE_X64Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.949 f  my_vga_top/my_diaplay/p_1_out_inferred__2/i___19_carry__0/O[0]
                         net (fo=1, routed)           0.461    19.410    my_vga_top/my_diaplay/p_1_out_inferred__2/i___19_carry__0_n_7
    SLICE_X68Y114        LUT1 (Prop_lut1_I0_O)        0.299    19.709 r  my_vga_top/my_diaplay/i___31_carry_i_1/O
                         net (fo=1, routed)           0.000    19.709    my_vga_top/my_diaplay/i___31_carry_i_1_n_0
    SLICE_X68Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.110 r  my_vga_top/my_diaplay/p_1_out_inferred__2/i___31_carry/CO[3]
                         net (fo=6, routed)           0.766    20.877    my_vga_top/my_diaplay/p_1_out_inferred__2/i___31_carry_n_0
    SLICE_X67Y114        LUT3 (Prop_lut3_I1_O)        0.124    21.001 r  my_vga_top/my_diaplay/p_3_in_carry__0_i_7/O
                         net (fo=1, routed)           0.575    21.575    my_vga_top/my_diaplay/p_3_in_carry__0_i_7_n_0
    SLICE_X66Y113        LUT6 (Prop_lut6_I5_O)        0.124    21.699 r  my_vga_top/my_diaplay/p_3_in_carry__0_i_2/O
                         net (fo=1, routed)           0.614    22.314    my_vga_top/my_diaplay/p_3_in_carry__0_i_2_n_0
    SLICE_X67Y116        CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    22.834 r  my_vga_top/my_diaplay/p_3_in_carry__0/CO[2]
                         net (fo=1, routed)           0.432    23.266    my_vga_top/my_diaplay/p_3_in__28
    SLICE_X66Y118        LUT5 (Prop_lut5_I4_O)        0.313    23.579 r  my_vga_top/my_diaplay/ascii_reg_r1_0_63_0_2_i_31/O
                         net (fo=1, routed)           0.594    24.173    my_vga_top/my_diaplay/p_5_out__3
    SLICE_X66Y112        LUT5 (Prop_lut5_I1_O)        0.124    24.297 r  my_vga_top/my_diaplay/ascii_reg_r1_0_63_0_2_i_20/O
                         net (fo=20, routed)          0.919    25.216    my_vga_top/my_diaplay/ascii
    SLICE_X72Y110        LUT2 (Prop_lut2_I0_O)        0.150    25.366 f  my_vga_top/my_diaplay/ascii_reg_r1_2048_2111_0_2_i_2/O
                         net (fo=21, routed)          0.891    26.257    my_vga_top/my_diaplay/ascii_reg_r1_2048_2111_0_2_i_2_n_0
    SLICE_X71Y108        LUT5 (Prop_lut5_I2_O)        0.326    26.583 r  my_vga_top/my_diaplay/ascii_reg_r1_3776_3839_0_2_i_1/O
                         net (fo=36, routed)          3.034    29.618    my_vga_top/my_diaplay/ascii_reg_r2_3776_3839_6_6/WE
    SLICE_X14Y119        RAMD64E                                      r  my_vga_top/my_diaplay/ascii_reg_r2_3776_3839_6_6/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    41.683    my25m_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=3108, routed)        1.500    41.503    my_vga_top/my_diaplay/ascii_reg_r2_3776_3839_6_6/WCLK
    SLICE_X14Y119        RAMD64E                                      r  my_vga_top/my_diaplay/ascii_reg_r2_3776_3839_6_6/SP/CLK
                         clock pessimism              0.006    41.509    
                         clock uncertainty           -0.098    41.411    
    SLICE_X14Y119        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    40.878    my_vga_top/my_diaplay/ascii_reg_r2_3776_3839_6_6/SP
  -------------------------------------------------------------------
                         required time                         40.878    
                         arrival time                         -29.618    
  -------------------------------------------------------------------
                         slack                                 11.261    

Slack (MET) :             11.347ns  (required time - arrival time)
  Source:                 my_vga_top/my_diaplay/ascii_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vga_top/my_diaplay/ascii_reg_r1_3840_3903_7_7/DP/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.830ns  (logic 10.492ns (37.700%)  route 17.338ns (62.300%))
  Logic Levels:           29  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 41.508 - 40.000 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     1.809    my25m_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=3108, routed)        1.704     1.706    my_vga_top/my_diaplay/clk_out1
    SLICE_X79Y111        FDRE                                         r  my_vga_top/my_diaplay/ascii_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y111        FDRE (Prop_fdre_C_Q)         0.456     2.162 r  my_vga_top/my_diaplay/ascii_count_reg[1]/Q
                         net (fo=22, routed)          1.916     4.078    my_vga_top/my_diaplay/ascii_count_reg[8]_0[1]
    SLICE_X52Y111        LUT3 (Prop_lut3_I2_O)        0.124     4.202 r  my_vga_top/my_diaplay/i___1_carry__0_i_8/O
                         net (fo=3, routed)           0.430     4.632    my_vga_top/my_diaplay/i___1_carry__0_i_8_n_0
    SLICE_X52Y112        LUT5 (Prop_lut5_I1_O)        0.120     4.752 r  my_vga_top/my_diaplay/i___1_carry__1_i_4/O
                         net (fo=2, routed)           0.449     5.201    my_vga_top/my_diaplay/i___1_carry__1_i_4_n_0
    SLICE_X53Y113        LUT6 (Prop_lut6_I0_O)        0.327     5.528 r  my_vga_top/my_diaplay/i___1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     5.528    my_vga_top/my_diaplay/i___1_carry__1_i_8_n_0
    SLICE_X53Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.060 r  my_vga_top/my_diaplay/p_0_out_inferred__1/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.060    my_vga_top/my_diaplay/p_0_out_inferred__1/i___1_carry__1_n_0
    SLICE_X53Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.394 r  my_vga_top/my_diaplay/p_0_out_inferred__1/i___1_carry__2/O[1]
                         net (fo=13, routed)          0.595     6.989    my_vga_top/my_diaplay/p_0_out_inferred__1/i___1_carry__2_n_6
    SLICE_X57Y114        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.909     7.898 r  my_vga_top/my_diaplay/p_0_out_inferred__1/i___42_carry/O[3]
                         net (fo=3, routed)           0.849     8.747    my_vga_top/my_diaplay/p_0_out_inferred__1/i___42_carry_n_4
    SLICE_X55Y114        LUT4 (Prop_lut4_I1_O)        0.306     9.053 r  my_vga_top/my_diaplay/i___63_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.053    my_vga_top/my_diaplay/i___63_carry__0_i_7_n_0
    SLICE_X55Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.603 r  my_vga_top/my_diaplay/p_0_out_inferred__1/i___63_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.603    my_vga_top/my_diaplay/p_0_out_inferred__1/i___63_carry__0_n_0
    SLICE_X55Y115        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.874 r  my_vga_top/my_diaplay/p_0_out_inferred__1/i___63_carry__1/CO[0]
                         net (fo=14, routed)          1.040    10.914    my_vga_top/my_diaplay/p_0_out_inferred__1/i___63_carry__1_n_3
    SLICE_X55Y112        LUT3 (Prop_lut3_I0_O)        0.401    11.315 r  my_vga_top/my_diaplay/i__carry_i_11/O
                         net (fo=6, routed)           0.854    12.169    my_vga_top/my_diaplay/i__carry_i_11_n_0
    SLICE_X59Y113        LUT5 (Prop_lut5_I0_O)        0.360    12.529 r  my_vga_top/my_diaplay/i__carry__0_i_3/O
                         net (fo=1, routed)           0.477    13.006    my_vga_top/my_diaplay/A[3]
    SLICE_X59Y115        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.764    13.770 r  my_vga_top/my_diaplay/i__carry__0_i_1__1/O[2]
                         net (fo=3, routed)           0.566    14.336    my_vga_top/my_diaplay/p_0_out__0[11]
    SLICE_X61Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    15.039 r  my_vga_top/my_diaplay/p_1_out_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.039    my_vga_top/my_diaplay/p_1_out_inferred__1/i__carry_n_0
    SLICE_X61Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.261 r  my_vga_top/my_diaplay/p_1_out_inferred__1/i__carry__0/O[0]
                         net (fo=5, routed)           0.770    16.031    my_vga_top/my_diaplay/p_1_out__3[12]
    SLICE_X61Y114        LUT2 (Prop_lut2_I1_O)        0.299    16.330 r  my_vga_top/my_diaplay/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.000    16.330    my_vga_top/my_diaplay/i__carry__0_i_2__2_n_0
    SLICE_X61Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.731 r  my_vga_top/my_diaplay/p_1_out_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.731    my_vga_top/my_diaplay/p_1_out_inferred__2/i__carry__0_n_0
    SLICE_X61Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.065 r  my_vga_top/my_diaplay/p_1_out_inferred__2/i__carry__1/O[1]
                         net (fo=2, routed)           0.959    18.023    my_vga_top/my_diaplay/p_1_out_inferred__2/i__carry__1_n_6
    SLICE_X64Y114        LUT2 (Prop_lut2_I1_O)        0.303    18.326 r  my_vga_top/my_diaplay/i___19_carry_i_1/O
                         net (fo=1, routed)           0.000    18.326    my_vga_top/my_diaplay/i___19_carry_i_1_n_0
    SLICE_X64Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.727 r  my_vga_top/my_diaplay/p_1_out_inferred__2/i___19_carry/CO[3]
                         net (fo=1, routed)           0.000    18.727    my_vga_top/my_diaplay/p_1_out_inferred__2/i___19_carry_n_0
    SLICE_X64Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.949 f  my_vga_top/my_diaplay/p_1_out_inferred__2/i___19_carry__0/O[0]
                         net (fo=1, routed)           0.461    19.410    my_vga_top/my_diaplay/p_1_out_inferred__2/i___19_carry__0_n_7
    SLICE_X68Y114        LUT1 (Prop_lut1_I0_O)        0.299    19.709 r  my_vga_top/my_diaplay/i___31_carry_i_1/O
                         net (fo=1, routed)           0.000    19.709    my_vga_top/my_diaplay/i___31_carry_i_1_n_0
    SLICE_X68Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.110 r  my_vga_top/my_diaplay/p_1_out_inferred__2/i___31_carry/CO[3]
                         net (fo=6, routed)           0.766    20.877    my_vga_top/my_diaplay/p_1_out_inferred__2/i___31_carry_n_0
    SLICE_X67Y114        LUT3 (Prop_lut3_I1_O)        0.124    21.001 r  my_vga_top/my_diaplay/p_3_in_carry__0_i_7/O
                         net (fo=1, routed)           0.575    21.575    my_vga_top/my_diaplay/p_3_in_carry__0_i_7_n_0
    SLICE_X66Y113        LUT6 (Prop_lut6_I5_O)        0.124    21.699 r  my_vga_top/my_diaplay/p_3_in_carry__0_i_2/O
                         net (fo=1, routed)           0.614    22.314    my_vga_top/my_diaplay/p_3_in_carry__0_i_2_n_0
    SLICE_X67Y116        CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    22.834 r  my_vga_top/my_diaplay/p_3_in_carry__0/CO[2]
                         net (fo=1, routed)           0.432    23.266    my_vga_top/my_diaplay/p_3_in__28
    SLICE_X66Y118        LUT5 (Prop_lut5_I4_O)        0.313    23.579 r  my_vga_top/my_diaplay/ascii_reg_r1_0_63_0_2_i_31/O
                         net (fo=1, routed)           0.594    24.173    my_vga_top/my_diaplay/p_5_out__3
    SLICE_X66Y112        LUT5 (Prop_lut5_I1_O)        0.124    24.297 r  my_vga_top/my_diaplay/ascii_reg_r1_0_63_0_2_i_20/O
                         net (fo=20, routed)          1.017    25.314    my_vga_top/my_diaplay/ascii
    SLICE_X77Y107        LUT2 (Prop_lut2_I1_O)        0.124    25.438 f  my_vga_top/my_diaplay/ascii_reg_r1_1920_1983_0_2_i_2/O
                         net (fo=6, routed)           0.774    26.212    my_vga_top/my_diaplay/ascii_reg_r1_1920_1983_0_2_i_2_n_0
    SLICE_X72Y110        LUT6 (Prop_lut6_I4_O)        0.124    26.336 r  my_vga_top/my_diaplay/ascii_reg_r1_3840_3903_0_2_i_1/O
                         net (fo=36, routed)          3.201    29.536    my_vga_top/my_diaplay/ascii_reg_r1_3840_3903_7_7/WE
    SLICE_X30Y139        RAMD64E                                      r  my_vga_top/my_diaplay/ascii_reg_r1_3840_3903_7_7/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    41.683    my25m_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=3108, routed)        1.505    41.508    my_vga_top/my_diaplay/ascii_reg_r1_3840_3903_7_7/WCLK
    SLICE_X30Y139        RAMD64E                                      r  my_vga_top/my_diaplay/ascii_reg_r1_3840_3903_7_7/DP/CLK
                         clock pessimism              0.006    41.514    
                         clock uncertainty           -0.098    41.416    
    SLICE_X30Y139        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    40.883    my_vga_top/my_diaplay/ascii_reg_r1_3840_3903_7_7/DP
  -------------------------------------------------------------------
                         required time                         40.883    
                         arrival time                         -29.536    
  -------------------------------------------------------------------
                         slack                                 11.347    

Slack (MET) :             11.347ns  (required time - arrival time)
  Source:                 my_vga_top/my_diaplay/ascii_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vga_top/my_diaplay/ascii_reg_r1_3840_3903_7_7/SP/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.830ns  (logic 10.492ns (37.700%)  route 17.338ns (62.300%))
  Logic Levels:           29  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 41.508 - 40.000 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     1.809    my25m_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=3108, routed)        1.704     1.706    my_vga_top/my_diaplay/clk_out1
    SLICE_X79Y111        FDRE                                         r  my_vga_top/my_diaplay/ascii_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y111        FDRE (Prop_fdre_C_Q)         0.456     2.162 r  my_vga_top/my_diaplay/ascii_count_reg[1]/Q
                         net (fo=22, routed)          1.916     4.078    my_vga_top/my_diaplay/ascii_count_reg[8]_0[1]
    SLICE_X52Y111        LUT3 (Prop_lut3_I2_O)        0.124     4.202 r  my_vga_top/my_diaplay/i___1_carry__0_i_8/O
                         net (fo=3, routed)           0.430     4.632    my_vga_top/my_diaplay/i___1_carry__0_i_8_n_0
    SLICE_X52Y112        LUT5 (Prop_lut5_I1_O)        0.120     4.752 r  my_vga_top/my_diaplay/i___1_carry__1_i_4/O
                         net (fo=2, routed)           0.449     5.201    my_vga_top/my_diaplay/i___1_carry__1_i_4_n_0
    SLICE_X53Y113        LUT6 (Prop_lut6_I0_O)        0.327     5.528 r  my_vga_top/my_diaplay/i___1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     5.528    my_vga_top/my_diaplay/i___1_carry__1_i_8_n_0
    SLICE_X53Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.060 r  my_vga_top/my_diaplay/p_0_out_inferred__1/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.060    my_vga_top/my_diaplay/p_0_out_inferred__1/i___1_carry__1_n_0
    SLICE_X53Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.394 r  my_vga_top/my_diaplay/p_0_out_inferred__1/i___1_carry__2/O[1]
                         net (fo=13, routed)          0.595     6.989    my_vga_top/my_diaplay/p_0_out_inferred__1/i___1_carry__2_n_6
    SLICE_X57Y114        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.909     7.898 r  my_vga_top/my_diaplay/p_0_out_inferred__1/i___42_carry/O[3]
                         net (fo=3, routed)           0.849     8.747    my_vga_top/my_diaplay/p_0_out_inferred__1/i___42_carry_n_4
    SLICE_X55Y114        LUT4 (Prop_lut4_I1_O)        0.306     9.053 r  my_vga_top/my_diaplay/i___63_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.053    my_vga_top/my_diaplay/i___63_carry__0_i_7_n_0
    SLICE_X55Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.603 r  my_vga_top/my_diaplay/p_0_out_inferred__1/i___63_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.603    my_vga_top/my_diaplay/p_0_out_inferred__1/i___63_carry__0_n_0
    SLICE_X55Y115        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.874 r  my_vga_top/my_diaplay/p_0_out_inferred__1/i___63_carry__1/CO[0]
                         net (fo=14, routed)          1.040    10.914    my_vga_top/my_diaplay/p_0_out_inferred__1/i___63_carry__1_n_3
    SLICE_X55Y112        LUT3 (Prop_lut3_I0_O)        0.401    11.315 r  my_vga_top/my_diaplay/i__carry_i_11/O
                         net (fo=6, routed)           0.854    12.169    my_vga_top/my_diaplay/i__carry_i_11_n_0
    SLICE_X59Y113        LUT5 (Prop_lut5_I0_O)        0.360    12.529 r  my_vga_top/my_diaplay/i__carry__0_i_3/O
                         net (fo=1, routed)           0.477    13.006    my_vga_top/my_diaplay/A[3]
    SLICE_X59Y115        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.764    13.770 r  my_vga_top/my_diaplay/i__carry__0_i_1__1/O[2]
                         net (fo=3, routed)           0.566    14.336    my_vga_top/my_diaplay/p_0_out__0[11]
    SLICE_X61Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    15.039 r  my_vga_top/my_diaplay/p_1_out_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.039    my_vga_top/my_diaplay/p_1_out_inferred__1/i__carry_n_0
    SLICE_X61Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.261 r  my_vga_top/my_diaplay/p_1_out_inferred__1/i__carry__0/O[0]
                         net (fo=5, routed)           0.770    16.031    my_vga_top/my_diaplay/p_1_out__3[12]
    SLICE_X61Y114        LUT2 (Prop_lut2_I1_O)        0.299    16.330 r  my_vga_top/my_diaplay/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.000    16.330    my_vga_top/my_diaplay/i__carry__0_i_2__2_n_0
    SLICE_X61Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.731 r  my_vga_top/my_diaplay/p_1_out_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.731    my_vga_top/my_diaplay/p_1_out_inferred__2/i__carry__0_n_0
    SLICE_X61Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.065 r  my_vga_top/my_diaplay/p_1_out_inferred__2/i__carry__1/O[1]
                         net (fo=2, routed)           0.959    18.023    my_vga_top/my_diaplay/p_1_out_inferred__2/i__carry__1_n_6
    SLICE_X64Y114        LUT2 (Prop_lut2_I1_O)        0.303    18.326 r  my_vga_top/my_diaplay/i___19_carry_i_1/O
                         net (fo=1, routed)           0.000    18.326    my_vga_top/my_diaplay/i___19_carry_i_1_n_0
    SLICE_X64Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.727 r  my_vga_top/my_diaplay/p_1_out_inferred__2/i___19_carry/CO[3]
                         net (fo=1, routed)           0.000    18.727    my_vga_top/my_diaplay/p_1_out_inferred__2/i___19_carry_n_0
    SLICE_X64Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.949 f  my_vga_top/my_diaplay/p_1_out_inferred__2/i___19_carry__0/O[0]
                         net (fo=1, routed)           0.461    19.410    my_vga_top/my_diaplay/p_1_out_inferred__2/i___19_carry__0_n_7
    SLICE_X68Y114        LUT1 (Prop_lut1_I0_O)        0.299    19.709 r  my_vga_top/my_diaplay/i___31_carry_i_1/O
                         net (fo=1, routed)           0.000    19.709    my_vga_top/my_diaplay/i___31_carry_i_1_n_0
    SLICE_X68Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.110 r  my_vga_top/my_diaplay/p_1_out_inferred__2/i___31_carry/CO[3]
                         net (fo=6, routed)           0.766    20.877    my_vga_top/my_diaplay/p_1_out_inferred__2/i___31_carry_n_0
    SLICE_X67Y114        LUT3 (Prop_lut3_I1_O)        0.124    21.001 r  my_vga_top/my_diaplay/p_3_in_carry__0_i_7/O
                         net (fo=1, routed)           0.575    21.575    my_vga_top/my_diaplay/p_3_in_carry__0_i_7_n_0
    SLICE_X66Y113        LUT6 (Prop_lut6_I5_O)        0.124    21.699 r  my_vga_top/my_diaplay/p_3_in_carry__0_i_2/O
                         net (fo=1, routed)           0.614    22.314    my_vga_top/my_diaplay/p_3_in_carry__0_i_2_n_0
    SLICE_X67Y116        CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    22.834 r  my_vga_top/my_diaplay/p_3_in_carry__0/CO[2]
                         net (fo=1, routed)           0.432    23.266    my_vga_top/my_diaplay/p_3_in__28
    SLICE_X66Y118        LUT5 (Prop_lut5_I4_O)        0.313    23.579 r  my_vga_top/my_diaplay/ascii_reg_r1_0_63_0_2_i_31/O
                         net (fo=1, routed)           0.594    24.173    my_vga_top/my_diaplay/p_5_out__3
    SLICE_X66Y112        LUT5 (Prop_lut5_I1_O)        0.124    24.297 r  my_vga_top/my_diaplay/ascii_reg_r1_0_63_0_2_i_20/O
                         net (fo=20, routed)          1.017    25.314    my_vga_top/my_diaplay/ascii
    SLICE_X77Y107        LUT2 (Prop_lut2_I1_O)        0.124    25.438 f  my_vga_top/my_diaplay/ascii_reg_r1_1920_1983_0_2_i_2/O
                         net (fo=6, routed)           0.774    26.212    my_vga_top/my_diaplay/ascii_reg_r1_1920_1983_0_2_i_2_n_0
    SLICE_X72Y110        LUT6 (Prop_lut6_I4_O)        0.124    26.336 r  my_vga_top/my_diaplay/ascii_reg_r1_3840_3903_0_2_i_1/O
                         net (fo=36, routed)          3.201    29.536    my_vga_top/my_diaplay/ascii_reg_r1_3840_3903_7_7/WE
    SLICE_X30Y139        RAMD64E                                      r  my_vga_top/my_diaplay/ascii_reg_r1_3840_3903_7_7/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    41.683    my25m_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=3108, routed)        1.505    41.508    my_vga_top/my_diaplay/ascii_reg_r1_3840_3903_7_7/WCLK
    SLICE_X30Y139        RAMD64E                                      r  my_vga_top/my_diaplay/ascii_reg_r1_3840_3903_7_7/SP/CLK
                         clock pessimism              0.006    41.514    
                         clock uncertainty           -0.098    41.416    
    SLICE_X30Y139        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    40.883    my_vga_top/my_diaplay/ascii_reg_r1_3840_3903_7_7/SP
  -------------------------------------------------------------------
                         required time                         40.883    
                         arrival time                         -29.536    
  -------------------------------------------------------------------
                         slack                                 11.347    

Slack (MET) :             11.365ns  (required time - arrival time)
  Source:                 my_vga_top/my_diaplay/ascii_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vga_top/my_diaplay/ascii_reg_r3_768_831_6_6/DP/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.792ns  (logic 10.688ns (38.457%)  route 17.104ns (61.543%))
  Logic Levels:           29  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=5 LUT6=2)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 41.494 - 40.000 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     1.809    my25m_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=3108, routed)        1.704     1.706    my_vga_top/my_diaplay/clk_out1
    SLICE_X79Y111        FDRE                                         r  my_vga_top/my_diaplay/ascii_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y111        FDRE (Prop_fdre_C_Q)         0.456     2.162 r  my_vga_top/my_diaplay/ascii_count_reg[1]/Q
                         net (fo=22, routed)          1.916     4.078    my_vga_top/my_diaplay/ascii_count_reg[8]_0[1]
    SLICE_X52Y111        LUT3 (Prop_lut3_I2_O)        0.124     4.202 r  my_vga_top/my_diaplay/i___1_carry__0_i_8/O
                         net (fo=3, routed)           0.430     4.632    my_vga_top/my_diaplay/i___1_carry__0_i_8_n_0
    SLICE_X52Y112        LUT5 (Prop_lut5_I1_O)        0.120     4.752 r  my_vga_top/my_diaplay/i___1_carry__1_i_4/O
                         net (fo=2, routed)           0.449     5.201    my_vga_top/my_diaplay/i___1_carry__1_i_4_n_0
    SLICE_X53Y113        LUT6 (Prop_lut6_I0_O)        0.327     5.528 r  my_vga_top/my_diaplay/i___1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     5.528    my_vga_top/my_diaplay/i___1_carry__1_i_8_n_0
    SLICE_X53Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.060 r  my_vga_top/my_diaplay/p_0_out_inferred__1/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.060    my_vga_top/my_diaplay/p_0_out_inferred__1/i___1_carry__1_n_0
    SLICE_X53Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.394 r  my_vga_top/my_diaplay/p_0_out_inferred__1/i___1_carry__2/O[1]
                         net (fo=13, routed)          0.595     6.989    my_vga_top/my_diaplay/p_0_out_inferred__1/i___1_carry__2_n_6
    SLICE_X57Y114        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.909     7.898 r  my_vga_top/my_diaplay/p_0_out_inferred__1/i___42_carry/O[3]
                         net (fo=3, routed)           0.849     8.747    my_vga_top/my_diaplay/p_0_out_inferred__1/i___42_carry_n_4
    SLICE_X55Y114        LUT4 (Prop_lut4_I1_O)        0.306     9.053 r  my_vga_top/my_diaplay/i___63_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.053    my_vga_top/my_diaplay/i___63_carry__0_i_7_n_0
    SLICE_X55Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.603 r  my_vga_top/my_diaplay/p_0_out_inferred__1/i___63_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.603    my_vga_top/my_diaplay/p_0_out_inferred__1/i___63_carry__0_n_0
    SLICE_X55Y115        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.874 r  my_vga_top/my_diaplay/p_0_out_inferred__1/i___63_carry__1/CO[0]
                         net (fo=14, routed)          1.040    10.914    my_vga_top/my_diaplay/p_0_out_inferred__1/i___63_carry__1_n_3
    SLICE_X55Y112        LUT3 (Prop_lut3_I0_O)        0.401    11.315 r  my_vga_top/my_diaplay/i__carry_i_11/O
                         net (fo=6, routed)           0.854    12.169    my_vga_top/my_diaplay/i__carry_i_11_n_0
    SLICE_X59Y113        LUT5 (Prop_lut5_I0_O)        0.360    12.529 r  my_vga_top/my_diaplay/i__carry__0_i_3/O
                         net (fo=1, routed)           0.477    13.006    my_vga_top/my_diaplay/A[3]
    SLICE_X59Y115        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.764    13.770 r  my_vga_top/my_diaplay/i__carry__0_i_1__1/O[2]
                         net (fo=3, routed)           0.566    14.336    my_vga_top/my_diaplay/p_0_out__0[11]
    SLICE_X61Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    15.039 r  my_vga_top/my_diaplay/p_1_out_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.039    my_vga_top/my_diaplay/p_1_out_inferred__1/i__carry_n_0
    SLICE_X61Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.261 r  my_vga_top/my_diaplay/p_1_out_inferred__1/i__carry__0/O[0]
                         net (fo=5, routed)           0.770    16.031    my_vga_top/my_diaplay/p_1_out__3[12]
    SLICE_X61Y114        LUT2 (Prop_lut2_I1_O)        0.299    16.330 r  my_vga_top/my_diaplay/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.000    16.330    my_vga_top/my_diaplay/i__carry__0_i_2__2_n_0
    SLICE_X61Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.731 r  my_vga_top/my_diaplay/p_1_out_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.731    my_vga_top/my_diaplay/p_1_out_inferred__2/i__carry__0_n_0
    SLICE_X61Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.065 r  my_vga_top/my_diaplay/p_1_out_inferred__2/i__carry__1/O[1]
                         net (fo=2, routed)           0.959    18.023    my_vga_top/my_diaplay/p_1_out_inferred__2/i__carry__1_n_6
    SLICE_X64Y114        LUT2 (Prop_lut2_I1_O)        0.303    18.326 r  my_vga_top/my_diaplay/i___19_carry_i_1/O
                         net (fo=1, routed)           0.000    18.326    my_vga_top/my_diaplay/i___19_carry_i_1_n_0
    SLICE_X64Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.727 r  my_vga_top/my_diaplay/p_1_out_inferred__2/i___19_carry/CO[3]
                         net (fo=1, routed)           0.000    18.727    my_vga_top/my_diaplay/p_1_out_inferred__2/i___19_carry_n_0
    SLICE_X64Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.949 f  my_vga_top/my_diaplay/p_1_out_inferred__2/i___19_carry__0/O[0]
                         net (fo=1, routed)           0.461    19.410    my_vga_top/my_diaplay/p_1_out_inferred__2/i___19_carry__0_n_7
    SLICE_X68Y114        LUT1 (Prop_lut1_I0_O)        0.299    19.709 r  my_vga_top/my_diaplay/i___31_carry_i_1/O
                         net (fo=1, routed)           0.000    19.709    my_vga_top/my_diaplay/i___31_carry_i_1_n_0
    SLICE_X68Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.110 r  my_vga_top/my_diaplay/p_1_out_inferred__2/i___31_carry/CO[3]
                         net (fo=6, routed)           0.766    20.877    my_vga_top/my_diaplay/p_1_out_inferred__2/i___31_carry_n_0
    SLICE_X67Y114        LUT3 (Prop_lut3_I1_O)        0.124    21.001 r  my_vga_top/my_diaplay/p_3_in_carry__0_i_7/O
                         net (fo=1, routed)           0.575    21.575    my_vga_top/my_diaplay/p_3_in_carry__0_i_7_n_0
    SLICE_X66Y113        LUT6 (Prop_lut6_I5_O)        0.124    21.699 r  my_vga_top/my_diaplay/p_3_in_carry__0_i_2/O
                         net (fo=1, routed)           0.614    22.314    my_vga_top/my_diaplay/p_3_in_carry__0_i_2_n_0
    SLICE_X67Y116        CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    22.834 r  my_vga_top/my_diaplay/p_3_in_carry__0/CO[2]
                         net (fo=1, routed)           0.432    23.266    my_vga_top/my_diaplay/p_3_in__28
    SLICE_X66Y118        LUT5 (Prop_lut5_I4_O)        0.313    23.579 r  my_vga_top/my_diaplay/ascii_reg_r1_0_63_0_2_i_31/O
                         net (fo=1, routed)           0.594    24.173    my_vga_top/my_diaplay/p_5_out__3
    SLICE_X66Y112        LUT5 (Prop_lut5_I1_O)        0.124    24.297 r  my_vga_top/my_diaplay/ascii_reg_r1_0_63_0_2_i_20/O
                         net (fo=20, routed)          1.332    25.629    my_vga_top/my_diaplay/ascii
    SLICE_X82Y110        LUT2 (Prop_lut2_I0_O)        0.118    25.747 f  my_vga_top/my_diaplay/ascii_reg_r1_512_575_0_2_i_2/O
                         net (fo=7, routed)           0.729    26.476    my_vga_top/my_diaplay/ascii_reg_r1_512_575_0_2_i_2_n_0
    SLICE_X79Y110        LUT5 (Prop_lut5_I2_O)        0.326    26.802 r  my_vga_top/my_diaplay/ascii_reg_r1_768_831_0_2_i_1/O
                         net (fo=36, routed)          2.696    29.498    my_vga_top/my_diaplay/ascii_reg_r3_768_831_6_6/WE
    SLICE_X56Y79         RAMD64E                                      r  my_vga_top/my_diaplay/ascii_reg_r3_768_831_6_6/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    41.683    my25m_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=3108, routed)        1.491    41.494    my_vga_top/my_diaplay/ascii_reg_r3_768_831_6_6/WCLK
    SLICE_X56Y79         RAMD64E                                      r  my_vga_top/my_diaplay/ascii_reg_r3_768_831_6_6/DP/CLK
                         clock pessimism             -0.001    41.493    
                         clock uncertainty           -0.098    41.396    
    SLICE_X56Y79         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    40.863    my_vga_top/my_diaplay/ascii_reg_r3_768_831_6_6/DP
  -------------------------------------------------------------------
                         required time                         40.863    
                         arrival time                         -29.498    
  -------------------------------------------------------------------
                         slack                                 11.365    

Slack (MET) :             11.365ns  (required time - arrival time)
  Source:                 my_vga_top/my_diaplay/ascii_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vga_top/my_diaplay/ascii_reg_r3_768_831_6_6/SP/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.792ns  (logic 10.688ns (38.457%)  route 17.104ns (61.543%))
  Logic Levels:           29  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=5 LUT6=2)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 41.494 - 40.000 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     1.809    my25m_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=3108, routed)        1.704     1.706    my_vga_top/my_diaplay/clk_out1
    SLICE_X79Y111        FDRE                                         r  my_vga_top/my_diaplay/ascii_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y111        FDRE (Prop_fdre_C_Q)         0.456     2.162 r  my_vga_top/my_diaplay/ascii_count_reg[1]/Q
                         net (fo=22, routed)          1.916     4.078    my_vga_top/my_diaplay/ascii_count_reg[8]_0[1]
    SLICE_X52Y111        LUT3 (Prop_lut3_I2_O)        0.124     4.202 r  my_vga_top/my_diaplay/i___1_carry__0_i_8/O
                         net (fo=3, routed)           0.430     4.632    my_vga_top/my_diaplay/i___1_carry__0_i_8_n_0
    SLICE_X52Y112        LUT5 (Prop_lut5_I1_O)        0.120     4.752 r  my_vga_top/my_diaplay/i___1_carry__1_i_4/O
                         net (fo=2, routed)           0.449     5.201    my_vga_top/my_diaplay/i___1_carry__1_i_4_n_0
    SLICE_X53Y113        LUT6 (Prop_lut6_I0_O)        0.327     5.528 r  my_vga_top/my_diaplay/i___1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     5.528    my_vga_top/my_diaplay/i___1_carry__1_i_8_n_0
    SLICE_X53Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.060 r  my_vga_top/my_diaplay/p_0_out_inferred__1/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.060    my_vga_top/my_diaplay/p_0_out_inferred__1/i___1_carry__1_n_0
    SLICE_X53Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.394 r  my_vga_top/my_diaplay/p_0_out_inferred__1/i___1_carry__2/O[1]
                         net (fo=13, routed)          0.595     6.989    my_vga_top/my_diaplay/p_0_out_inferred__1/i___1_carry__2_n_6
    SLICE_X57Y114        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.909     7.898 r  my_vga_top/my_diaplay/p_0_out_inferred__1/i___42_carry/O[3]
                         net (fo=3, routed)           0.849     8.747    my_vga_top/my_diaplay/p_0_out_inferred__1/i___42_carry_n_4
    SLICE_X55Y114        LUT4 (Prop_lut4_I1_O)        0.306     9.053 r  my_vga_top/my_diaplay/i___63_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.053    my_vga_top/my_diaplay/i___63_carry__0_i_7_n_0
    SLICE_X55Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.603 r  my_vga_top/my_diaplay/p_0_out_inferred__1/i___63_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.603    my_vga_top/my_diaplay/p_0_out_inferred__1/i___63_carry__0_n_0
    SLICE_X55Y115        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.874 r  my_vga_top/my_diaplay/p_0_out_inferred__1/i___63_carry__1/CO[0]
                         net (fo=14, routed)          1.040    10.914    my_vga_top/my_diaplay/p_0_out_inferred__1/i___63_carry__1_n_3
    SLICE_X55Y112        LUT3 (Prop_lut3_I0_O)        0.401    11.315 r  my_vga_top/my_diaplay/i__carry_i_11/O
                         net (fo=6, routed)           0.854    12.169    my_vga_top/my_diaplay/i__carry_i_11_n_0
    SLICE_X59Y113        LUT5 (Prop_lut5_I0_O)        0.360    12.529 r  my_vga_top/my_diaplay/i__carry__0_i_3/O
                         net (fo=1, routed)           0.477    13.006    my_vga_top/my_diaplay/A[3]
    SLICE_X59Y115        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.764    13.770 r  my_vga_top/my_diaplay/i__carry__0_i_1__1/O[2]
                         net (fo=3, routed)           0.566    14.336    my_vga_top/my_diaplay/p_0_out__0[11]
    SLICE_X61Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    15.039 r  my_vga_top/my_diaplay/p_1_out_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.039    my_vga_top/my_diaplay/p_1_out_inferred__1/i__carry_n_0
    SLICE_X61Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.261 r  my_vga_top/my_diaplay/p_1_out_inferred__1/i__carry__0/O[0]
                         net (fo=5, routed)           0.770    16.031    my_vga_top/my_diaplay/p_1_out__3[12]
    SLICE_X61Y114        LUT2 (Prop_lut2_I1_O)        0.299    16.330 r  my_vga_top/my_diaplay/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.000    16.330    my_vga_top/my_diaplay/i__carry__0_i_2__2_n_0
    SLICE_X61Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.731 r  my_vga_top/my_diaplay/p_1_out_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.731    my_vga_top/my_diaplay/p_1_out_inferred__2/i__carry__0_n_0
    SLICE_X61Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.065 r  my_vga_top/my_diaplay/p_1_out_inferred__2/i__carry__1/O[1]
                         net (fo=2, routed)           0.959    18.023    my_vga_top/my_diaplay/p_1_out_inferred__2/i__carry__1_n_6
    SLICE_X64Y114        LUT2 (Prop_lut2_I1_O)        0.303    18.326 r  my_vga_top/my_diaplay/i___19_carry_i_1/O
                         net (fo=1, routed)           0.000    18.326    my_vga_top/my_diaplay/i___19_carry_i_1_n_0
    SLICE_X64Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.727 r  my_vga_top/my_diaplay/p_1_out_inferred__2/i___19_carry/CO[3]
                         net (fo=1, routed)           0.000    18.727    my_vga_top/my_diaplay/p_1_out_inferred__2/i___19_carry_n_0
    SLICE_X64Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.949 f  my_vga_top/my_diaplay/p_1_out_inferred__2/i___19_carry__0/O[0]
                         net (fo=1, routed)           0.461    19.410    my_vga_top/my_diaplay/p_1_out_inferred__2/i___19_carry__0_n_7
    SLICE_X68Y114        LUT1 (Prop_lut1_I0_O)        0.299    19.709 r  my_vga_top/my_diaplay/i___31_carry_i_1/O
                         net (fo=1, routed)           0.000    19.709    my_vga_top/my_diaplay/i___31_carry_i_1_n_0
    SLICE_X68Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.110 r  my_vga_top/my_diaplay/p_1_out_inferred__2/i___31_carry/CO[3]
                         net (fo=6, routed)           0.766    20.877    my_vga_top/my_diaplay/p_1_out_inferred__2/i___31_carry_n_0
    SLICE_X67Y114        LUT3 (Prop_lut3_I1_O)        0.124    21.001 r  my_vga_top/my_diaplay/p_3_in_carry__0_i_7/O
                         net (fo=1, routed)           0.575    21.575    my_vga_top/my_diaplay/p_3_in_carry__0_i_7_n_0
    SLICE_X66Y113        LUT6 (Prop_lut6_I5_O)        0.124    21.699 r  my_vga_top/my_diaplay/p_3_in_carry__0_i_2/O
                         net (fo=1, routed)           0.614    22.314    my_vga_top/my_diaplay/p_3_in_carry__0_i_2_n_0
    SLICE_X67Y116        CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    22.834 r  my_vga_top/my_diaplay/p_3_in_carry__0/CO[2]
                         net (fo=1, routed)           0.432    23.266    my_vga_top/my_diaplay/p_3_in__28
    SLICE_X66Y118        LUT5 (Prop_lut5_I4_O)        0.313    23.579 r  my_vga_top/my_diaplay/ascii_reg_r1_0_63_0_2_i_31/O
                         net (fo=1, routed)           0.594    24.173    my_vga_top/my_diaplay/p_5_out__3
    SLICE_X66Y112        LUT5 (Prop_lut5_I1_O)        0.124    24.297 r  my_vga_top/my_diaplay/ascii_reg_r1_0_63_0_2_i_20/O
                         net (fo=20, routed)          1.332    25.629    my_vga_top/my_diaplay/ascii
    SLICE_X82Y110        LUT2 (Prop_lut2_I0_O)        0.118    25.747 f  my_vga_top/my_diaplay/ascii_reg_r1_512_575_0_2_i_2/O
                         net (fo=7, routed)           0.729    26.476    my_vga_top/my_diaplay/ascii_reg_r1_512_575_0_2_i_2_n_0
    SLICE_X79Y110        LUT5 (Prop_lut5_I2_O)        0.326    26.802 r  my_vga_top/my_diaplay/ascii_reg_r1_768_831_0_2_i_1/O
                         net (fo=36, routed)          2.696    29.498    my_vga_top/my_diaplay/ascii_reg_r3_768_831_6_6/WE
    SLICE_X56Y79         RAMD64E                                      r  my_vga_top/my_diaplay/ascii_reg_r3_768_831_6_6/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    41.683    my25m_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=3108, routed)        1.491    41.494    my_vga_top/my_diaplay/ascii_reg_r3_768_831_6_6/WCLK
    SLICE_X56Y79         RAMD64E                                      r  my_vga_top/my_diaplay/ascii_reg_r3_768_831_6_6/SP/CLK
                         clock pessimism             -0.001    41.493    
                         clock uncertainty           -0.098    41.396    
    SLICE_X56Y79         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    40.863    my_vga_top/my_diaplay/ascii_reg_r3_768_831_6_6/SP
  -------------------------------------------------------------------
                         required time                         40.863    
                         arrival time                         -29.498    
  -------------------------------------------------------------------
                         slack                                 11.365    

Slack (MET) :             11.399ns  (required time - arrival time)
  Source:                 my_vga_top/my_diaplay/ascii_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vga_top/my_diaplay/ascii_reg_r1_640_703_7_7/DP/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.768ns  (logic 10.688ns (38.490%)  route 17.080ns (61.510%))
  Logic Levels:           29  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=5 LUT6=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 41.498 - 40.000 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     1.809    my25m_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=3108, routed)        1.704     1.706    my_vga_top/my_diaplay/clk_out1
    SLICE_X79Y111        FDRE                                         r  my_vga_top/my_diaplay/ascii_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y111        FDRE (Prop_fdre_C_Q)         0.456     2.162 r  my_vga_top/my_diaplay/ascii_count_reg[1]/Q
                         net (fo=22, routed)          1.916     4.078    my_vga_top/my_diaplay/ascii_count_reg[8]_0[1]
    SLICE_X52Y111        LUT3 (Prop_lut3_I2_O)        0.124     4.202 r  my_vga_top/my_diaplay/i___1_carry__0_i_8/O
                         net (fo=3, routed)           0.430     4.632    my_vga_top/my_diaplay/i___1_carry__0_i_8_n_0
    SLICE_X52Y112        LUT5 (Prop_lut5_I1_O)        0.120     4.752 r  my_vga_top/my_diaplay/i___1_carry__1_i_4/O
                         net (fo=2, routed)           0.449     5.201    my_vga_top/my_diaplay/i___1_carry__1_i_4_n_0
    SLICE_X53Y113        LUT6 (Prop_lut6_I0_O)        0.327     5.528 r  my_vga_top/my_diaplay/i___1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     5.528    my_vga_top/my_diaplay/i___1_carry__1_i_8_n_0
    SLICE_X53Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.060 r  my_vga_top/my_diaplay/p_0_out_inferred__1/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.060    my_vga_top/my_diaplay/p_0_out_inferred__1/i___1_carry__1_n_0
    SLICE_X53Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.394 r  my_vga_top/my_diaplay/p_0_out_inferred__1/i___1_carry__2/O[1]
                         net (fo=13, routed)          0.595     6.989    my_vga_top/my_diaplay/p_0_out_inferred__1/i___1_carry__2_n_6
    SLICE_X57Y114        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.909     7.898 r  my_vga_top/my_diaplay/p_0_out_inferred__1/i___42_carry/O[3]
                         net (fo=3, routed)           0.849     8.747    my_vga_top/my_diaplay/p_0_out_inferred__1/i___42_carry_n_4
    SLICE_X55Y114        LUT4 (Prop_lut4_I1_O)        0.306     9.053 r  my_vga_top/my_diaplay/i___63_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.053    my_vga_top/my_diaplay/i___63_carry__0_i_7_n_0
    SLICE_X55Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.603 r  my_vga_top/my_diaplay/p_0_out_inferred__1/i___63_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.603    my_vga_top/my_diaplay/p_0_out_inferred__1/i___63_carry__0_n_0
    SLICE_X55Y115        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.874 r  my_vga_top/my_diaplay/p_0_out_inferred__1/i___63_carry__1/CO[0]
                         net (fo=14, routed)          1.040    10.914    my_vga_top/my_diaplay/p_0_out_inferred__1/i___63_carry__1_n_3
    SLICE_X55Y112        LUT3 (Prop_lut3_I0_O)        0.401    11.315 r  my_vga_top/my_diaplay/i__carry_i_11/O
                         net (fo=6, routed)           0.854    12.169    my_vga_top/my_diaplay/i__carry_i_11_n_0
    SLICE_X59Y113        LUT5 (Prop_lut5_I0_O)        0.360    12.529 r  my_vga_top/my_diaplay/i__carry__0_i_3/O
                         net (fo=1, routed)           0.477    13.006    my_vga_top/my_diaplay/A[3]
    SLICE_X59Y115        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.764    13.770 r  my_vga_top/my_diaplay/i__carry__0_i_1__1/O[2]
                         net (fo=3, routed)           0.566    14.336    my_vga_top/my_diaplay/p_0_out__0[11]
    SLICE_X61Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    15.039 r  my_vga_top/my_diaplay/p_1_out_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.039    my_vga_top/my_diaplay/p_1_out_inferred__1/i__carry_n_0
    SLICE_X61Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.261 r  my_vga_top/my_diaplay/p_1_out_inferred__1/i__carry__0/O[0]
                         net (fo=5, routed)           0.770    16.031    my_vga_top/my_diaplay/p_1_out__3[12]
    SLICE_X61Y114        LUT2 (Prop_lut2_I1_O)        0.299    16.330 r  my_vga_top/my_diaplay/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.000    16.330    my_vga_top/my_diaplay/i__carry__0_i_2__2_n_0
    SLICE_X61Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.731 r  my_vga_top/my_diaplay/p_1_out_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.731    my_vga_top/my_diaplay/p_1_out_inferred__2/i__carry__0_n_0
    SLICE_X61Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.065 r  my_vga_top/my_diaplay/p_1_out_inferred__2/i__carry__1/O[1]
                         net (fo=2, routed)           0.959    18.023    my_vga_top/my_diaplay/p_1_out_inferred__2/i__carry__1_n_6
    SLICE_X64Y114        LUT2 (Prop_lut2_I1_O)        0.303    18.326 r  my_vga_top/my_diaplay/i___19_carry_i_1/O
                         net (fo=1, routed)           0.000    18.326    my_vga_top/my_diaplay/i___19_carry_i_1_n_0
    SLICE_X64Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.727 r  my_vga_top/my_diaplay/p_1_out_inferred__2/i___19_carry/CO[3]
                         net (fo=1, routed)           0.000    18.727    my_vga_top/my_diaplay/p_1_out_inferred__2/i___19_carry_n_0
    SLICE_X64Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.949 f  my_vga_top/my_diaplay/p_1_out_inferred__2/i___19_carry__0/O[0]
                         net (fo=1, routed)           0.461    19.410    my_vga_top/my_diaplay/p_1_out_inferred__2/i___19_carry__0_n_7
    SLICE_X68Y114        LUT1 (Prop_lut1_I0_O)        0.299    19.709 r  my_vga_top/my_diaplay/i___31_carry_i_1/O
                         net (fo=1, routed)           0.000    19.709    my_vga_top/my_diaplay/i___31_carry_i_1_n_0
    SLICE_X68Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.110 r  my_vga_top/my_diaplay/p_1_out_inferred__2/i___31_carry/CO[3]
                         net (fo=6, routed)           0.766    20.877    my_vga_top/my_diaplay/p_1_out_inferred__2/i___31_carry_n_0
    SLICE_X67Y114        LUT3 (Prop_lut3_I1_O)        0.124    21.001 r  my_vga_top/my_diaplay/p_3_in_carry__0_i_7/O
                         net (fo=1, routed)           0.575    21.575    my_vga_top/my_diaplay/p_3_in_carry__0_i_7_n_0
    SLICE_X66Y113        LUT6 (Prop_lut6_I5_O)        0.124    21.699 r  my_vga_top/my_diaplay/p_3_in_carry__0_i_2/O
                         net (fo=1, routed)           0.614    22.314    my_vga_top/my_diaplay/p_3_in_carry__0_i_2_n_0
    SLICE_X67Y116        CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    22.834 r  my_vga_top/my_diaplay/p_3_in_carry__0/CO[2]
                         net (fo=1, routed)           0.432    23.266    my_vga_top/my_diaplay/p_3_in__28
    SLICE_X66Y118        LUT5 (Prop_lut5_I4_O)        0.313    23.579 r  my_vga_top/my_diaplay/ascii_reg_r1_0_63_0_2_i_31/O
                         net (fo=1, routed)           0.594    24.173    my_vga_top/my_diaplay/p_5_out__3
    SLICE_X66Y112        LUT5 (Prop_lut5_I1_O)        0.124    24.297 r  my_vga_top/my_diaplay/ascii_reg_r1_0_63_0_2_i_20/O
                         net (fo=20, routed)          1.332    25.629    my_vga_top/my_diaplay/ascii
    SLICE_X82Y110        LUT2 (Prop_lut2_I0_O)        0.118    25.747 f  my_vga_top/my_diaplay/ascii_reg_r1_512_575_0_2_i_2/O
                         net (fo=7, routed)           0.721    26.468    my_vga_top/my_diaplay/ascii_reg_r1_512_575_0_2_i_2_n_0
    SLICE_X79Y109        LUT5 (Prop_lut5_I2_O)        0.326    26.794 r  my_vga_top/my_diaplay/ascii_reg_r1_640_703_0_2_i_1/O
                         net (fo=36, routed)          2.680    29.474    my_vga_top/my_diaplay/ascii_reg_r1_640_703_7_7/WE
    SLICE_X46Y135        RAMD64E                                      r  my_vga_top/my_diaplay/ascii_reg_r1_640_703_7_7/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    41.683    my25m_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=3108, routed)        1.495    41.498    my_vga_top/my_diaplay/ascii_reg_r1_640_703_7_7/WCLK
    SLICE_X46Y135        RAMD64E                                      r  my_vga_top/my_diaplay/ascii_reg_r1_640_703_7_7/DP/CLK
                         clock pessimism              0.006    41.504    
                         clock uncertainty           -0.098    41.406    
    SLICE_X46Y135        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    40.873    my_vga_top/my_diaplay/ascii_reg_r1_640_703_7_7/DP
  -------------------------------------------------------------------
                         required time                         40.873    
                         arrival time                         -29.474    
  -------------------------------------------------------------------
                         slack                                 11.399    

Slack (MET) :             11.399ns  (required time - arrival time)
  Source:                 my_vga_top/my_diaplay/ascii_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vga_top/my_diaplay/ascii_reg_r1_640_703_7_7/SP/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.768ns  (logic 10.688ns (38.490%)  route 17.080ns (61.510%))
  Logic Levels:           29  (CARRY4=14 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=5 LUT6=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 41.498 - 40.000 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     1.809    my25m_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=3108, routed)        1.704     1.706    my_vga_top/my_diaplay/clk_out1
    SLICE_X79Y111        FDRE                                         r  my_vga_top/my_diaplay/ascii_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y111        FDRE (Prop_fdre_C_Q)         0.456     2.162 r  my_vga_top/my_diaplay/ascii_count_reg[1]/Q
                         net (fo=22, routed)          1.916     4.078    my_vga_top/my_diaplay/ascii_count_reg[8]_0[1]
    SLICE_X52Y111        LUT3 (Prop_lut3_I2_O)        0.124     4.202 r  my_vga_top/my_diaplay/i___1_carry__0_i_8/O
                         net (fo=3, routed)           0.430     4.632    my_vga_top/my_diaplay/i___1_carry__0_i_8_n_0
    SLICE_X52Y112        LUT5 (Prop_lut5_I1_O)        0.120     4.752 r  my_vga_top/my_diaplay/i___1_carry__1_i_4/O
                         net (fo=2, routed)           0.449     5.201    my_vga_top/my_diaplay/i___1_carry__1_i_4_n_0
    SLICE_X53Y113        LUT6 (Prop_lut6_I0_O)        0.327     5.528 r  my_vga_top/my_diaplay/i___1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     5.528    my_vga_top/my_diaplay/i___1_carry__1_i_8_n_0
    SLICE_X53Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.060 r  my_vga_top/my_diaplay/p_0_out_inferred__1/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.060    my_vga_top/my_diaplay/p_0_out_inferred__1/i___1_carry__1_n_0
    SLICE_X53Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.394 r  my_vga_top/my_diaplay/p_0_out_inferred__1/i___1_carry__2/O[1]
                         net (fo=13, routed)          0.595     6.989    my_vga_top/my_diaplay/p_0_out_inferred__1/i___1_carry__2_n_6
    SLICE_X57Y114        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.909     7.898 r  my_vga_top/my_diaplay/p_0_out_inferred__1/i___42_carry/O[3]
                         net (fo=3, routed)           0.849     8.747    my_vga_top/my_diaplay/p_0_out_inferred__1/i___42_carry_n_4
    SLICE_X55Y114        LUT4 (Prop_lut4_I1_O)        0.306     9.053 r  my_vga_top/my_diaplay/i___63_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.053    my_vga_top/my_diaplay/i___63_carry__0_i_7_n_0
    SLICE_X55Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.603 r  my_vga_top/my_diaplay/p_0_out_inferred__1/i___63_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.603    my_vga_top/my_diaplay/p_0_out_inferred__1/i___63_carry__0_n_0
    SLICE_X55Y115        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.874 r  my_vga_top/my_diaplay/p_0_out_inferred__1/i___63_carry__1/CO[0]
                         net (fo=14, routed)          1.040    10.914    my_vga_top/my_diaplay/p_0_out_inferred__1/i___63_carry__1_n_3
    SLICE_X55Y112        LUT3 (Prop_lut3_I0_O)        0.401    11.315 r  my_vga_top/my_diaplay/i__carry_i_11/O
                         net (fo=6, routed)           0.854    12.169    my_vga_top/my_diaplay/i__carry_i_11_n_0
    SLICE_X59Y113        LUT5 (Prop_lut5_I0_O)        0.360    12.529 r  my_vga_top/my_diaplay/i__carry__0_i_3/O
                         net (fo=1, routed)           0.477    13.006    my_vga_top/my_diaplay/A[3]
    SLICE_X59Y115        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.764    13.770 r  my_vga_top/my_diaplay/i__carry__0_i_1__1/O[2]
                         net (fo=3, routed)           0.566    14.336    my_vga_top/my_diaplay/p_0_out__0[11]
    SLICE_X61Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    15.039 r  my_vga_top/my_diaplay/p_1_out_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.039    my_vga_top/my_diaplay/p_1_out_inferred__1/i__carry_n_0
    SLICE_X61Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.261 r  my_vga_top/my_diaplay/p_1_out_inferred__1/i__carry__0/O[0]
                         net (fo=5, routed)           0.770    16.031    my_vga_top/my_diaplay/p_1_out__3[12]
    SLICE_X61Y114        LUT2 (Prop_lut2_I1_O)        0.299    16.330 r  my_vga_top/my_diaplay/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.000    16.330    my_vga_top/my_diaplay/i__carry__0_i_2__2_n_0
    SLICE_X61Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.731 r  my_vga_top/my_diaplay/p_1_out_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.731    my_vga_top/my_diaplay/p_1_out_inferred__2/i__carry__0_n_0
    SLICE_X61Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.065 r  my_vga_top/my_diaplay/p_1_out_inferred__2/i__carry__1/O[1]
                         net (fo=2, routed)           0.959    18.023    my_vga_top/my_diaplay/p_1_out_inferred__2/i__carry__1_n_6
    SLICE_X64Y114        LUT2 (Prop_lut2_I1_O)        0.303    18.326 r  my_vga_top/my_diaplay/i___19_carry_i_1/O
                         net (fo=1, routed)           0.000    18.326    my_vga_top/my_diaplay/i___19_carry_i_1_n_0
    SLICE_X64Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.727 r  my_vga_top/my_diaplay/p_1_out_inferred__2/i___19_carry/CO[3]
                         net (fo=1, routed)           0.000    18.727    my_vga_top/my_diaplay/p_1_out_inferred__2/i___19_carry_n_0
    SLICE_X64Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.949 f  my_vga_top/my_diaplay/p_1_out_inferred__2/i___19_carry__0/O[0]
                         net (fo=1, routed)           0.461    19.410    my_vga_top/my_diaplay/p_1_out_inferred__2/i___19_carry__0_n_7
    SLICE_X68Y114        LUT1 (Prop_lut1_I0_O)        0.299    19.709 r  my_vga_top/my_diaplay/i___31_carry_i_1/O
                         net (fo=1, routed)           0.000    19.709    my_vga_top/my_diaplay/i___31_carry_i_1_n_0
    SLICE_X68Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.110 r  my_vga_top/my_diaplay/p_1_out_inferred__2/i___31_carry/CO[3]
                         net (fo=6, routed)           0.766    20.877    my_vga_top/my_diaplay/p_1_out_inferred__2/i___31_carry_n_0
    SLICE_X67Y114        LUT3 (Prop_lut3_I1_O)        0.124    21.001 r  my_vga_top/my_diaplay/p_3_in_carry__0_i_7/O
                         net (fo=1, routed)           0.575    21.575    my_vga_top/my_diaplay/p_3_in_carry__0_i_7_n_0
    SLICE_X66Y113        LUT6 (Prop_lut6_I5_O)        0.124    21.699 r  my_vga_top/my_diaplay/p_3_in_carry__0_i_2/O
                         net (fo=1, routed)           0.614    22.314    my_vga_top/my_diaplay/p_3_in_carry__0_i_2_n_0
    SLICE_X67Y116        CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    22.834 r  my_vga_top/my_diaplay/p_3_in_carry__0/CO[2]
                         net (fo=1, routed)           0.432    23.266    my_vga_top/my_diaplay/p_3_in__28
    SLICE_X66Y118        LUT5 (Prop_lut5_I4_O)        0.313    23.579 r  my_vga_top/my_diaplay/ascii_reg_r1_0_63_0_2_i_31/O
                         net (fo=1, routed)           0.594    24.173    my_vga_top/my_diaplay/p_5_out__3
    SLICE_X66Y112        LUT5 (Prop_lut5_I1_O)        0.124    24.297 r  my_vga_top/my_diaplay/ascii_reg_r1_0_63_0_2_i_20/O
                         net (fo=20, routed)          1.332    25.629    my_vga_top/my_diaplay/ascii
    SLICE_X82Y110        LUT2 (Prop_lut2_I0_O)        0.118    25.747 f  my_vga_top/my_diaplay/ascii_reg_r1_512_575_0_2_i_2/O
                         net (fo=7, routed)           0.721    26.468    my_vga_top/my_diaplay/ascii_reg_r1_512_575_0_2_i_2_n_0
    SLICE_X79Y109        LUT5 (Prop_lut5_I2_O)        0.326    26.794 r  my_vga_top/my_diaplay/ascii_reg_r1_640_703_0_2_i_1/O
                         net (fo=36, routed)          2.680    29.474    my_vga_top/my_diaplay/ascii_reg_r1_640_703_7_7/WE
    SLICE_X46Y135        RAMD64E                                      r  my_vga_top/my_diaplay/ascii_reg_r1_640_703_7_7/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    41.683    my25m_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=3108, routed)        1.495    41.498    my_vga_top/my_diaplay/ascii_reg_r1_640_703_7_7/WCLK
    SLICE_X46Y135        RAMD64E                                      r  my_vga_top/my_diaplay/ascii_reg_r1_640_703_7_7/SP/CLK
                         clock pessimism              0.006    41.504    
                         clock uncertainty           -0.098    41.406    
    SLICE_X46Y135        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    40.873    my_vga_top/my_diaplay/ascii_reg_r1_640_703_7_7/SP
  -------------------------------------------------------------------
                         required time                         40.873    
                         arrival time                         -29.474    
  -------------------------------------------------------------------
                         slack                                 11.399    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 my_vga_top/my_diaplay/clk_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vga_top/my_diaplay/clk_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     0.624    my25m_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=3108, routed)        0.586     0.588    my_vga_top/my_diaplay/clk_out1
    SLICE_X79Y128        FDRE                                         r  my_vga_top/my_diaplay/clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y128        FDRE (Prop_fdre_C_Q)         0.141     0.729 r  my_vga_top/my_diaplay/clk_count_reg[11]/Q
                         net (fo=1, routed)           0.108     0.837    my_vga_top/my_diaplay/clk_count_reg_n_0_[11]
    SLICE_X79Y128        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.945 r  my_vga_top/my_diaplay/clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.945    my_vga_top/my_diaplay/clk_count_reg[8]_i_1_n_4
    SLICE_X79Y128        FDRE                                         r  my_vga_top/my_diaplay/clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     0.898    my25m_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=3108, routed)        0.855     0.857    my_vga_top/my_diaplay/clk_out1
    SLICE_X79Y128        FDRE                                         r  my_vga_top/my_diaplay/clk_count_reg[11]/C
                         clock pessimism             -0.270     0.588    
    SLICE_X79Y128        FDRE (Hold_fdre_C_D)         0.105     0.693    my_vga_top/my_diaplay/clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 my_vga_top/my_diaplay/clk_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vga_top/my_diaplay/clk_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     0.624    my25m_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=3108, routed)        0.588     0.590    my_vga_top/my_diaplay/clk_out1
    SLICE_X79Y130        FDRE                                         r  my_vga_top/my_diaplay/clk_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y130        FDRE (Prop_fdre_C_Q)         0.141     0.731 r  my_vga_top/my_diaplay/clk_count_reg[19]/Q
                         net (fo=1, routed)           0.108     0.839    my_vga_top/my_diaplay/clk_count_reg_n_0_[19]
    SLICE_X79Y130        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.947 r  my_vga_top/my_diaplay/clk_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.947    my_vga_top/my_diaplay/clk_count_reg[16]_i_1_n_4
    SLICE_X79Y130        FDRE                                         r  my_vga_top/my_diaplay/clk_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     0.898    my25m_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=3108, routed)        0.857     0.859    my_vga_top/my_diaplay/clk_out1
    SLICE_X79Y130        FDRE                                         r  my_vga_top/my_diaplay/clk_count_reg[19]/C
                         clock pessimism             -0.270     0.590    
    SLICE_X79Y130        FDRE (Hold_fdre_C_D)         0.105     0.695    my_vga_top/my_diaplay/clk_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 my_vga_top/my_diaplay/clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vga_top/my_diaplay/clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     0.624    my25m_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=3108, routed)        0.584     0.586    my_vga_top/my_diaplay/clk_out1
    SLICE_X79Y126        FDRE                                         r  my_vga_top/my_diaplay/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y126        FDRE (Prop_fdre_C_Q)         0.141     0.727 r  my_vga_top/my_diaplay/clk_count_reg[3]/Q
                         net (fo=1, routed)           0.108     0.835    my_vga_top/my_diaplay/clk_count_reg_n_0_[3]
    SLICE_X79Y126        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.943 r  my_vga_top/my_diaplay/clk_count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.943    my_vga_top/my_diaplay/clk_count_reg[0]_i_1_n_4
    SLICE_X79Y126        FDRE                                         r  my_vga_top/my_diaplay/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     0.898    my25m_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=3108, routed)        0.852     0.854    my_vga_top/my_diaplay/clk_out1
    SLICE_X79Y126        FDRE                                         r  my_vga_top/my_diaplay/clk_count_reg[3]/C
                         clock pessimism             -0.269     0.586    
    SLICE_X79Y126        FDRE (Hold_fdre_C_D)         0.105     0.691    my_vga_top/my_diaplay/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 my_vga_top/my_diaplay/clk_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vga_top/my_diaplay/clk_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     0.624    my25m_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=3108, routed)        0.586     0.588    my_vga_top/my_diaplay/clk_out1
    SLICE_X79Y127        FDRE                                         r  my_vga_top/my_diaplay/clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y127        FDRE (Prop_fdre_C_Q)         0.141     0.729 r  my_vga_top/my_diaplay/clk_count_reg[7]/Q
                         net (fo=1, routed)           0.108     0.837    my_vga_top/my_diaplay/clk_count_reg_n_0_[7]
    SLICE_X79Y127        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.945 r  my_vga_top/my_diaplay/clk_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.945    my_vga_top/my_diaplay/clk_count_reg[4]_i_1_n_4
    SLICE_X79Y127        FDRE                                         r  my_vga_top/my_diaplay/clk_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     0.898    my25m_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=3108, routed)        0.854     0.856    my_vga_top/my_diaplay/clk_out1
    SLICE_X79Y127        FDRE                                         r  my_vga_top/my_diaplay/clk_count_reg[7]/C
                         clock pessimism             -0.269     0.588    
    SLICE_X79Y127        FDRE (Hold_fdre_C_D)         0.105     0.693    my_vga_top/my_diaplay/clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 my_vga_top/my_diaplay/clk_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vga_top/my_diaplay/clk_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     0.624    my25m_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=3108, routed)        0.587     0.589    my_vga_top/my_diaplay/clk_out1
    SLICE_X79Y129        FDRE                                         r  my_vga_top/my_diaplay/clk_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y129        FDRE (Prop_fdre_C_Q)         0.141     0.730 r  my_vga_top/my_diaplay/clk_count_reg[15]/Q
                         net (fo=1, routed)           0.108     0.838    my_vga_top/my_diaplay/clk_count_reg_n_0_[15]
    SLICE_X79Y129        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.946 r  my_vga_top/my_diaplay/clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.946    my_vga_top/my_diaplay/clk_count_reg[12]_i_1_n_4
    SLICE_X79Y129        FDRE                                         r  my_vga_top/my_diaplay/clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     0.898    my25m_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=3108, routed)        0.856     0.858    my_vga_top/my_diaplay/clk_out1
    SLICE_X79Y129        FDRE                                         r  my_vga_top/my_diaplay/clk_count_reg[15]/C
                         clock pessimism             -0.270     0.589    
    SLICE_X79Y129        FDRE (Hold_fdre_C_D)         0.105     0.694    my_vga_top/my_diaplay/clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 my_vga_top/my_vga/cnt_v_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vga_top/my_vga/cnt_v_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.678%)  route 0.196ns (51.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     0.624    my25m_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=3108, routed)        0.550     0.552    my_vga_top/my_vga/clk_out1
    SLICE_X47Y123        FDRE                                         r  my_vga_top/my_vga/cnt_v_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y123        FDRE (Prop_fdre_C_Q)         0.141     0.693 r  my_vga_top/my_vga/cnt_v_reg[6]/Q
                         net (fo=23, routed)          0.196     0.889    my_vga_top/my_vga/cnt_v_reg_n_0_[6]
    SLICE_X45Y123        LUT6 (Prop_lut6_I2_O)        0.045     0.934 r  my_vga_top/my_vga/cnt_v[2]_i_1/O
                         net (fo=1, routed)           0.000     0.934    my_vga_top/my_vga/cnt_v[2]_i_1_n_0
    SLICE_X45Y123        FDRE                                         r  my_vga_top/my_vga/cnt_v_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     0.898    my25m_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=3108, routed)        0.818     0.820    my_vga_top/my_vga/clk_out1
    SLICE_X45Y123        FDRE                                         r  my_vga_top/my_vga/cnt_v_reg[2]/C
                         clock pessimism             -0.234     0.587    
    SLICE_X45Y123        FDRE (Hold_fdre_C_D)         0.091     0.678    my_vga_top/my_vga/cnt_v_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.678    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 my_vga_top/my_diaplay/clk_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vga_top/my_diaplay/clk_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     0.624    my25m_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=3108, routed)        0.586     0.588    my_vga_top/my_diaplay/clk_out1
    SLICE_X79Y128        FDRE                                         r  my_vga_top/my_diaplay/clk_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y128        FDRE (Prop_fdre_C_Q)         0.141     0.729 r  my_vga_top/my_diaplay/clk_count_reg[8]/Q
                         net (fo=1, routed)           0.105     0.834    my_vga_top/my_diaplay/clk_count_reg_n_0_[8]
    SLICE_X79Y128        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.949 r  my_vga_top/my_diaplay/clk_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.949    my_vga_top/my_diaplay/clk_count_reg[8]_i_1_n_7
    SLICE_X79Y128        FDRE                                         r  my_vga_top/my_diaplay/clk_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     0.898    my25m_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=3108, routed)        0.855     0.857    my_vga_top/my_diaplay/clk_out1
    SLICE_X79Y128        FDRE                                         r  my_vga_top/my_diaplay/clk_count_reg[8]/C
                         clock pessimism             -0.270     0.588    
    SLICE_X79Y128        FDRE (Hold_fdre_C_D)         0.105     0.693    my_vga_top/my_diaplay/clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 my_vga_top/my_diaplay/clk_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vga_top/my_diaplay/clk_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     0.624    my25m_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=3108, routed)        0.588     0.590    my_vga_top/my_diaplay/clk_out1
    SLICE_X79Y130        FDRE                                         r  my_vga_top/my_diaplay/clk_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y130        FDRE (Prop_fdre_C_Q)         0.141     0.731 r  my_vga_top/my_diaplay/clk_count_reg[16]/Q
                         net (fo=1, routed)           0.105     0.836    my_vga_top/my_diaplay/clk_count_reg_n_0_[16]
    SLICE_X79Y130        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.951 r  my_vga_top/my_diaplay/clk_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.951    my_vga_top/my_diaplay/clk_count_reg[16]_i_1_n_7
    SLICE_X79Y130        FDRE                                         r  my_vga_top/my_diaplay/clk_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     0.898    my25m_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=3108, routed)        0.857     0.859    my_vga_top/my_diaplay/clk_out1
    SLICE_X79Y130        FDRE                                         r  my_vga_top/my_diaplay/clk_count_reg[16]/C
                         clock pessimism             -0.270     0.590    
    SLICE_X79Y130        FDRE (Hold_fdre_C_D)         0.105     0.695    my_vga_top/my_diaplay/clk_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 my_vga_top/my_diaplay/clk_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vga_top/my_diaplay/clk_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     0.624    my25m_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=3108, routed)        0.586     0.588    my_vga_top/my_diaplay/clk_out1
    SLICE_X79Y127        FDRE                                         r  my_vga_top/my_diaplay/clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y127        FDRE (Prop_fdre_C_Q)         0.141     0.729 r  my_vga_top/my_diaplay/clk_count_reg[4]/Q
                         net (fo=1, routed)           0.105     0.834    my_vga_top/my_diaplay/clk_count_reg_n_0_[4]
    SLICE_X79Y127        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.949 r  my_vga_top/my_diaplay/clk_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.949    my_vga_top/my_diaplay/clk_count_reg[4]_i_1_n_7
    SLICE_X79Y127        FDRE                                         r  my_vga_top/my_diaplay/clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     0.898    my25m_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=3108, routed)        0.854     0.856    my_vga_top/my_diaplay/clk_out1
    SLICE_X79Y127        FDRE                                         r  my_vga_top/my_diaplay/clk_count_reg[4]/C
                         clock pessimism             -0.269     0.588    
    SLICE_X79Y127        FDRE (Hold_fdre_C_D)         0.105     0.693    my_vga_top/my_diaplay/clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 my_vga_top/my_diaplay/clk_count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_vga_top/my_diaplay/clk_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     0.624    my25m_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=3108, routed)        0.589     0.591    my_vga_top/my_diaplay/clk_out1
    SLICE_X79Y131        FDRE                                         r  my_vga_top/my_diaplay/clk_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y131        FDRE (Prop_fdre_C_Q)         0.141     0.732 r  my_vga_top/my_diaplay/clk_count_reg[20]/Q
                         net (fo=1, routed)           0.105     0.837    my_vga_top/my_diaplay/clk_count_reg_n_0_[20]
    SLICE_X79Y131        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.952 r  my_vga_top/my_diaplay/clk_count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.952    my_vga_top/my_diaplay/clk_count_reg[20]_i_1_n_7
    SLICE_X79Y131        FDRE                                         r  my_vga_top/my_diaplay/clk_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     0.898    my25m_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    my25m_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  my25m_clk/inst/clkout1_buf/O
                         net (fo=3108, routed)        0.859     0.860    my_vga_top/my_diaplay/clk_out1
    SLICE_X79Y131        FDRE                                         r  my_vga_top/my_diaplay/clk_count_reg[20]/C
                         clock pessimism             -0.270     0.591    
    SLICE_X79Y131        FDRE (Hold_fdre_C_D)         0.105     0.696    my_vga_top/my_diaplay/clk_count_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { my25m_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    my25m_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X72Y111    my_vga_top/my_diaplay/ascii_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X69Y114    my_vga_top/my_diaplay/ascii_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X68Y116    my_vga_top/my_diaplay/ascii_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X68Y116    my_vga_top/my_diaplay/ascii_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X79Y111    my_vga_top/my_diaplay/ascii_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X72Y113    my_vga_top/my_diaplay/ascii_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X79Y112    my_vga_top/my_diaplay/ascii_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X69Y111    my_vga_top/my_diaplay/ascii_count_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  my25m_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X80Y84     my_vga_top/my_diaplay/ascii_reg_r3_832_895_7_7/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X80Y84     my_vga_top/my_diaplay/ascii_reg_r3_832_895_7_7/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X66Y78     my_vga_top/my_diaplay/ascii_reg_r3_1536_1599_7_7/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X66Y78     my_vga_top/my_diaplay/ascii_reg_r3_1536_1599_7_7/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X70Y78     my_vga_top/my_diaplay/ascii_reg_r3_2880_2943_7_7/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X70Y78     my_vga_top/my_diaplay/ascii_reg_r3_2880_2943_7_7/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X78Y89     my_vga_top/my_diaplay/ascii_reg_r3_4160_4223_6_6/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X78Y89     my_vga_top/my_diaplay/ascii_reg_r3_4160_4223_6_6/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X80Y95     my_vga_top/my_diaplay/ascii_reg_r3_4160_4223_7_7/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X80Y95     my_vga_top/my_diaplay/ascii_reg_r3_4160_4223_7_7/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X80Y128    my_vga_top/my_diaplay/ascii_reg_r2_2368_2431_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X80Y128    my_vga_top/my_diaplay/ascii_reg_r2_2368_2431_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X80Y128    my_vga_top/my_diaplay/ascii_reg_r2_2368_2431_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y114    my_vga_top/my_diaplay/ascii_reg_r2_2368_2431_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y114    my_vga_top/my_diaplay/ascii_reg_r2_2368_2431_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X62Y113    my_vga_top/my_diaplay/ascii_reg_r2_2368_2431_7_7/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X78Y89     my_vga_top/my_diaplay/ascii_reg_r3_4160_4223_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X78Y89     my_vga_top/my_diaplay/ascii_reg_r3_4160_4223_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X80Y95     my_vga_top/my_diaplay/ascii_reg_r3_4160_4223_7_7/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X80Y95     my_vga_top/my_diaplay/ascii_reg_r3_4160_4223_7_7/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my25m_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    my25m_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  my25m_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  my25m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  my25m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  my25m_clk/inst/mmcm_adv_inst/CLKFBOUT



