bitclk_rate	,	V_353
alloc_ordered_workqueue	,	F_159
"%s: unable to enable gdsc\n"	,	L_5
put_gdsc	,	V_34
msm_dsi_host_reset_phy	,	F_184
fail_disable_reg	,	V_361
DSI_CLKOUT_TIMING_CTRL_T_CLK_POST	,	F_65
"%s: can't set parent to byte_clk_src. ret=%d\n"	,	L_99
"intr=%x enable=%d"	,	L_44
msm_dsi_cfg_handler	,	V_23
num_bus_clks	,	V_56
dsi_host_parse_lane_data	,	F_139
DSI_CLK_CTRL_ENABLE_CLKS	,	V_155
dev	,	V_26
DSI_VID_CFG0_HFP_POWER_STOP	,	V_117
DSI_VID_CFG0_HBP_POWER_STOP	,	V_119
MIPI_DSI_RX_ACKNOWLEDGE_AND_ERROR_REPORT	,	V_335
"%s: failed to get iova, %d\n"	,	L_47
DSI_TOTAL_V_TOTAL	,	F_74
check_defer	,	V_313
drm_panel	,	V_363
MSM_DSI_VER_MAJOR_6G	,	V_10
buf_offset	,	V_238
DSI_ERR_STATE_INTERLEAVE_OP_CONTENTION	,	V_267
"%s: can't get esc_clk_src. ret=%d\n"	,	L_24
REG_DSI_CLK_STATUS	,	V_268
ARRAY_SIZE	,	F_144
MIPI_DSI_SET_MAXIMUM_RETURN_PACKET_SIZE	,	V_330
REG_DSI_RESET	,	V_190
DSI_TRIG_CTRL_STREAM	,	F_64
NON_BURST_SYNCH_PULSE	,	V_99
"cannot get disp-te-gpios %ld"	,	L_65
clk_get_parent	,	F_33
dsi_dln0_phy_err	,	F_124
diff	,	V_325
DSI_CMD_CFG1_WR_MEM_START	,	F_60
DSI_ERR_STATE_FIFO	,	V_263
packet	,	V_218
msm_dsi_manager_attach_dsi_device	,	F_135
SFPB_GPREG_MASTER_PORT_EN	,	F_191
"dsi host already off"	,	L_108
size	,	V_199
REG_DSI_DMA_BASE	,	V_342
"%s: unable to calc clk rate, %d\n"	,	L_103
pr_err	,	F_11
of_node	,	V_297
REG_DSI_EOT_PACKET_CTRL	,	V_151
""	,	L_9
mipi_dsi_host	,	V_38
ssize_t	,	T_6
hdisplay	,	V_178
pixel_clk	,	V_60
usleep_range	,	F_93
wmb	,	F_85
"%s: Failed to set rate pixel clk, %d\n"	,	L_30
dma_alloc_coherent	,	F_97
gpiod_set_value	,	F_194
MSM_DSI_VER_MAJOR_V2	,	V_8
DSI_CTRL_CMD_MODE_EN	,	V_194
rlen	,	V_327
TRIGGER_SW	,	V_138
panel	,	V_365
hs_end	,	V_170
tx_gem_obj	,	V_205
mipi_dsi_host_register	,	F_169
dsi_link_clk_enable	,	F_39
INIT_WORK	,	F_160
MIPI_DSI_MODE_VIDEO_BURST	,	V_96
cfg	,	V_45
pr_info	,	F_182
"%s: Failed to set rate byte clk, %d\n"	,	L_29
data1	,	V_243
"%s: failed to set pinctrl default state, %d\n"	,	L_107
i	,	V_48
ntohl	,	F_115
data0	,	V_242
irq	,	V_272
j	,	V_234
msm_dsi_phy_clk_request	,	V_351
"%s: regulator init failed\n"	,	L_83
of_graph_get_remote_node	,	F_147
"%s: Failed to set rate src clk, %d\n"	,	L_36
dsi_error	,	F_128
"bad physical lane entry %u\n"	,	L_70
s	,	V_41
DSI_LANE_SWAP_CTRL_DLN_SWAP_SEL	,	F_67
src_clk_rate	,	V_75
vsync_end	,	V_174
power_on	,	V_198
"%s: unable to map Dsi ctrl base\n"	,	L_80
"%s: unable to identify DSI host index\n"	,	L_82
of_property_read_bool	,	F_148
"%s: get config failed\n"	,	L_81
"%s: failed to allocate gem, %d\n"	,	L_46
dsi_sw_reset_restore	,	F_117
of_node_put	,	F_150
platform_device	,	V_300
"%s: Failed to enable dsi byte clk\n"	,	L_32
DSI_ERR_STATE_PLL_UNLOCKED	,	V_270
VID_DST_FORMAT_RGB888	,	V_103
drm_helper_hpd_irq_event	,	F_119
REG_DSI_ACK_ERR_STATUS	,	V_251
of_graph_get_endpoint_by_regs	,	F_146
MIPI_DSI_MODE_VIDEO	,	V_113
mipi_dsi_msg	,	V_215
pkt_size	,	V_231
dsi_cmds2buf_tx	,	F_116
DSI_VID_CFG1_RGB_SWAP	,	F_57
isr	,	V_274
mipi_dsi_host_unregister	,	F_173
dev_dbg	,	F_141
fmt	,	V_13
dsi_get_config	,	F_8
reinit_completion	,	F_89
pixel_clk_provider	,	V_348
REG_DSI_LANE_CTRL	,	V_161
msm_dsi_host_init	,	F_153
"%s: failed to enable clocks. ret=%d\n"	,	L_106
reg	,	V_20
payload	,	V_223
dsi_clk_ctrl	,	F_41
DSI_DLN0_PHY_ERR_DLN0_ERR_SYNC_ESC	,	V_257
msm_dsi_manager_cmd_xfer	,	F_138
"%s: Failed to enable dsi src clk\n"	,	L_37
ctrl_base	,	V_21
DSI_TRIG_CTRL_DMA_TRIGGER	,	F_63
ret	,	V_32
"%s: unable to initialize dsi clks\n"	,	L_84
res	,	V_302
"%s: can't find pixel_clk_src. ret=%d\n"	,	L_21
MIPI_DSI_MODE_VIDEO_HSE	,	V_114
"%s: buf NOT 8 bytes aligned\n"	,	L_48
tx_buf_paddr	,	V_212
dsi_cmd_dma_add	,	F_102
clk_post	,	V_142
DSI_IRQ_ERROR	,	V_276
en	,	V_356
DSI_VID_CFG0_PULSE_MODE_HSA_HE	,	V_115
ep	,	V_289
DSI_IRQ_MASK_VIDEO_DONE	,	V_196
msm_dsi_host_cmd_xfer_commit	,	F_179
MIPI_DSI_MODE_VIDEO_HSA	,	V_120
src_clk_err	,	V_77
dsi_link_clk_disable	,	F_40
spin_unlock_irqrestore	,	F_49
fail_disable_clk	,	V_362
bus_clk_names	,	V_58
max_pkt_size_msg	,	V_329
MIPI_DSI_RX_DCS_LONG_READ_RESPONSE	,	V_341
"syscon-sfpb"	,	L_74
escclk_rate	,	V_354
dsi_timeout_status	,	F_123
msm_gem_new	,	F_95
work_struct	,	V_244
msm_dsi_host	,	V_18
DSI_ERR_STATE_TIMEOUT	,	V_254
esc_mhz	,	V_86
REG_DSI_CMD_MDP_STREAM_TOTAL	,	V_189
DSI_CTRL_LANE0	,	V_157
msm_dsi_host_set_src_pll	,	F_180
msm_dsi_host_get_bridge	,	F_201
MIPI_DSI_MSG_USE_LPM	,	V_318
end	,	V_323
"disp-enable"	,	L_62
"%s: cmd dma tx failed, type=0x%x, data0=0x%x, len=%d\n"	,	L_59
DSI_LANE_CTRL_CLKLN_HS_FORCE_REQUEST	,	V_162
MIPI_DSI_RX_GENERIC_SHORT_READ_RESPONSE_2BYTE	,	V_338
MSM_BO_UNCACHED	,	V_206
drm_mode_duplicate	,	F_199
v_total	,	V_168
msm_drm_private	,	V_201
msm_dsi_host_modeset_init	,	F_165
BIT	,	F_105
MIPI_DSI_MODE_EOT_PACKET	,	V_149
enable_load	,	V_51
DSI_CMD_CFG1_WR_MEM_CONTINUE	,	F_61
dev_private	,	V_203
dsi_ack_err_status	,	F_122
MIPI_DSI_FMT_RGB666_PACKED	,	V_15
"%s: unable to enable ahb_clk\n"	,	L_6
MIPI_DSI_RX_GENERIC_LONG_READ_RESPONSE	,	V_340
"%s: Invalid version\n"	,	L_7
devm_gpiod_get_optional	,	F_133
"cannot get disp-enable-gpios %ld"	,	L_63
"%s: can't get dsi_clk_src. ret=%d\n"	,	L_25
clk_pre_inc_by_2	,	V_146
DSI_CTRL_VID_MODE_EN	,	V_193
REG_DSI_ACTIVE_VSYNC_VPOS	,	V_186
ENOMEM	,	V_214
put_clk	,	V_35
msm_dsi_pll	,	V_345
triggered	,	V_227
"%s: can't find dsi_esc_clk. ret=%d\n"	,	L_19
REG_DSI_ACTIVE_VSYNC_HPOS	,	V_185
channel	,	V_124
dsi_regulator_init	,	F_28
"%s: Read cmd Tx failed, %d\n"	,	L_94
"isr=0x%x, id=%d"	,	L_61
VID_DST_FORMAT_RGB565	,	V_106
pinctrl_pm_select_sleep_state	,	F_196
dsi_status	,	F_126
"%s:Invalid response cmd\n"	,	L_97
"%s: no valid device\n"	,	L_73
DSI_ACTIVE_H_END	,	F_70
supplies	,	V_42
clk_put	,	F_19
property	,	V_290
DSI_CMD_DMA_CTRL_FROM_FRAME_BUFFER	,	V_134
dma_comp	,	V_228
id	,	V_68
"%s: Can not enable bus clk, %d\n"	,	L_38
DSI_TOTAL_H_TOTAL	,	F_73
"%s: failed to allocate tx buf, %d\n"	,	L_49
REG_DSI_STATUS0	,	V_265
clk	,	V_30
regulator_disable	,	F_18
"DSI CTRL"	,	L_79
"%s: invalid lane configuration %d\n"	,	L_72
msm_dsi_host_enable	,	F_187
cfg_hnd	,	V_24
"gdsc"	,	L_1
"buf=%p dlen=%d diff=%d"	,	L_95
DSI_IRQ_MASK_CMD_MDP_DONE	,	V_195
msm_dsi_pll_get_clk_provider	,	F_181
"%s: failed to get iova: %d\n"	,	L_54
IRQ_HANDLED	,	V_275
to_msm_dsi_host	,	F_21
dsi_write	,	F_6
"%s: can't get provider from pll, don't set parent\n"	,	L_98
mutex_destroy	,	F_164
"-"	,	L_109
DSI_ACTIVE_HSYNC_START	,	F_75
cmd	,	V_326
"%s: get vaddr failed, %d\n"	,	L_52
"%s: can't set parent to pixel_clk_src. ret=%d\n"	,	L_100
regulator_bulk_data	,	V_40
status	,	V_248
DSI_6G_REG_SHIFT	,	V_9
VID_DST_FORMAT_RGB666	,	V_105
syscon_regmap_lookup_by_phandle	,	F_149
num_dsi	,	V_304
dsi_host_ops	,	V_316
"byte_clk"	,	L_14
"%s: FAILED: cannot alloc dsi host\n"	,	L_77
CMD_DST_FORMAT_RGB565	,	V_109
aspace	,	V_208
DSI_CMD_MDP_STREAM_CTRL_VIRTUAL_CHANNEL	,	F_80
dma_base	,	V_226
"%s: Version %x:%x\n"	,	L_8
REG_DSI_CMD_CFG0	,	V_128
dsi_get_cmd_fmt	,	F_52
MIPI_DSI_MODE_VIDEO_SYNC_PULSE	,	V_98
workqueue	,	V_271
REG_DSI_CMD_CFG1	,	V_132
hpd_work	,	V_246
pclk_rate	,	V_85
clk_pre	,	V_143
tx_len	,	V_331
err	,	V_69
REG_DSI_INTR_CTRL	,	V_93
regulator_set_load	,	F_24
MIPI_DSI_FMT_RGB565	,	V_14
DSI_TRIG_CTRL_BLOCK_DMA_WITHIN_FRAME	,	V_140
dsi_host_detach	,	F_136
cnt	,	V_235
msm_dsi_host_power_off	,	F_195
video_mode	,	V_191
"%s:Failed to enable vregs.ret=%d\n"	,	L_105
"%s: no endpoint\n"	,	L_71
dsi_get_version	,	F_1
DSI_EOT_PACKET_CTRL_TX_EOT_APPEND	,	V_150
dsi_host_regulator_enable	,	F_26
msm_dsi	,	V_307
DSI_ERR_STATE_DLN0_PHY	,	V_261
msm_gem_put_vaddr	,	F_107
DSI_CTRL_ENABLE	,	V_163
dma_free_coherent	,	F_101
complete	,	F_131
REG_DSI_VERSION	,	V_6
"%s: cannot get interface clock\n"	,	L_4
minor	,	V_3
hsync_end	,	V_171
lp	,	V_232
vsync_start	,	V_175
"%s: can't find dsi_byte_clk. ret=%d\n"	,	L_15
dsi_get_bpp	,	F_4
REG_DSI_6G_HW_VERSION	,	V_11
dsi_clk_status	,	F_127
mode	,	V_70
pdev	,	V_27
"%s: Unable to get %s, ret = %d\n"	,	L_13
u32	,	T_2
pr_err_ratelimited	,	F_121
dsi_host_get_id	,	F_151
host	,	V_39
DSI_CMD_DMA_CTRL_LOW_POWER	,	V_135
REG_DSI_T_CLK_PRE_EXTEND	,	V_147
DSI_CMD_MDP_STREAM_TOTAL_H_TOTAL	,	F_82
DSI_DLN0_PHY_ERR_DLN0_ERR_CONTENTION_LP0	,	V_259
dsi_clk_src	,	V_67
DSI_DLN0_PHY_ERR_DLN0_ERR_CONTENTION_LP1	,	V_260
"%s: rx ACK_ERR_PACLAGE\n"	,	L_96
cmd_mutex	,	V_288
dsi_fifo_status	,	F_125
MIPI_DSI_FMT_RGB666	,	V_16
swap	,	V_295
"%s: can't find dsi_src_clk. ret=%d\n"	,	L_23
msm_gem_get_iova	,	F_96
rx_buf	,	V_221
DSI_VID_CFG0_VIRT_CHANNEL	,	F_56
"bad number of data lanes\n"	,	L_68
REG_SFPB_GPREG	,	V_359
regulator_put	,	F_20
spin_lock_irqsave	,	F_48
struct_mutex	,	V_209
ahb_clk	,	V_31
header	,	V_220
irq_of_parse_and_map	,	F_166
dsi	,	V_285
vs_start	,	V_165
REG_DSI_TRIG_CTRL	,	V_141
devm_kzalloc	,	F_154
"%s: status=%x\n"	,	L_60
NON_BURST_SYNCH_EVENT	,	V_100
DSI_VID_CFG0_BLLP_POWER_STOP	,	V_123
np	,	V_296
msm_dsi_host_xfer_prepare	,	F_174
dsi_wait4video_done	,	F_88
DSI_VID_CFG0_DST_FORMAT	,	F_55
dsi_vid_dst_format	,	V_101
rx_len	,	V_222
REG_DSI_FIFO_STATUS	,	V_262
"failed to read lane data\n"	,	L_69
dev_mutex	,	V_310
DSI_STATUS0_INTERLEAVE_OP_CONTENTION	,	V_266
byte_clk	,	V_59
mipi_dsi_packet	,	V_217
repeated_bytes	,	V_237
"iface_clk"	,	L_3
"%s: can't set parent to esc_clk_src. ret=%d\n"	,	L_102
dsi_long_read_resp	,	F_110
clk_get	,	F_12
consumer	,	V_50
esc_clk_src	,	V_66
DSI_TRIG_CTRL_MDP_TRIGGER	,	F_62
MIPI_DSI_FMT_RGB888	,	V_17
bpp	,	V_83
platform_get_resource_byname	,	F_152
DSI_ERR_STATE_ACK	,	V_252
"Dsi Host %d initialized"	,	L_87
DSI_ACTIVE_V_START	,	F_71
unlock_ret	,	V_80
dsi_host_init_panel_gpios	,	F_132
REG_DSI_TIMEOUT_STATUS	,	V_253
container_of	,	F_22
dsi_sw_reset	,	F_84
IS_ERR	,	F_10
devm_request_irq	,	F_167
MIPI_DSI_RX_DCS_SHORT_READ_RESPONSE_1BYTE	,	V_337
spin_lock_init	,	F_158
DIV_ROUND_UP	,	F_46
registered	,	V_314
regulator_bulk_enable	,	F_27
REG_DSI_TOTAL	,	V_183
supply	,	V_53
len	,	V_219
"rlen=%d pkt_size=%d rx_byte=%d"	,	L_92
msm_dsi_host_power_on	,	F_192
MIPI_DSI_CLOCK_NON_CONTINUOUS	,	V_160
pr_warn	,	F_178
lanes	,	V_82
dsi_traffic_mode	,	V_94
DSI_TRIG_CTRL_TE	,	V_136
DSI_ACTIVE_HSYNC_END	,	F_76
clk_mutex	,	V_79
gdsc_reg	,	V_29
dsi_ctrl	,	V_192
"%s: Can not enable link clk, %d\n"	,	L_39
dsi_host_parse_dt	,	F_145
MIPI_DSI_MODE_VIDEO_HFP	,	V_116
wait_for_completion_timeout	,	F_90
DSI_CLK_STATUS_PLL_UNLOCKED	,	V_269
dsi_clk_init	,	F_30
clk_set_parent	,	F_183
data_byte	,	V_321
dsi_link_clk_enable_6g	,	F_36
destroy_workqueue	,	F_163
dsi_bus_clk_disable	,	F_35
byte_mhz	,	V_88
GFP_KERNEL	,	V_213
device	,	V_25
pixel_clk_err	,	V_73
mutex_init	,	F_157
"%s: create packet failed, %d\n"	,	L_50
device_node	,	V_287
mipi_dsi_pixel_format	,	V_12
"esc=%d, src=%d"	,	L_43
mutex_unlock	,	F_43
"pixel_clk"	,	L_16
intr	,	V_90
bllp_len	,	V_240
endpoint	,	V_298
REG_DSI_RDBK_DATA	,	F_114
msm_dsi_host_disable	,	F_188
tx_size	,	V_210
"Set clk rates: pclk=%d, byteclk=%d, esc_clk=%d, dsi_src_clk=%d"	,	L_34
dsi_tx_buf_free	,	F_98
dsi_cmd_dst_format	,	V_107
msm_dsi_config	,	V_55
REG_DSI_DMA_LEN	,	V_343
esc_clk_err	,	V_76
iova	,	V_204
drm_mode_destroy	,	F_198
MSM_DSI_6G_VER_MINOR_V1_1	,	V_332
u8	,	T_3
MSM_DSI_6G_VER_MINOR_V1_2	,	V_139
dsi_timing_setup	,	F_68
MSM_DSI_6G_VER_MINOR_V1_0	,	V_145
"%s: can't find dsi_pixel_clk. ret=%d\n"	,	L_17
regs	,	V_44
DSI_IRQ_MASK_ERROR	,	V_153
"data = 0x%x and ntohl(data) = 0x%x"	,	L_56
msm_dsi_phy_shared_timings	,	V_110
ha_end	,	V_177
regmap_update_bits	,	F_190
dsi_ctrl_config	,	F_53
"%s: failed to parse dt\n"	,	L_78
buf	,	V_225
DSI_ERR_STATE_MDP_FIFO_UNDERFLOW	,	V_250
msm_ioremap	,	F_155
esc_div	,	V_87
"regulator enable failed, %d\n"	,	L_11
mutex_lock	,	F_42
IRQF_ONESHOT	,	V_312
regulator_get	,	F_9
DSI_CTRL_CLK_EN	,	V_156
src_pll	,	V_346
tx_buf	,	V_211
"%s: alloc tx gem obj failed, %d\n"	,	L_91
tx	,	V_328
msm_dsi_host_get_phy_clk_req	,	F_186
__iomem	,	T_1
MIPI_DCS_WRITE_MEMORY_START	,	V_129
"%s: failed to add cmd type = 0x%x\n"	,	L_57
regulator_bulk_disable	,	F_25
reg_cfg	,	V_46
dsi_cmd_dma_tx	,	F_111
"%s: cannot get gdsc\n"	,	L_2
dsi_short_read1_resp	,	F_108
pinctrl_pm_select_default_state	,	F_193
h_total	,	V_166
hsync_start	,	V_172
io_offset	,	V_308
IRQF_TRIGGER_HIGH	,	V_311
msm_dsi_manager_cmd_xfer_trigger	,	F_112
REG_DSI_RDBK_DATA_CTRL	,	V_333
"%s: failed to init regulator, ret=%d\n"	,	L_12
priv	,	V_202
DSI_IRQ_MASK_CMD_DMA_DONE	,	V_320
"%s: mode not set\n"	,	L_40
intr_lock	,	V_92
BURST_MODE	,	V_97
DSI_CMD_CFG0_RGB_SWAP	,	F_58
panel_flags	,	V_364
drm_display_mode	,	V_81
dsi_intr_ctrl	,	F_47
REG_DSI_PHY_RESET	,	V_349
"failed to request IRQ%u: %d\n"	,	L_90
"dsi_ctrl"	,	L_76
byte_clk_provider	,	V_347
"%s: alloc rx temp buf failed\n"	,	L_85
disp_en_gpio	,	V_280
dsi_hpd_worker	,	F_118
MIPI_DSI_MODE_VIDEO_HBP	,	V_118
clk_get_rate	,	F_45
REG_DSI_VID_CFG1	,	V_127
"disp-te"	,	L_64
REG_DSI_VID_CFG0	,	V_125
ETIMEDOUT	,	V_229
ops	,	V_315
name	,	V_54
regulator	,	V_28
dsi_short_read2_resp	,	F_109
dlane_swap	,	V_159
short_response	,	V_324
"%s: can't set parent to dsi_clk_src. ret=%d\n"	,	L_101
pixel_clk_src	,	V_64
"src_clk"	,	L_22
ha_start	,	V_176
CMD_DST_FORMAT_RGB888	,	V_108
"ret=%d"	,	L_55
byte_clk_err	,	V_72
DSI_DLN0_PHY_ERR_DLN0_ERR_CONTROL	,	V_258
te_gpio	,	V_282
dsi_wait4video_eng_busy	,	F_92
wc	,	V_180
dsi_cmd_dma_rx	,	F_113
dev_err	,	F_142
of_property_read_u32_array	,	F_143
REG_DSI_TRIG_DMA	,	V_344
DSI_ACTIVE_VSYNC_VPOS_END	,	F_78
msm_host	,	V_19
REG_DSI_ACTIVE_HSYNC	,	V_184
REG_DSI_LANE_SWAP_CTRL	,	V_158
"core_clk"	,	L_18
DSI_T_CLK_PRE_EXTEND_INC_BY_2_BYTECLK	,	V_148
mask	,	V_89
DSI_CMD_CFG1_INSERT_DCS_COMMAND	,	V_131
bus_clks	,	V_57
msm_dsi_host_set_display_mode	,	F_197
devm_clk_get	,	F_31
vdisplay	,	V_179
disable_load	,	V_49
supported_data_lane_swaps	,	V_294
"dsi host already on"	,	L_104
msm_gem_free_object	,	F_100
msm_gem_get_vaddr	,	F_104
start	,	V_306
clk_disable_unprepare	,	F_17
dsi_bus_clk_enable	,	F_34
dsi_host_transfer	,	F_137
ptr	,	V_273
flush_workqueue	,	F_162
msm_dsi_host_destroy	,	F_161
"%s: cmd cannot fit into BLLP period, len=%d\n"	,	L_58
regulator_enable	,	F_13
MIPI_DSI_DCS_LONG_WRITE	,	V_188
dsi_get_vid_fmt	,	F_51
base	,	V_1
of_find_property	,	F_140
"%s: Failed to set rate esc clk, %d\n"	,	L_35
dsi_set_tx_power_mode	,	F_87
dsi_read	,	F_5
uint64_t	,	T_4
drm_bridge	,	V_366
SFPB_GPREG_MASTER_PORT_EN__MASK	,	V_360
"%s: forcing mdss_dsi lanes to 1\n"	,	L_41
dma_cmd_ctrl_restore	,	V_319
"pclk=%d, bclk=%d"	,	L_42
"dsi_drm_work"	,	L_86
DSI_ACTIVE_VSYNC_VPOS_START	,	F_77
read_cnt	,	V_236
DSI_CLKOUT_TIMING_CTRL_T_CLK_PRE	,	F_66
drm_device	,	V_200
msm_dsi_cfg_get	,	F_15
enable	,	V_78
dsi_host_regulator_disable	,	F_23
dsi_reg_entry	,	V_43
msm_gem_put_iova	,	F_99
dlen	,	V_322
dsi_get_traffic_mode	,	F_50
phy_shared_timings	,	V_111
msm_dsi_sfpb_config	,	F_189
lane_map	,	V_292
FIELD	,	F_3
work	,	V_245
mipi_dsi_packet_format_is_long	,	F_106
bytes_shifted	,	V_239
DSI_VID_CFG0_EOF_BLLP_POWER_STOP	,	V_122
of_drm_find_panel	,	F_170
"dsi_isr"	,	L_89
fail	,	V_52
REG_DSI_CLK_CTRL	,	V_154
__func__	,	V_33
err_work_state	,	V_249
DSI_CMD_MDP_STREAM_CTRL_DATA_TYPE	,	F_81
panel_device	,	V_279
of_drm_find_bridge	,	F_171
TRIGGER_NONE	,	V_137
ECOMM	,	V_241
msm_readl	,	F_2
GPIOD_IN	,	V_283
dsi_tx_buf_alloc	,	F_94
ENODEV	,	V_63
DSI_VID_CFG0_TRAFFIC_MODE	,	F_54
DSI_CMD_CFG0_DST_FORMAT	,	F_59
mode_flags	,	V_95
num_data_lanes	,	V_286
byte_clk_src	,	V_62
REG_DSI_CMD_MDP_STREAM_CTRL	,	V_187
flags	,	V_91
dsi_op_mode_config	,	F_86
mipi_dsi_create_packet	,	F_103
init_completion	,	F_156
kms	,	V_207
DSI_ACTIVE_V_END	,	F_72
prop	,	V_291
DSI_PHY_RESET_RESET	,	V_350
REG_DSI_CLKOUT_TIMING_CTRL	,	V_144
"id=%d"	,	L_26
clk_prepare_enable	,	F_14
DSI_VID_CFG0_HSA_POWER_STOP	,	V_121
VID_DST_FORMAT_RGB666_LOOSE	,	V_104
REG_DSI_CMD_DMA_CTRL	,	V_133
clk_req	,	V_352
"lane number=%d"	,	L_45
SFPB_MASTER_PORT_DISABLE	,	V_358
msm_dsi_host_unregister	,	F_172
"%s: failed to enable bus clock %d ret %d\n"	,	L_27
"failed to get irq: %d\n"	,	L_88
EPROBE_DEFER	,	V_317
MIPI_DSI_RX_GENERIC_SHORT_READ_RESPONSE_1BYTE	,	V_336
dsi_calc_clk_rate	,	F_44
byte_clk_rate	,	V_71
EINVAL	,	V_5
mipi_dsi_device	,	V_284
"%s: read data does not match with rx_buf len %zu\n"	,	L_53
"%s: Failed to enable dsi pixel clk\n"	,	L_33
"data-lanes"	,	L_66
SFPB_MASTER_PORT_ENABLE	,	V_357
udelay	,	F_185
vtotal	,	V_169
msg	,	V_216
mipi_fmt	,	V_102
data	,	V_22
vs_end	,	V_173
num	,	V_47
DBG	,	F_16
"failed to find data lane mapping, using default\n"	,	L_67
major	,	V_2
MIPI_DSI_RX_DCS_SHORT_READ_RESPONSE_2BYTE	,	V_339
msm_dsi_host_xfer_restore	,	F_175
num_lanes	,	V_293
hs_start	,	V_164
DSI_ACTIVE_H_START	,	F_69
DSI_CMD_MDP_STREAM_TOTAL_V_TOTAL	,	F_83
dsi_host_attach	,	F_134
ver	,	V_4
REG_DSI_ACTIVE_H	,	V_181
"%s: can't find byte_clk_src. ret=%d\n"	,	L_20
DSI_IRQ_CMD_DMA_DONE	,	V_278
DSI_FIFO_STATUS_CMD_MDP_FIFO_UNDERFLOW	,	V_264
resource	,	V_301
"%s: Failed to enable dsi esc clk\n"	,	L_31
format	,	V_84
DSI_DLN0_PHY_ERR_DLN0_ERR_ESC	,	V_256
PTR_ERR	,	F_32
sfpb	,	V_299
DSI_VERSION_MAJOR	,	V_7
"%s: Set max pkt size failed, %d\n"	,	L_93
devm_regulator_bulk_get	,	F_29
msm_dsi_host_cmd_rx	,	F_177
disable_clks	,	V_37
esc_clk_rate	,	V_74
clk_set_rate	,	F_37
dsi_link_clk_enable_v2	,	F_38
SWAP_RGB	,	V_126
MIPI_DCS_WRITE_MEMORY_CONTINUE	,	V_130
REG_DSI_ERR_INT_MASK0	,	V_152
REG_DSI_ACTIVE_V	,	V_182
msecs_to_jiffies	,	F_91
disable_gdsc	,	V_36
htotal	,	V_167
src_clk	,	V_65
rx_byte	,	V_230
SZ_4K	,	V_309
video_comp	,	V_197
DSI_IRQ_VIDEO_DONE	,	V_277
IORESOURCE_MEM	,	V_303
"regulator %d set op mode failed, %d\n"	,	L_10
"%s: failed to get sfpb regmap\n"	,	L_75
io_start	,	V_305
sfpb_ahb_arb_master_port_en	,	V_355
"%s: cannot duplicate mode\n"	,	L_110
temp	,	V_233
DSI_RDBK_DATA_CTRL_CLR	,	V_334
GPIOD_OUT_LOW	,	V_281
irqreturn_t	,	T_5
DSI_CMD_MDP_STREAM_CTRL_WORD_COUNT	,	F_79
esc_clk	,	V_61
REG_DSI_CTRL	,	V_112
msm_dsi_host_register	,	F_168
payload_length	,	V_224
queue_work	,	F_129
err_work	,	V_247
msm_dsi_host_get_panel	,	F_200
"%s: packet size is too big\n"	,	L_51
dsi_host_irq	,	F_130
dsi_err_worker	,	F_120
"Set clk rates: pclk=%d, byteclk=%d"	,	L_28
REG_DSI_DLN0_PHY_ERR	,	V_255
msm_dsi_host_cmd_tx	,	F_176
msm_writel	,	F_7
