
bus_a:
  type: asymmetric_bus
  desc: Example pipelined memory bus.
  
  controller: CPU
  device:     MEM
  
  verify: {$ge: [latency, 0]}
  
  parameters:
    latency:
      desc:     Time from address to data.
      default:  1
    width:
      desc:     Width of the data bus.
      default:  8
  
  clock:
    type:     ext_clock
    signal:   clk
    edge:     rising
  
  transaction:
    request:  re
    accept:   1
    stall:    0
  
  signals:
    re:
      desc: Read enable.
      dir:  output
    addr:
      desc: Memory address.
      span: 8
      dir:  output
    data:
      desc: Memory read data.
      span: width
      dir:  input
      time: {$add: [1, latency]}

mux_a:
  type: multiplexer
  desc: The MUX?
  bus:  bus_a
  ctl_port: cpu
  dev_port: mem
  dev_count: mems
