#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Sep 27 09:56:13 2023
# Process ID: 10376
# Current directory: F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4832 F:\Users\Lenovo\Desktop\fpga_zynq\energy_detection_2\vivado_prj\energy_detection_2.xpr
# Log file: F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/vivado.log
# Journal file: F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 781.793 ; gain = 64.465
update_compile_order -fileset sources_1
current_fileset -simset [ get_filesets sim_1 ]
set_property top tb_fft_squaremg_ed_fixed [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fft_squaremg_ed_fixed' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fft_squaremg_ed_fixed_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sim_1/new/tb_fft_squaremg_ed_fixed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fft_squaremg_ed_fixed
"xvhdl --incr --relax -prj tb_fft_squaremg_ed_fixed_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto adc9240614cb4e4398c3a52524468b6d --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_8 -L c_reg_fd_v12_0_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L c_gate_bit_v12_0_4 -L xbip_counter_v3_0_4 -L c_counter_binary_v12_0_11 -L xil_defaultlib -L xbip_dsp48_acc_v3_0_4 -L xbip_accum_v3_0_4 -L c_accum_v12_0_11 -L fifo_generator_v13_2_1 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L axi_utils_v2_0_4 -L c_mux_bit_v12_0_4 -L c_shift_ram_v12_0_11 -L cmpy_v6_0_14 -L floating_point_v7_0_14 -L xfft_v9_0_14 -L blk_mem_gen_v8_4_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fft_squaremg_ed_fixed_behav xil_defaultlib.tb_fft_squaremg_ed_fixed xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port s_axis_config_tdata [F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/fft.v:80]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package xfft_v9_0_14.xfft_v9_0_14_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_4.axi_utils_v2_0_4_pkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package ieee.std_logic_signed
Compiling package cmpy_v6_0_14.cmpy_v6_0_14_pkg
Compiling package floating_point_v7_0_14.floating_point_v7_0_14_consts
Compiling package floating_point_v7_0_14.floating_point_v7_0_14_exp_table...
Compiling package floating_point_v7_0_14.floating_point_v7_0_14_pkg
Compiling package xfft_v9_0_14.pkg
Compiling package xfft_v9_0_14.xfft_v9_0_14_axi_pkg
Compiling package axi_utils_v2_0_4.global_util_pkg
Compiling package axi_utils_v2_0_4.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv_comp
Compiling package xbip_addsub_v3_0_4.xbip_addsub_v3_0_4_viv_comp
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg_legacy
Compiling package c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_pkg
Compiling package c_mux_bit_v12_0_4.c_mux_bit_v12_0_4_viv_comp
Compiling package ieee.std_logic_textio
Compiling package xfft_v9_0_14.half_sincos_tw_table
Compiling package mult_gen_v12_0_13.dsp_pkg
Compiling package xfft_v9_0_14.quarter_sin_tw_table
Compiling package xfft_v9_0_14.quarter2_sin_tw_table
Compiling package c_counter_binary_v12_0_11.c_counter_binary_v12_0_11_viv_co...
Compiling package xbip_counter_v3_0_4.xbip_counter_v3_0_4_viv_comp
Compiling package xbip_counter_v3_0_4.xbip_counter_v3_0_4_pkg
Compiling package c_counter_binary_v12_0_11.c_counter_binary_v12_0_11_pkg
Compiling package c_gate_bit_v12_0_4.c_gate_bit_v12_0_4_viv_comp
Compiling package xbip_counter_v3_0_4.xbip_counter_v3_0_4_hdl_comps
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_viv_comp
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_viv_comp
Compiling package xbip_dsp48_addsub_v3_0_4.xbip_dsp48_addsub_v3_0_4_viv_com...
Compiling package xbip_dsp48_addsub_v3_0_4.xbip_dsp48_addsub_v3_0_4_pkg
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_viv_comp
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv_comp
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_pkg
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_pkg
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv_comp
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_pkg
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=1,has_uvprot...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_master [\glb_ifx_master(width=1,afull_th...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=11,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_slave [\glb_ifx_slave(width=11,has_uvpr...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=33,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_slave [\glb_ifx_slave(width=33,has_uvpr...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=34,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_master [\glb_ifx_master(width=34,afull_t...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper [\axi_wrapper(c_nfft_max=10,c_arc...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_tc_rtl_b [\cnt_tc_rtl_b(c_xdevicefamily="z...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.equ_rtl [\equ_rtl(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus2 [\mux_bus2(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_0_14.dpm [\dpm(c_xdevicefamily="zynq",wm="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="zyn...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder_bypass [\adder_bypass(c_xdevicefamily="z...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.sub_byp [\sub_byp(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="zynq",m...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture synth of entity xfft_v9_0_14.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_14.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus2 [\mux_bus2(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.dpm [\dpm(c_xdevicefamily="zynq",wm="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="zyn...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=19...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder_bypass [\adder_bypass(c_xdevicefamily="z...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=19...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.sub_byp [\sub_byp(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="zynq",i...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=10...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="zynq",c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="zynq"...]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_half_sincos [\twgen_half_sincos(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="zy...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=18,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=19,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_14.input_negation [\input_negation(c_xdevicefamily=...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_3_dsp48 [\cmpy_3_dsp48(c_xdevicefamily="z...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_v6_0_14_synth [\cmpy_v6_0_14_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_14.cmpy [\cmpy(c_xdevicefamily="zynq",a_w...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_0_14.arith_shift3 [\arith_shift3(c_xdevicefamily="z...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.equ_rtl [\equ_rtl(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_ovflo [\r22_ovflo(registered=0)\]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="zynq",m...]
Compiling architecture synth of entity xfft_v9_0_14.srl_fifo [\srl_fifo(c_width=1)\]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.dpm [\dpm(c_xdevicefamily="zynq",wm="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="zynq",m...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_0_14.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="zynq",i...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=8,...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="zynq",c_...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="zynq"...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_distmem [\twgen_distmem(theta_width=7,pip...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="zy...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="zynq",m...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_0_14.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="zynq",m...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="zynq",c_...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=6,...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="zynq",c_...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_distmem [\twgen_distmem(theta_width=5,pip...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="zy...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="zynq",m...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=17...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="zynq",c_...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus2 [\mux_bus2(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=4,...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="zynq",c_...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_distmem [\twgen_distmem(theta_width=3,pip...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="zy...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="zynq",m...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_0_14.arith_shift3 [\arith_shift3(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="zynq",s...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(dob_reg=1,read_width_b...]
Compiling architecture ramb18_v of entity unisim.RAMB18 [\RAMB18(dob_reg=1,read_width_b=1...]
Compiling architecture xilinx of entity xfft_v9_0_14.dpm [\dpm(c_xdevicefamily="zynq",wm="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_busy [\r22_busy(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_sat [\cnt_sat(c_xdevicefamily="zynq",...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_sat [\cnt_sat(c_xdevicefamily="zynq",...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_sat [\cnt_sat(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity xfft_v9_0_14.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_sat [\cnt_sat(c_xdevicefamily="zynq",...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_sat [\cnt_sat(c_xdevicefamily="zynq",...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_sat [\cnt_sat(c_xdevicefamily="zynq",...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=10...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_0_14.equ_rtl [\equ_rtl(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_tc_rtl_a [\cnt_tc_rtl_a(c_xdevicefamily="z...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_flow_ctrl [\r22_flow_ctrl(c_xdevicefamily="...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101110")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.xfft_v9_0_14_d [\xfft_v9_0_14_d(c_xdevicefamily=...]
Compiling architecture synth of entity xfft_v9_0_14.xfft_v9_0_14_core [\xfft_v9_0_14_core(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_14.xfft_v9_0_14_viv [\xfft_v9_0_14_viv(c_xdevicefamil...]
Compiling architecture xilinx of entity xfft_v9_0_14.xfft_v9_0_14 [\xfft_v9_0_14(c_xdevicefamily="z...]
Compiling architecture xfft_0_arch of entity xil_defaultlib.xfft_0 [xfft_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(preg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_counter_v3_0_4.dsp48_counter [\dsp48_counter(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_counter_v3_0_4.xbip_counter_v3_0_4_viv [\xbip_counter_v3_0_4_viv(c_xdevi...]
Compiling architecture synth of entity c_counter_binary_v12_0_11.c_counter_binary_v12_0_11_viv [\c_counter_binary_v12_0_11_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_11.c_counter_binary_v12_0_11 [\c_counter_binary_v12_0_11(c_imp...]
Compiling architecture counter_mod_10_arch of entity xil_defaultlib.counter_mod_10 [counter_mod_10_default]
Compiling module xil_defaultlib.control_fft
Compiling module xil_defaultlib.fft
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ao_width=19,bo_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.luts [\luts(c_xdevicefamily="zynq",c_a...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13 [\mult_gen_v12_0_13(c_xdevicefami...]
Compiling architecture multiplier_arch of entity xil_defaultlib.multiplier [multiplier_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(preg=...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_4.xbip_dsp48_addsub_synth [\xbip_dsp48_addsub_synth(c_xdevi...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_4.xbip_dsp48_addsub_v3_0_4_viv [\xbip_dsp48_addsub_v3_0_4_viv(c_...]
Compiling architecture synth of entity xbip_addsub_v3_0_4.xbip_addsub_v3_0_4_viv [\xbip_addsub_v3_0_4_viv(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_11.c_addsub_v12_0_11 [\c_addsub_v12_0_11(c_xdevicefami...]
Compiling architecture adder_arch of entity xil_defaultlib.adder [adder_default]
Compiling module xil_defaultlib.ffd
Compiling module xil_defaultlib.square_mag
Compiling module xil_defaultlib.control_unit_detection
Compiling module xil_defaultlib.control_unit_packing
Compiling module xil_defaultlib.control_unit_ed
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.fifo
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,alumodereg=0,...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e_wrapper_v3_0 [\xbip_dsp48e_wrapper_v3_0(preg=1...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_synth [\xbip_dsp48_acc_synth(c_xdevicef...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv [\xbip_dsp48_acc_v3_0_4_viv(c_xde...]
Compiling architecture synth of entity xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv [\xbip_accum_v3_0_4_viv(c_xdevice...]
Compiling architecture synth of entity c_accum_v12_0_11.c_accum_v12_0_11_viv [\c_accum_v12_0_11_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_accum_v12_0_11.c_accum_v12_0_11 [\c_accum_v12_0_11(c_xdevicefamil...]
Compiling architecture accumulator_arch of entity xil_defaultlib.accumulator [accumulator_default]
Compiling module xil_defaultlib.ffd_en
Compiling module xil_defaultlib.datapath_unit_ed
Compiling module xil_defaultlib.energy_detection_module
Compiling module xil_defaultlib.tb_fft_squaremg_ed_fixed
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fft_squaremg_ed_fixed_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim/xsim.dir/tb_fft_squaremg_ed_fixed_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Sep 27 10:01:40 2023...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:03:05 . Memory (MB): peak = 941.195 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '186' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fft_squaremg_ed_fixed_behav -key {Behavioral:sim_1:Functional:tb_fft_squaremg_ed_fixed} -tclbatch {tb_fft_squaremg_ed_fixed.tcl} -view {F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/tb_fft_behav.wcfg} -view {F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/tb_multiplier_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/tb_fft_behav.wcfg
WARNING: Simulation object /tb_fft/sys_clk was not found in the design.
WARNING: Simulation object /tb_fft/areset was not found in the design.
WARNING: Simulation object /tb_fft/time_domain was not found in the design.
WARNING: Simulation object /tb_fft/strobe was not found in the design.
WARNING: Simulation object /tb_fft/ram_in_data was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/control_fft_inst/addr was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/control_fft_inst/ram_wr_en was not found in the design.
WARNING: Simulation object /tb_fft/addra was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/ram_inst_0/wea was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/ram_inst_0/douta was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/aclk was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/aresetn was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/s_axis_config_tdata was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/s_axis_config_tvalid was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/s_axis_config_tready was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/s_axis_data_tdata was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/s_axis_data_tvalid was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/s_axis_data_tready was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/s_axis_data_tlast was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/m_axis_data_tdata was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/fft_in_data_real was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/fft_out_data_real was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/fft_out_data_real_abs was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/m_axis_data_tvalid was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/m_axis_data_tready was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/m_axis_data_tlast was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/event_frame_started was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/event_tlast_unexpected was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/event_fft_overflow was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/event_tlast_missing was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/event_status_channel_halt was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/event_data_in_channel_halt was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/event_data_out_channel_halt was not found in the design.
WARNING: Simulation object /tb_fft/fft_m_out_data_tlast was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/control_fft_inst/present_state was not found in the design.
open_wave_config F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/tb_multiplier_behav.wcfg
WARNING: Simulation object /tb_multiplier/reset was not found in the design.
WARNING: Simulation object /tb_multiplier/sys_clk was not found in the design.
WARNING: Simulation object /tb_multiplier/a was not found in the design.
WARNING: Simulation object /tb_multiplier/b was not found in the design.
WARNING: Simulation object /tb_multiplier/out was not found in the design.
source tb_fft_squaremg_ed_fixed.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_fft_squaremg_ed_fixed.fft_inst.ram_inst_0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Failure: XFFT v8.0: ERROR: ARESETN must be asserted low for a mimimum of 2 clock cycles
Time: 130 ns  Iteration: 1  Process: /tb_fft_squaremg_ed_fixed/fft_inst/xfft_0_inst/U0/i_synth/axi_wrapper/gen_check_aresetn/p_check_reset_length  File: /wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd
$finish called at time : 130 ns : File "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/control_fft.v" Line 75
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fft_squaremg_ed_fixed_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:03:16 . Memory (MB): peak = 961.059 ; gain = 27.957
create_wave_config
restart
INFO: [Simtcl 6-17] Simulation restarted
run 90 us
Block Memory Generator module tb_fft_squaremg_ed_fixed.fft_inst.ram_inst_0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Failure: XFFT v8.0: ERROR: ARESETN must be asserted low for a mimimum of 2 clock cycles
Time: 130 ns  Iteration: 1  Process: /tb_fft_squaremg_ed_fixed/fft_inst/xfft_0_inst/U0/i_synth/axi_wrapper/gen_check_aresetn/p_check_reset_length  File: /wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd
$finish called at time : 130 ns : File "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/control_fft.v" Line 75
save_wave_config {F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/tb_fft_squaremg_ed_fixed_behav.wcfg}
run 90 us
Failure: ERROR:add_1 must be in range [-1,DEPTH-1]
Time: 84530 ns  Iteration: 1
$finish called at time : 84530 ns : File "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/control_fft.v" Line 75
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 970.488 ; gain = 0.000
run 90 us
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 84530 ns  Iteration: 1
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 84530 ns  Iteration: 1
Failure: ERROR:empty_1 and not_empty_1 are inconsistent
Time: 84530 ns  Iteration: 1
$finish called at time : 84530 ns : File "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/control_fft.v" Line 75
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
Block Memory Generator module tb_fft_squaremg_ed_fixed.fft_inst.ram_inst_0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Failure: XFFT v8.0: ERROR: ARESETN must be asserted low for a mimimum of 2 clock cycles
Time: 130 ns  Iteration: 1  Process: /tb_fft_squaremg_ed_fixed/fft_inst/xfft_0_inst/U0/i_synth/axi_wrapper/gen_check_aresetn/p_check_reset_length  File: /wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd
$finish called at time : 130 ns : File "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/control_fft.v" Line 75
run 100 us
Failure: ERROR:add_1 must be in range [-1,DEPTH-1]
Time: 84530 ns  Iteration: 1
$finish called at time : 84530 ns : File "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/control_fft.v" Line 75
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 975.555 ; gain = 1.801
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
Block Memory Generator module tb_fft_squaremg_ed_fixed.fft_inst.ram_inst_0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Failure: XFFT v8.0: ERROR: ARESETN must be asserted low for a mimimum of 2 clock cycles
Time: 130 ns  Iteration: 1  Process: /tb_fft_squaremg_ed_fixed/fft_inst/xfft_0_inst/U0/i_synth/axi_wrapper/gen_check_aresetn/p_check_reset_length  File: /wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd
$finish called at time : 130 ns : File "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/control_fft.v" Line 75
run 90 us
Failure: ERROR:add_1 must be in range [-1,DEPTH-1]
Time: 84530 ns  Iteration: 1
$finish called at time : 84530 ns : File "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/control_fft.v" Line 75
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 977.621 ; gain = 0.078
restart
INFO: [Simtcl 6-17] Simulation restarted
run 90 us
Block Memory Generator module tb_fft_squaremg_ed_fixed.fft_inst.ram_inst_0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Failure: XFFT v8.0: ERROR: ARESETN must be asserted low for a mimimum of 2 clock cycles
Time: 130 ns  Iteration: 1  Process: /tb_fft_squaremg_ed_fixed/fft_inst/xfft_0_inst/U0/i_synth/axi_wrapper/gen_check_aresetn/p_check_reset_length  File: /wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd
$finish called at time : 130 ns : File "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/control_fft.v" Line 75
run 90 us
Failure: ERROR:add_1 must be in range [-1,DEPTH-1]
Time: 84530 ns  Iteration: 1
$finish called at time : 84530 ns : File "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/control_fft.v" Line 75
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 985.133 ; gain = 0.805
restart
INFO: [Simtcl 6-17] Simulation restarted
run 90 us
Block Memory Generator module tb_fft_squaremg_ed_fixed.fft_inst.ram_inst_0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Failure: XFFT v8.0: ERROR: ARESETN must be asserted low for a mimimum of 2 clock cycles
Time: 130 ns  Iteration: 1  Process: /tb_fft_squaremg_ed_fixed/fft_inst/xfft_0_inst/U0/i_synth/axi_wrapper/gen_check_aresetn/p_check_reset_length  File: /wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd
$finish called at time : 130 ns : File "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/control_fft.v" Line 75
run 90 us
Failure: ERROR:add_1 must be in range [-1,DEPTH-1]
Time: 84530 ns  Iteration: 1
$finish called at time : 84530 ns : File "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/control_fft.v" Line 75
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 990.074 ; gain = 1.062
restart
INFO: [Simtcl 6-17] Simulation restarted
run 90 us
Block Memory Generator module tb_fft_squaremg_ed_fixed.fft_inst.ram_inst_0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Failure: XFFT v8.0: ERROR: ARESETN must be asserted low for a mimimum of 2 clock cycles
Time: 130 ns  Iteration: 1  Process: /tb_fft_squaremg_ed_fixed/fft_inst/xfft_0_inst/U0/i_synth/axi_wrapper/gen_check_aresetn/p_check_reset_length  File: /wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd
$finish called at time : 130 ns : File "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/control_fft.v" Line 75
run 90 us
Failure: ERROR:add_1 must be in range [-1,DEPTH-1]
Time: 84530 ns  Iteration: 1
$finish called at time : 84530 ns : File "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/control_fft.v" Line 75
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 992.270 ; gain = 0.000
run 90 us
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 84530 ns  Iteration: 1
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 84530 ns  Iteration: 1
Failure: ERROR:empty_1 and not_empty_1 are inconsistent
Time: 84530 ns  Iteration: 1
$finish called at time : 84530 ns : File "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/control_fft.v" Line 75
save_wave_config {F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/tb_fft_squaremg_ed_fixed_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 27 17:49:06 2023...
