Warning (10268): Verilog HDL information at clockDivider.v(10): always construct contains both blocking and non-blocking assignments File: M:/MASTERS/FPGA/FPGA_WS/ServoController/clockDivider.v Line: 10
