Item(by='sitharus', descendants=None, kids=[24864849, 24864817], score=None, time=1603411529, title=None, item_type='comment', url=None, parent=24864671, text='The ARM architecture is a modified Harvard architecture, so the CPU has separate instruction and data L1 caches. x86 CPUs don&#x27;t have this separation.')