// Seed: 989497939
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(-1 or id_2) begin : LABEL_0
    assert ((id_2));
  end
endmodule
module module_1 #(
    parameter id_7 = 32'd33
) (
    input supply0 id_0,
    output wor id_1,
    output supply1 id_2,
    input wand id_3,
    output wand id_4,
    input uwire id_5,
    input tri id_6,
    input tri0 _id_7,
    output wor id_8,
    output wand id_9
);
  wire [-1 : id_7] id_11, \id_12 ;
  module_0 modCall_1 (
      id_11,
      id_11,
      \id_12
  );
endmodule
