
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.904817                       # Number of seconds simulated
sim_ticks                                1904817078500                       # Number of ticks simulated
final_tick                               1904817078500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  32128                       # Simulator instruction rate (inst/s)
host_op_rate                                    56308                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              122394744                       # Simulator tick rate (ticks/s)
host_mem_usage                                 823832                       # Number of bytes of host memory used
host_seconds                                 15562.90                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313791                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           43520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       643936768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          643980288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        43520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     93756416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        93756416                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              680                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data         10061512                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            10062192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1464944                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1464944                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              22847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          338057011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             338079858                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         22847                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            22847                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        49220693                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             49220693                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        49220693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             22847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         338057011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            387300551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    10062192                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1464944                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10062192                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1464944                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              635735680                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8244608                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                92828416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               643980288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             93756416                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                 128822                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 14470                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs      8594520                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            614091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            602918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            595238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            676098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            603200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            593691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            617352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            596268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            591298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            597980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           620273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           707749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           629319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           627549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           644155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           616191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             85412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             85915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             85774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            140275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            101084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             82374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            107389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             81278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             80379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             79520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            81926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            93692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            85596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            86989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            87690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            85151                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1904809532500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              10062192                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1464944                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 9933370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  27210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  28869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  87270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  87198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  87146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  87144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  87139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  87138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  87135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  87136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  87138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  87134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  87134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  87134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  87134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  87133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  87133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  87133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      8768966                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     83.084379                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.639279                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    97.816988                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      7832854     89.32%     89.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       731788      8.35%     97.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        69448      0.79%     98.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        24854      0.28%     98.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        14799      0.17%     98.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        14987      0.17%     99.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        13460      0.15%     99.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7496      0.09%     99.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        59280      0.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      8768966                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        87133                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     114.000872                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     59.816086                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    150.374153                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         64810     74.38%     74.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         8076      9.27%     83.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383         7608      8.73%     92.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511         4166      4.78%     97.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639         1573      1.81%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767          544      0.62%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895          182      0.21%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023          105      0.12%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           35      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           20      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            9      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         87133                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        87133                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.646322                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.621081                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.929415                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            58264     66.87%     66.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1649      1.89%     68.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            26993     30.98%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              227      0.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         87133                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 227874815500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            414125503000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                49666850000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     22940.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41690.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       333.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        48.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    338.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     49.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.61                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.05                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1845507                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  769341                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 18.58                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.04                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     165245.69                       # Average gap between requests
system.mem_ctrls.pageHitRate                    22.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              32730989760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              17859171000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             38211076800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             4986366480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         124413101280                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         1081993791825                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         193770363000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1493964860145                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            784.310564                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 316006492500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   63605880000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  1525200515000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              33562393200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              18312813750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             39269209200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             4412510640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         124413101280                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         1072579247460                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         202028735250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1494578010780                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            784.632460                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 329559950250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   63605880000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  1511647057250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.numCycles                       3809634157                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313791                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966650                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882295                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981001                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966650                       # number of integer instructions
system.cpu.num_fp_insts                       2882295                       # number of float instructions
system.cpu.num_int_register_reads          1835046799                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076403                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386181                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464451                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654653                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505530                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763540                       # number of memory refs
system.cpu.num_load_insts                   221284996                       # Number of load instructions
system.cpu.num_store_insts                   72478544                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3809634157                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97900991                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939429      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420275     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283432      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221284996     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478544      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313791                       # Class of executed instruction
system.cpu.dcache.tags.replacements          10214979                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2047.410843                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           283566706                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10217027                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             27.754327                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1262988500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2047.410843                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999712                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999712                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          537                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          250                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         597784493                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        597784493                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    211420403                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       211420403                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     72146303                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       72146303                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     283566706                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        283566706                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    283566706                       # number of overall hits
system.cpu.dcache.overall_hits::total       283566706                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      9878722                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       9878722                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       338305                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       338305                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     10217027                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10217027                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     10217027                       # number of overall misses
system.cpu.dcache.overall_misses::total      10217027                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 920690606000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 920690606000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  23198598500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23198598500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 943889204500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 943889204500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 943889204500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 943889204500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221299125                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221299125                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72484608                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72484608                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293783733                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293783733                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293783733                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293783733                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.044640                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.044640                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.004667                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004667                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.034777                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034777                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.034777                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.034777                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 93199.363845                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 93199.363845                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 68573.028776                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68573.028776                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 92383.939526                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 92383.939526                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 92383.939526                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 92383.939526                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1620481                       # number of writebacks
system.cpu.dcache.writebacks::total           1620481                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      9878722                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      9878722                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       338305                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       338305                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     10217027                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     10217027                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     10217027                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     10217027                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 910811884000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 910811884000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  22860293500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  22860293500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 933672177500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 933672177500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 933672177500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 933672177500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.044640                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.044640                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.004667                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004667                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.034777                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.034777                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.034777                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.034777                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 92199.363845                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 92199.363845                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 67573.028776                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67573.028776                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 91383.939526                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 91383.939526                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 91383.939526                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 91383.939526                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                23                       # number of replacements
system.cpu.icache.tags.tagsinuse           625.539195                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677317254                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               680                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          996054.785294                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   625.539195                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.305439                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.305439                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          657                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          657                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.320801                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1354636548                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1354636548                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    677317254                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677317254                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677317254                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677317254                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677317254                       # number of overall hits
system.cpu.icache.overall_hits::total       677317254                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          680                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           680                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          680                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            680                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          680                       # number of overall misses
system.cpu.icache.overall_misses::total           680                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     54022000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54022000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     54022000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54022000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     54022000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54022000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317934                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317934                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317934                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317934                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317934                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317934                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 79444.117647                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79444.117647                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 79444.117647                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79444.117647                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 79444.117647                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79444.117647                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks           23                       # number of writebacks
system.cpu.icache.writebacks::total                23                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          680                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          680                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          680                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          680                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          680                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          680                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     53342000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53342000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     53342000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53342000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     53342000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53342000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 78444.117647                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78444.117647                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 78444.117647                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78444.117647                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 78444.117647                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78444.117647                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                  11344141                       # number of replacements
system.l2.tags.tagsinuse                   252.277442                       # Cycle average of tags in use
system.l2.tags.total_refs                      155515                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  11344391                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.013709                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                1562868000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       69.371962                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.023872                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        182.881607                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.270984                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.714381                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.985459                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           250                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          194                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           56                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  32115404                       # Number of tag accesses
system.l2.tags.data_accesses                 32115404                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      1620481                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1620481                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           23                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               23                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data              50318                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 50318                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data         105197                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            105197                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                155515                       # number of demand (read+write) hits
system.l2.demand_hits::total                   155515                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data               155515                       # number of overall hits
system.l2.overall_hits::total                  155515                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           287987                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              287987                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           680                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              680                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      9773525                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         9773525                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 680                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data            10061512                       # number of demand (read+write) misses
system.l2.demand_misses::total               10062192                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                680                       # number of overall misses
system.l2.overall_misses::cpu.data           10061512                       # number of overall misses
system.l2.overall_misses::total              10062192                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  21824496000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   21824496000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     52320500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52320500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 894889232500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 894889232500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      52320500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  916713728500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     916766049000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     52320500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 916713728500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    916766049000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1620481                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1620481                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           23                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           23                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         338305                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            338305                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          680                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            680                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      9878722                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9878722                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               680                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          10217027                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             10217707                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              680                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         10217027                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            10217707                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.851264                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.851264                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.989351                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.989351                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.984779                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.984780                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.984779                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.984780                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 75782.920757                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75782.920757                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 76941.911765                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76941.911765                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 91562.586938                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91562.586938                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 76941.911765                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 91110.931289                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91109.973751                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 76941.911765                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 91110.931289                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91109.973751                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1464944                       # number of writebacks
system.l2.writebacks::total                   1464944                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks      8594497                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       8594497                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       287987                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         287987                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          680                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          680                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      9773525                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      9773525                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            680                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data       10061512                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10062192                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           680                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data      10061512                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10062192                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  18944626000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  18944626000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     45520500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45520500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 797153982500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 797153982500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     45520500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 816098608500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 816144129000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     45520500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 816098608500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 816144129000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.851264                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.851264                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.989351                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.989351                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.984779                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.984780                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.984779                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.984780                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 65782.920757                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65782.920757                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 66941.911765                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66941.911765                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 81562.586938                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81562.586938                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 66941.911765                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 81110.931289                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81109.973751                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 66941.911765                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 81110.931289                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81109.973751                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp            9774205                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1464944                       # Transaction distribution
system.membus.trans_dist::CleanEvict          8594520                       # Transaction distribution
system.membus.trans_dist::ReadExReq            287987                       # Transaction distribution
system.membus.trans_dist::ReadExResp           287987                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       9774205                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     30183848                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     30183848                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               30183848                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    737736704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    737736704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               737736704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          20121656                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                20121656    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            20121656                       # Request fanout histogram
system.membus.reqLayer2.occupancy         25990129000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        56152524000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.9                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     20432709                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     10215002                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops        9879174                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops      9879173                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           9879402                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3085425                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           23                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        18473694                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           338305                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          338305                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           680                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9878722                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1383                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     30649032                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              30650415                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        44992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    757600512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              757645504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        11344141                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         21561848                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.458179                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.498248                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               11682673     54.18%     54.18% # Request fanout histogram
system.tol2bus.snoop_fanout::1                9879174     45.82%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           21561848                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        11836858500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1020000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       15325540500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
