m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dE:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class4/prj/simulation/modelsim
T_opt
!s110 1607671144
VMf?HcoLMTaiA`mcWKP8o_0
04 15 4 work BCD_counter_tb2 fast 0
=1-c85b76ecf1b4-5fd31d68-2c-1b68
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
n@_opt
OL;O;10.4;61
vBCD_counter
Z1 !s110 1607671143
!i10b 1
!s100 eSjV?J5>EF_igDUKN^Q2i2
Im5Z<SU2ZUfgogUXOnURcN2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1607671094
8E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class4/rtl/BCD_counter.v
FE:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class4/rtl/BCD_counter.v
L0 1
Z3 OL;L;10.4;61
r1
!s85 0
31
!s108 1607671142.988000
!s107 E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class4/rtl/BCD_counter.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class4/rtl|E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class4/rtl/BCD_counter.v|
!i113 0
Z4 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z5 !s92 -vlog01compat -work work +incdir+E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class4/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
n@b@c@d_counter
vBCD_counter_tb2
R1
!i10b 1
!s100 NadMGadzfJ[cnVTHCAP5=0
I:KgWNV;PN?WVL]KT1[7kJ1
R2
R0
w1607670150
8E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class4/prj/../testbench/BCD_counter_tb2.v
FE:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class4/prj/../testbench/BCD_counter_tb2.v
L0 3
R3
r1
!s85 0
31
!s108 1607671143.259000
!s107 E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class4/prj/../testbench/BCD_counter_tb2.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class4/prj/../testbench|E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class4/prj/../testbench/BCD_counter_tb2.v|
!i113 0
R4
!s92 -vlog01compat -work work +incdir+E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class4/prj/../testbench -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
n@b@c@d_counter_tb2
vBCD_counter_top
R1
!i10b 1
!s100 k@30gXje4T0JjY<nMSX<a0
I1^6<HOa]Qn<IkKmEg^D2_0
R2
R0
w1607670154
8E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class4/rtl/BCD_counter_top.v
FE:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class4/rtl/BCD_counter_top.v
L0 1
R3
r1
!s85 0
31
!s108 1607671143.148000
!s107 E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class4/rtl/BCD_counter_top.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class4/rtl|E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class4/rtl/BCD_counter_top.v|
!i113 0
R4
R5
n@b@c@d_counter_top
