<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=utf-8" http-equiv="Content-Type"/><link href="insn.css" rel="stylesheet" type="text/css"/><meta content="iform.xsl" name="generator"/><title>PRFM (literal) -- A64</title></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old"><a href="../../ISA_v82A_A64_xml_00bet3.1/xhtml/prfm_lit.html">ISA_v82A_A64_xml_00bet3.1 (old)</a></td><td class="explain">htmldiff from-ISA_v82A_A64_xml_00bet3.1</td><td class="new"><a href="../xhtml/prfm_lit.html">(new) ISA_v82A_A64_xml_00bet3.1_OPT</a></td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="permindex.html">Permuted Index</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">PRFM (literal)</h2><p id="desc"><p class="aml">Prefetch Memory (literal) signals the memory system that data memory accesses from a specified address are likely to occur in the near future. The memory system can respond by taking actions that are expected to speed up the memory accesses when they do occur, such as preloading the cache line containing the specified address into one or more caches.</p><p class="aml">The effect of an <span class="asm-code">PRFM</span> instruction is <span class="arm-defined-word">implementation defined</span>. For more information, see <a class="armarm-xref" title="Reference to ARM ARM section">Prefetch memory</a>.</p><p class="aml">For information about memory accesses, see <a class="armarm-xref" title="Reference to ARM ARM section">Load/Store addressing modes</a>.</p></p><p class="desc"></p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">1</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr">0</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="19">imm19</td><td class="lr" colspan="5">Rt</td></tr><tr class="secondrow"><td class="droppedname" colspan="2">opc</td><td colspan="3"></td><td></td><td colspan="2"></td><td colspan="19"></td><td colspan="5"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Literal</h4><p class="asm-code"><a id="PRFM_P_loadlit" name="PRFM_P_loadlit">PRFM  (<a href="#prfop" title="Prefetch operation, defined as {syntax{&lt;type>&lt;target>&lt;policy>}} (field &quot;Rt&lt;4:3>&quot;)">&lt;prfop></a>|#<a href="#imm5" title="Prefetch operation encoding as an immediate [0-31] (field &quot;Rt&quot;)">&lt;imm5></a>), <a href="#label" title="Label from which the data is to be loaded (field imm19)">&lt;label></a></a></p></div><p class="pseudocode">integer t = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a><ins>(Rt);
bits(64) offset;

offset =</ins><del>(Rt);</del> <a href="shared_pseudocode.html#MemOp" title="enumeration MemOp {MemOp_LOAD, MemOp_STORE, MemOp_PREFETCH}"><del>MemOp</del></a><del> memop = </del><a href="shared_pseudocode.html#MemOp_LOAD" title="enumeration MemOp {MemOp_LOAD, MemOp_STORE, MemOp_PREFETCH}"><del>MemOp_LOAD</del></a><del>;
boolean signed = FALSE;
integer size;
bits(64) offset;

case opc of
    when '00'
        size = 4;
    when '01'
        size = 8;
    when '10'
        size = 4;
        signed = TRUE;
    when '11'
        memop = </del><a href="shared_pseudocode.html#MemOp_PREFETCH" title="enumeration MemOp {MemOp_LOAD, MemOp_STORE, MemOp_PREFETCH}"><del>MemOp_PREFETCH</del></a><del>;

offset = </del><a href="shared_pseudocode.html#impl-shared.SignExtend.2" title="function: bits(N) SignExtend(bits(M) x, integer N)">SignExtend</a>(imm19:'00', 64);</p><p class="encoding-notes"></p><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;prfop></td><td><a id="prfop" name="prfop"><p class="aml">Is the prefetch operation, defined as &lt;type>&lt;target>&lt;policy>.</p><p class="aml">&lt;type> is one of:</p><dl><dt>PLD</dt><dd>Prefetch for load, encoded in the "Rt&lt;4:3>" field as 0b00.</dd><dt>PLI</dt><dd>Preload instructions, encoded in the "Rt&lt;4:3>" field as 0b01.</dd><dt>PST</dt><dd>Prefetch for store, encoded in the "Rt&lt;4:3>" field as 0b10.</dd></dl><p class="aml">&lt;target> is one of:</p><dl><dt>L1</dt><dd>Level 1 cache, encoded in the "Rt&lt;2:1>" field as 0b00.</dd><dt>L2</dt><dd>Level 2 cache, encoded in the "Rt&lt;2:1>" field as 0b01.</dd><dt>L3</dt><dd>Level 3 cache, encoded in the "Rt&lt;2:1>" field as 0b10.</dd></dl><p class="aml">&lt;policy> is one of:</p><dl><dt>KEEP</dt><dd>Retained or temporal prefetch, allocated in the cache normally. Encoded in the "Rt&lt;0>" field as 0.</dd><dt>STRM</dt><dd>Streaming or non-temporal prefetch, for data that is used only once. Encoded in the "Rt&lt;0>" field as 1.</dd></dl><p class="aml">For more information on these prefetch operations, see <a class="armarm-xref" title="Reference to ARM ARM section">Prefetch memory</a>.</p><p class="aml">For other encodings of the "Rt" field, use &lt;imm5>.</p></a></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;imm5></td><td><a id="imm5" name="imm5"><p class="aml">Is the prefetch operation encoding as an immediate, in the range 0 to 31, encoded in the "Rt" field.</p><p class="aml">This syntax is only for encodings that are not accessible using &lt;prfop>.</p></a></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;label></td><td><a id="label" name="label"><p class="aml">Is the program label from which the data is to be loaded. Its offset from the address of this instruction, in the range +/-1MB, is encoded as "imm19" times 4.</p></a></td></tr></table></div><p class="syntax-notes"></p><div class="ps" psname="commonps"><a id="commonps" name="commonps"></a><h3 class="pseudocode">Operation</h3><p class="pseudocode">bits(64) address = <a href="shared_pseudocode.html#impl-aarch64.PC.read.0" title="accessor: bits(64) PC[]">PC</a><ins>[] + offset;</ins><del>[] + offset;
bits(size*8) data;

case memop of
    when</del>

<a href="shared_pseudocode.html#MemOp_LOAD" title="enumeration MemOp {MemOp_LOAD, MemOp_STORE, MemOp_PREFETCH}"><del>MemOp_LOAD</del></a><del>
        data = </del><a href="shared_pseudocode.html#impl-aarch64.Mem.read.3" title="accessor: bits(size*8) Mem[bits(64) address, integer size, AccType acctype]"><del>Mem</del></a><del>[address, size, </del><a href="shared_pseudocode.html#AccType_NORMAL" title="enumeration AccType {AccType_NORMAL, AccType_VEC, AccType_STREAM, AccType_VECSTREAM, AccType_ATOMIC, AccType_ATOMICRW, AccType_ORDERED, AccType_ORDEREDRW, AccType_LIMITEDORDERED, AccType_UNPRIV, AccType_IFETCH, AccType_PTW,  AccType_DC, AccType_IC, AccType_DCZVA, AccType_AT}"><del>AccType_NORMAL</del></a><del>];
        if signed then
            </del><a href="shared_pseudocode.html#impl-aarch64.X.write.1" title="accessor: X[integer n] = bits(width) value"><del>X</del></a><del>[t] = </del><a href="shared_pseudocode.html#impl-shared.SignExtend.2" title="function: bits(N) SignExtend(bits(M) x, integer N)"><del>SignExtend</del></a><del>(data, 64);
        else
            </del><a href="shared_pseudocode.html#impl-aarch64.X.write.1" title="accessor: X[integer n] = bits(width) value"><del>X</del></a><del>[t] = data;

    when </del><a href="shared_pseudocode.html#MemOp_PREFETCH" title="enumeration MemOp {MemOp_LOAD, MemOp_STORE, MemOp_PREFETCH}"><del>MemOp_PREFETCH</del></a><a href="shared_pseudocode.html#impl-aarch64.Prefetch.2" title="function: Prefetch(bits(64) address, bits(5) prfop)">Prefetch</a>(address, t&lt;4:0>);</p></div><hr/><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="permindex.html">Permuted Index</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v25.07, AdvSIMD v23.0, pseudocode v31.3
    </p><p class="copyconf">
      Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved.
      This document is Confidential.
    </p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old"><a href="../../ISA_v82A_A64_xml_00bet3.1/xhtml/prfm_lit.html">ISA_v82A_A64_xml_00bet3.1 (old)</a></td><td class="explain">htmldiff from-ISA_v82A_A64_xml_00bet3.1</td><td class="new"><a href="../xhtml/prfm_lit.html">(new) ISA_v82A_A64_xml_00bet3.1_OPT</a></td></tr></tbody></table></div></body></html>