MacroModel pin core_w_mem_inst_w_mem_reg[1][10]/CLK  38.30ps 38.30ps 38.30ps 38.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][27]/CLK  42.60ps 42.60ps 42.60ps 42.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][26]/CLK  32.30ps 32.30ps 32.30ps 32.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][14]/CLK  32.80ps 32.80ps 32.80ps 32.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][29]/CLK  35.70ps 35.70ps 35.70ps 35.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][16]/CLK  35.20ps 35.20ps 35.20ps 35.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][15]/CLK  34.60ps 34.60ps 34.60ps 34.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][28]/CLK  34.20ps 34.20ps 34.20ps 34.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][24]/CLK  42.00ps 42.00ps 42.00ps 42.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][12]/CLK  41.60ps 41.60ps 41.60ps 41.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][23]/CLK  48.50ps 48.50ps 48.50ps 48.50ps 0pf view_tc
MacroModel pin core_sha256_ctrl_reg_reg[1]/CLK  26.30ps 26.30ps 26.30ps 26.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][20]/CLK  31.00ps 31.00ps 31.00ps 31.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][9]/CLK  27.90ps 27.90ps 27.90ps 27.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][21]/CLK  28.00ps 28.00ps 28.00ps 28.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][20]/CLK  28.70ps 28.70ps 28.70ps 28.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][19]/CLK  27.60ps 27.60ps 27.60ps 27.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][0]/CLK  28.50ps 28.50ps 28.50ps 28.50ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[1]/CLK  27.90ps 27.90ps 27.90ps 27.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][22]/CLK  27.80ps 27.80ps 27.80ps 27.80ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[0]/CLK  27.30ps 27.30ps 27.30ps 27.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][30]/CLK  27.00ps 27.00ps 27.00ps 27.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][18]/CLK  26.90ps 26.90ps 26.90ps 26.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][6]/CLK  21.80ps 21.80ps 21.80ps 21.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][8]/CLK  18.60ps 18.60ps 18.60ps 18.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][7]/CLK  19.10ps 19.10ps 19.10ps 19.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][13]/CLK  21.40ps 21.40ps 21.40ps 21.40ps 0pf view_tc
MacroModel pin core_sha256_ctrl_reg_reg[0]/CLK  25.10ps 25.10ps 25.10ps 25.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][4]/CLK  28.50ps 28.50ps 28.50ps 28.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][11]/CLK  25.70ps 25.70ps 25.70ps 25.70ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[5]/CLK  25.20ps 25.20ps 25.20ps 25.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][4]/CLK  24.90ps 24.90ps 24.90ps 24.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][26]/CLK  24.80ps 24.80ps 24.80ps 24.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][28]/CLK  23.80ps 23.80ps 23.80ps 23.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][17]/CLK  23.70ps 23.70ps 23.70ps 23.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][25]/CLK  23.20ps 23.20ps 23.20ps 23.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][18]/CLK  22.60ps 22.60ps 22.60ps 22.60ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[3]/CLK  22.60ps 22.60ps 22.60ps 22.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][21]/CLK  22.50ps 22.50ps 22.50ps 22.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][30]/CLK  22.40ps 22.40ps 22.40ps 22.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][22]/CLK  22.40ps 22.40ps 22.40ps 22.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][25]/CLK  22.30ps 22.30ps 22.30ps 22.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][23]/CLK  22.30ps 22.30ps 22.30ps 22.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][24]/CLK  19.40ps 19.40ps 19.40ps 19.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][1]/CLK  19.00ps 19.00ps 19.00ps 19.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][2]/CLK  18.60ps 18.60ps 18.60ps 18.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][5]/CLK  16.80ps 16.80ps 16.80ps 16.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][0]/CLK  16.50ps 16.50ps 16.50ps 16.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][19]/CLK  16.20ps 16.20ps 16.20ps 16.20ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[2]/CLK  16.20ps 16.20ps 16.20ps 16.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][2]/CLK  15.60ps 15.60ps 15.60ps 15.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][29]/CLK  14.80ps 14.80ps 14.80ps 14.80ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[4]/CLK  14.40ps 14.40ps 14.40ps 14.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][31]/CLK  13.10ps 13.10ps 13.10ps 13.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][13]/CLK  12.10ps 12.10ps 12.10ps 12.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][1]/CLK  10.70ps 10.70ps 10.70ps 10.70ps 0pf view_tc
