INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aa05432/Downloads/CAProject (2)/CAProject/LabprojectTask03/LabprojectTask03.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aa05432/Downloads/CAProject (2)/CAProject/LabprojectTask03/LabprojectTask03.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aa05432/Downloads/CAProject (2)/CAProject/LabprojectTask03/LabprojectTask03.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aa05432/Downloads/CAProject (2)/CAProject/LabprojectTask03/LabprojectTask03.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aa05432/Downloads/CAProject (2)/CAProject/LabprojectTask03/LabprojectTask03.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aa05432/Downloads/CAProject (2)/CAProject/LabprojectTask03/LabprojectTask03.srcs/sources_1/new/Detect_Hazards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Detect_Hazards
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aa05432/Downloads/CAProject (2)/CAProject/LabprojectTask03/LabprojectTask03.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aa05432/Downloads/CAProject (2)/CAProject/LabprojectTask03/LabprojectTask03.srcs/sources_1/new/Forwarding_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aa05432/Downloads/CAProject (2)/CAProject/LabprojectTask03/LabprojectTask03.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aa05432/Downloads/CAProject (2)/CAProject/LabprojectTask03/LabprojectTask03.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aa05432/Downloads/CAProject (2)/CAProject/LabprojectTask03/LabprojectTask03.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aa05432/Downloads/CAProject (2)/CAProject/LabprojectTask03/LabprojectTask03.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aa05432/Downloads/CAProject (2)/CAProject/LabprojectTask03/LabprojectTask03.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aa05432/Downloads/CAProject (2)/CAProject/LabprojectTask03/LabprojectTask03.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aa05432/Downloads/CAProject (2)/CAProject/LabprojectTask03/LabprojectTask03.srcs/sources_1/new/Mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aa05432/Downloads/CAProject (2)/CAProject/LabprojectTask03/LabprojectTask03.srcs/sources_1/new/Parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aa05432/Downloads/CAProject (2)/CAProject/LabprojectTask03/LabprojectTask03.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aa05432/Downloads/CAProject (2)/CAProject/LabprojectTask03/LabprojectTask03.srcs/sources_1/new/RISC_V_Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aa05432/Downloads/CAProject (2)/CAProject/LabprojectTask03/LabprojectTask03.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aa05432/Downloads/CAProject (2)/CAProject/LabprojectTask03/LabprojectTask03.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aa05432/Downloads/CAProject (2)/CAProject/LabprojectTask03/LabprojectTask03.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
