// Seed: 1484082752
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  input wire id_19;
  input wire id_18;
  output wire id_17;
  inout wire id_16;
  inout wire id_15;
  assign module_1.id_6 = 0;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_20;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd63,
    parameter id_5 = 32'd31
) (
    input wor _id_0,
    input tri1 id_1,
    output supply0 id_2,
    output tri1 id_3,
    output supply0 id_4,
    input wand _id_5,
    output supply1 id_6,
    output uwire id_7,
    output uwire id_8
);
  logic [1 : 1] id_10;
  parameter id_11 = 1;
  supply0 id_12;
  ;
  assign id_12 = -1;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_10,
      id_10,
      id_10,
      id_12,
      id_10,
      id_10,
      id_11,
      id_10,
      id_10,
      id_12,
      id_12,
      id_10,
      id_11,
      id_12,
      id_12,
      id_12,
      id_10
  );
  parameter [id_5 : id_0] id_13 = id_11;
endmodule
