library ieee;
use ieee.std_logic_1164.all;

entity freqDivider is
	generic(T_CNT : integer := 4); -- 12.5 Mhz
	port(	CLK_IN : in std_logic;
			CLK_OUT : out std_logic);
end freqDivider;

architecture freqDivider_Arch of freqDivider is
	
	signal DUTY : integer := T_CNT/2;
	signal CNT : integer range 0 to T_CNT;
	begin
	
	process(CLK_IN)
		begin
		
		if rising_edge(CLK_IN) then
			if (CNT = T_CNT-1) then
				if (CNT = DUTY) then
					CLK_OUT <= '0';
				end if;
				CNT <= 0;
			else
				CNT <= CNT + 1;
				if(CNT < DUTY) then
					CLK_OUT <= '1';		
				elsif (CNT = DUTY) then
					CLK_OUT <= '0';
				end if;
			end if;		
		end if;
	end process;


end freqDivider_Arch;