library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

ENTITY Controller is
	PORT(
		clk: in std_logic;
		reset: in std_logic;
		leftBT, rightBT: in std_logic);
end Controller;

ARCHITECTURE Main of Controller is
	