vhdl xil_defaultlib  \
"../../../bd/main_control/ip/main_control_axi_gpio_0_0/sim/main_control_axi_gpio_0_0.vhd" \
"../../../bd/main_control/ip/main_control_rst_ps7_0_50M_0/sim/main_control_rst_ps7_0_50M_0.vhd" \

vhdl fifo_generator_v13_2_3  \
"../../../../test_control.srcs/sources_1/bd/main_control/ipshared/64f4/hdl/fifo_generator_v13_2_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../bd/main_control/ip/main_control_axi_gpio_0_1/sim/main_control_axi_gpio_0_1.vhd" \
"../../../bd/main_control/ip/main_control_axi_gpio_0_2/sim/main_control_axi_gpio_0_2.vhd" \
"../../../bd/main_control/ip/main_control_axi_gpio_0_3/sim/main_control_axi_gpio_0_3.vhd" \
"../../../bd/main_control/ip/main_control_axi_dma_0_0/sim/main_control_axi_dma_0_0.vhd" \
"../../../bd/main_control/ip/main_control_rst_ps7_0_40M_0/sim/main_control_rst_ps7_0_40M_0.vhd" \
"../../../bd/main_control/ip/main_control_rst_ps7_0_142M_1/sim/main_control_rst_ps7_0_142M_1.vhd" \

nosort
