$date
	Tue Feb 11 15:39:44 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 1 ! b $end
$var reg 1 " a $end
$var reg 1 # clk $end
$scope module myInstance $end
$var wire 1 " a $end
$var wire 1 # clk $end
$var reg 1 ! b $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
x"
x!
$end
#1000
0!
1#
0"
#2000
0#
#3000
1#
#4000
0#
#5000
1#
#6000
0#
1"
#7000
1!
1#
#8000
0#
#9000
1#
#10000
0#
#11000
0!
1#
0"
#12000
0#
1"
#13000
1!
1#
#14000
0#
#15000
1#
#16000
0#
#17000
1#
#18000
0#
#19000
1#
#20000
0#
#21000
1#
#22000
0#
#23000
1#
#24000
0#
#25000
1#
#26000
0#
#27000
1#
#28000
0#
#29000
1#
#30000
0#
#31000
1#
#32000
0#
