
---------- Begin Simulation Statistics ----------
final_tick                                15925926000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  76846                       # Simulator instruction rate (inst/s)
host_mem_usage                                 675124                       # Number of bytes of host memory used
host_op_rate                                   144952                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   390.39                       # Real time elapsed on the host
host_tick_rate                               40794758                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    30000004                       # Number of instructions simulated
sim_ops                                      56587904                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.015926                       # Number of seconds simulated
sim_ticks                                 15925926000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  36333179                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 17389776                       # number of cc regfile writes
system.cpu.committedInsts                    30000004                       # Number of Instructions Simulated
system.cpu.committedOps                      56587904                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.061728                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.061728                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1587260                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   869898                       # number of floating regfile writes
system.cpu.idleCycles                           86190                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               175441                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  6543683                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.874270                       # Inst execution rate
system.cpu.iew.exec_refs                     12202357                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    5020514                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 2492439                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               7282531                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 68                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              4516                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              5136770                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            61434806                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               7181843                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            310774                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              59698968                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  18439                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2113171                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 147402                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2151087                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            484                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       126316                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          49125                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  67635373                       # num instructions consuming a value
system.cpu.iew.wb_count                      59521202                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.607963                       # average fanout of values written-back
system.cpu.iew.wb_producers                  41119774                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.868689                       # insts written-back per cycle
system.cpu.iew.wb_sent                       59599286                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 92801616                       # number of integer regfile reads
system.cpu.int_regfile_writes                47670205                       # number of integer regfile writes
system.cpu.ipc                               0.941861                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.941861                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            611879      1.02%      1.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              45820582     76.36%     77.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               263861      0.44%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                383885      0.64%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              128416      0.21%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  482      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                65536      0.11%     78.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     78.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               100073      0.17%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              368315      0.61%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                337      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               4      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              2      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              6957575     11.59%     91.15% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             4592321      7.65%     98.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          266974      0.44%     99.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         449450      0.75%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               60009744                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 1495026                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             2955252                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      1412932                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            1760813                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      864177                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014401                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  713366     82.55%     82.55% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     82.55% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     82.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     82.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     82.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     82.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     82.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     82.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     82.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     82.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     82.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     82.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     82.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     16      0.00%     82.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      1      0.00%     82.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   2676      0.31%     82.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   247      0.03%     82.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     82.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     82.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     82.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     82.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     82.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     82.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     82.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     82.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     82.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     82.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     82.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     82.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     82.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     82.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     82.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     82.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     82.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     82.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     82.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     82.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     82.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     82.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     82.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     82.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     82.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     82.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     82.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     82.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     82.89% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  68006      7.87%     90.76% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 47640      5.51%     96.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               735      0.09%     96.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            31489      3.64%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               58767016                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          149731034                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     58108270                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          64521345                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   61434642                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  60009744                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 164                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4846881                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             36960                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             98                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      6488528                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      31765663                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.889139                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.375939                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            15963077     50.25%     50.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2320538      7.31%     57.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2706160      8.52%     66.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             2802285      8.82%     74.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2309499      7.27%     82.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1839951      5.79%     87.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2019216      6.36%     94.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1122512      3.53%     97.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              682425      2.15%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        31765663                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.884027                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            213028                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            48517                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              7282531                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             5136770                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                25177733                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                         31851853                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             924                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    70                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       101234                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        211182                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           37                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            6                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       176307                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          704                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       353634                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            710                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 7187752                       # Number of BP lookups
system.cpu.branchPred.condPredicted           5807765                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            181184                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2993504                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2810224                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             93.877409                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  373694                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          199925                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             154106                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            45819                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          459                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         4823974                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              66                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            145075                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     31067465                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.821452                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.660829                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        17009272     54.75%     54.75% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         3280548     10.56%     65.31% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         1659540      5.34%     70.65% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         2823630      9.09%     79.74% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          728343      2.34%     82.08% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         1113649      3.58%     85.67% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1003250      3.23%     88.90% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          577595      1.86%     90.76% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2871638      9.24%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     31067465                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             30000004                       # Number of instructions committed
system.cpu.commit.opsCommitted               56587904                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    11594550                       # Number of memory references committed
system.cpu.commit.loads                       6715608                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          32                       # Number of memory barriers committed
system.cpu.commit.branches                    6289400                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    1300928                       # Number of committed floating point instructions.
system.cpu.commit.integer                    55513569                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                319993                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       567376      1.00%      1.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     43234612     76.40%     77.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       253756      0.45%     77.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       363390      0.64%     78.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       128023      0.23%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd          398      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        32758      0.06%     78.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           20      0.00%     78.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        70786      0.13%     78.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       342092      0.60%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          105      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            4      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            2      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      6517033     11.52%     91.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      4430951      7.83%     98.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       198575      0.35%     99.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       447991      0.79%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     56587904                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2871638                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     10442727                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10442727                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     10442727                       # number of overall hits
system.cpu.dcache.overall_hits::total        10442727                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       182981                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         182981                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       182981                       # number of overall misses
system.cpu.dcache.overall_misses::total        182981                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  12009115998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  12009115998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  12009115998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  12009115998                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     10625708                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     10625708                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     10625708                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     10625708                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017221                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017221                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017221                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017221                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65630.398774                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65630.398774                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65630.398774                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65630.398774                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        18324                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               459                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.921569                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       121059                       # number of writebacks
system.cpu.dcache.writebacks::total            121059                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        55049                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        55049                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        55049                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        55049                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       127932                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       127932                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       127932                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       127932                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   9202639998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9202639998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   9202639998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9202639998                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012040                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012040                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012040                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012040                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71933.839837                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71933.839837                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71933.839837                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71933.839837                       # average overall mshr miss latency
system.cpu.dcache.replacements                 127419                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5667690                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5667690                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        79073                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         79073                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4392227500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4392227500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5746763                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5746763                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.013760                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013760                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 55546.488688                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55546.488688                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        47383                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        47383                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        31690                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        31690                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1834408000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1834408000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005514                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005514                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 57886.020827                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57886.020827                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4775037                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4775037                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       103908                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       103908                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   7616888498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   7616888498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4878945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4878945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.021297                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021297                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73304.158467                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73304.158467                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         7666                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         7666                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        96242                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        96242                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   7368231998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   7368231998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.019726                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019726                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76559.423100                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76559.423100                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  15925926000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.090101                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            10570659                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            127931                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             82.627815                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.090101                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998223                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998223                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          343                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           68                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          21379347                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         21379347                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15925926000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  5934574                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              15778696                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   9033502                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                871489                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 147402                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              2758847                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 36360                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               63106946                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                189536                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     7188269                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5020519                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           953                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         54631                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  15925926000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  15925926000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15925926000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            6622815                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       34316709                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     7187752                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            3338024                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      24956793                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  367486                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  270                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          1992                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           41                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   5310709                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 55711                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           31765663                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.049713                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.183123                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 20905944     65.81%     65.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   477355      1.50%     67.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1157420      3.64%     70.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   924732      2.91%     73.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   639418      2.01%     75.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   714286      2.25%     78.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   789133      2.48%     80.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   578804      1.82%     82.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  5578571     17.56%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             31765663                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.225662                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.077385                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      5260746                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          5260746                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      5260746                       # number of overall hits
system.cpu.icache.overall_hits::total         5260746                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        49963                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          49963                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        49963                       # number of overall misses
system.cpu.icache.overall_misses::total         49963                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    750408000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    750408000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    750408000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    750408000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      5310709                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      5310709                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      5310709                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      5310709                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009408                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009408                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009408                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009408                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15019.274263                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15019.274263                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15019.274263                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15019.274263                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          316                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    63.200000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        48887                       # number of writebacks
system.cpu.icache.writebacks::total             48887                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          567                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          567                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          567                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          567                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        49396                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        49396                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        49396                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        49396                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    675511500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    675511500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    675511500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    675511500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009301                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009301                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009301                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009301                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13675.429185                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13675.429185                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13675.429185                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13675.429185                       # average overall mshr miss latency
system.cpu.icache.replacements                  48887                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      5260746                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         5260746                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        49963                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         49963                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    750408000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    750408000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      5310709                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      5310709                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009408                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009408                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15019.274263                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15019.274263                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          567                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          567                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        49396                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        49396                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    675511500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    675511500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009301                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009301                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13675.429185                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13675.429185                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  15925926000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           506.026817                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5310142                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             49396                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            107.501458                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   506.026817                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.988334                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.988334                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          500                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10670814                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10670814                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15925926000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     5311016                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           442                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  15925926000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  15925926000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15925926000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     1424992                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  566919                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                13242                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 484                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 257826                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                15953                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    322                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  15925926000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 147402                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  6401701                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 4954225                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2615                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   9412299                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              10847421                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               62553565                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 41680                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 369738                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    442                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               10334340                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              27                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            69690235                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   164785250                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 98061452                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1783638                       # Number of floating rename lookups
system.cpu.rename.committedMaps              62586896                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  7103307                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      40                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  23                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5129456                       # count of insts added to the skid buffer
system.cpu.rob.reads                         89583057                       # The number of ROB reads
system.cpu.rob.writes                       123527077                       # The number of ROB writes
system.cpu.thread_0.numInsts                 30000004                       # Number of Instructions committed
system.cpu.thread_0.numOps                   56587904                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                48042                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                19327                       # number of demand (read+write) hits
system.l2.demand_hits::total                    67369                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               48042                       # number of overall hits
system.l2.overall_hits::.cpu.data               19327                       # number of overall hits
system.l2.overall_hits::total                   67369                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1353                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             108604                       # number of demand (read+write) misses
system.l2.demand_misses::total                 109957                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1353                       # number of overall misses
system.l2.overall_misses::.cpu.data            108604                       # number of overall misses
system.l2.overall_misses::total                109957                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     95482000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   8802371500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8897853500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     95482000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   8802371500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8897853500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            49395                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           127931                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               177326                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           49395                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          127931                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              177326                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.027391                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.848926                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.620084                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.027391                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.848926                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.620084                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 70570.583888                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81050.159294                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80921.210109                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 70570.583888                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81050.159294                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80921.210109                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               98257                       # number of writebacks
system.l2.writebacks::total                     98257                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1353                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        108604                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            109957                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1353                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       108604                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           109957                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     81653750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   7696460500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7778114250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     81653750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   7696460500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7778114250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.027391                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.848926                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.620084                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.027391                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.848926                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.620084                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 60350.147820                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70867.191816                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70737.781587                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 60350.147820                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70867.191816                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70737.781587                       # average overall mshr miss latency
system.l2.replacements                         101918                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       121059                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           121059                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       121059                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       121059                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        48887                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            48887                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        48887                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        48887                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           15                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            15                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             10128                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10128                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           86130                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               86130                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7114824500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7114824500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         96258                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             96258                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.894783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.894783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 82605.648438                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82605.648438                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        86130                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          86130                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6238243750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6238243750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.894783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.894783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 72428.233484                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72428.233484                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          48042                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              48042                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1353                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1353                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     95482000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     95482000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        49395                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          49395                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.027391                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.027391                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 70570.583888                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 70570.583888                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1353                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1353                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     81653750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     81653750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.027391                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.027391                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 60350.147820                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 60350.147820                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          9199                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9199                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        22474                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           22474                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1687547000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1687547000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        31673                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         31673                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.709563                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.709563                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 75088.858236                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75088.858236                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        22474                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        22474                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1458216750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1458216750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.709563                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.709563                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64884.611106                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64884.611106                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  15925926000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8013.510047                       # Cycle average of tags in use
system.l2.tags.total_refs                      353588                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    110110                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.211225                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      12.674978                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        87.647557                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7913.187512                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001547                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.010699                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.965965                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978212                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          614                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5937                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1437                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          138                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2938934                       # Number of tag accesses
system.l2.tags.data_accesses                  2938934                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15925926000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     98257.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1353.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    108604.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000701136250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6002                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6002                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              313925                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              92291                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      109957                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      98257                       # Number of write requests accepted
system.mem_ctrls.readBursts                    109957                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    98257                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.85                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                109957                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                98257                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   90781                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   17019                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2072                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6002                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.318560                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.654508                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     91.602622                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          5998     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6002                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6002                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.366378                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.348072                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.795686                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4934     82.21%     82.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                9      0.15%     82.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              987     16.44%     98.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               72      1.20%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6002                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 7037248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6288448                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    441.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    394.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   15925611500                       # Total gap between requests
system.mem_ctrls.avgGap                      76486.75                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        86592                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      6950656                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      6286784                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 5437172.067734083161                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 436436537.504946351051                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 394751551.652318358421                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1353                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       108604                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        98257                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     37004750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   4112496750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 379228501750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27350.15                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     37866.90                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   3859557.10                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        86592                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      6950656                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       7037248                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        86592                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        86592                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      6288448                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      6288448                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1353                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       108604                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         109957                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        98257                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         98257                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      5437172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    436436538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        441873710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      5437172                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      5437172                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    394856035                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       394856035                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    394856035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      5437172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    436436538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       836729745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               109957                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               98231                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         6768                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         6688                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         6908                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         6819                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         6932                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         7023                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         6847                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         6844                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         7017                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         6877                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         6805                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         6866                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         6969                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         6967                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         6869                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         6758                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         6088                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         6008                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         6213                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6089                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         6196                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6236                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         6072                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         6136                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         6235                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         6078                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6115                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6219                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6155                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6164                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6172                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         6055                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2087807750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             549785000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         4149501500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                18987.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           37737.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               49349                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              52127                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            44.88                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           53.07                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       106702                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   124.863639                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    94.952595                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   129.641160                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        70459     66.03%     66.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        23214     21.76%     87.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         6020      5.64%     93.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3229      3.03%     96.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         2148      2.01%     98.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          830      0.78%     99.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          431      0.40%     99.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          163      0.15%     99.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          208      0.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       106702                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               7037248                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            6286784                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              441.873710                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              394.751552                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    6.54                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               3.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               48.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  15925926000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       381447360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       202725105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      391479060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     255978360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1256938800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   7029070710                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    196338240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    9713977635                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   609.947430                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    452573750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    531700000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  14941652250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       380476320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       202208985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      393613920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     256787460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1256938800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   7028962980                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    196428960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    9715417425                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   610.037835                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    452705500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    531700000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  14941520500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  15925926000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              23827                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        98257                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2968                       # Transaction distribution
system.membus.trans_dist::ReadExReq             86130                       # Transaction distribution
system.membus.trans_dist::ReadExResp            86130                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         23827                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       321139                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       321139                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 321139                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     13325696                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     13325696                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                13325696                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            109957                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  109957    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              109957                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  15925926000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           151052500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          137446250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             81069                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       219316                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        48887                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           10021                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            96258                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           96258                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         49396                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        31673                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       147678                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       383283                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                530961                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      6290048                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     15935360                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               22225408                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          101919                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6288512                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           279246                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002700                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.052305                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 278498     99.73%     99.73% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    742      0.27%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      6      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             279246                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  15925926000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          346763000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          74094998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         191897499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
