# Reading C:/Modeltech_pe_edu_10.4a/tcl/vsim/pref.tcl
do modelsim.do
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet -modelsim_quiet xilinxcorelib C:/Xilinx/14.6/ISE_DS/ISE/vhdl/mti_pe/10.4a/nt64/xilinxcorelib 
# Modifying modelsim.ini
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet -modelsim_quiet unisim C:/Xilinx/14.6/ISE_DS/ISE/vhdl/mti_pe/10.4a/nt64/unisim 
# Modifying modelsim.ini
# reading modelsim.ini
# ** Warning: (vlib-34) Library already exists at "modelsim".
# 
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 00:30:56 on Apr 23,2017
# vcom -reportprogress 300 -2008 -work modelsim ./src/hwrite_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity hwrite_file
# -- Compiling architecture arch of hwrite_file
# End time: 00:30:56 on Apr 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 00:30:56 on Apr 23,2017
# vcom -reportprogress 300 -2008 -work modelsim ./src/matlab_compare.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity matlab_compare
# -- Compiling architecture arch of matlab_compare
# End time: 00:30:56 on Apr 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 00:30:56 on Apr 23,2017
# vcom -reportprogress 300 -2008 -work modelsim ./src/dist_mem_gen_v7_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dist_mem_gen_v7_2
# -- Compiling architecture dist_mem_gen_v7_2_a of dist_mem_gen_v7_2
# -- Loading package NUMERIC_STD
# -- Loading entity dist_mem_gen_v7_2
# End time: 00:30:56 on Apr 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 00:30:56 on Apr 23,2017
# vcom -reportprogress 300 -2008 -work modelsim ./src/read_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity read_file
# -- Compiling architecture arch of read_file
# End time: 00:30:56 on Apr 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 00:30:57 on Apr 23,2017
# vcom -reportprogress 300 -2008 -work modelsim ./src/clk_wiz_v3_6.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package VCOMPONENTS
# -- Compiling entity clk_wiz_v3_6
# -- Compiling architecture xilinx of clk_wiz_v3_6
# End time: 00:30:57 on Apr 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 00:30:57 on Apr 23,2017
# vcom -reportprogress 300 -2008 -work modelsim ./src/image_capture_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity image_capture_control
# -- Compiling architecture Behavioral of image_capture_control
# End time: 00:30:57 on Apr 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 00:30:57 on Apr 23,2017
# vcom -reportprogress 300 -2008 -work modelsim ./src/ov5462_sccb_cntrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity OV5462_SCCB_CNTRL
# -- Compiling architecture Behavioral of OV5462_SCCB_CNTRL
# End time: 00:30:57 on Apr 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 00:30:57 on Apr 23,2017
# vcom -reportprogress 300 -2008 -work modelsim ./src/ov5642_if_test_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity OV5642_IF_TOP_tb
# -- Compiling architecture testbench of OV5642_IF_TOP_tb
# End time: 00:30:57 on Apr 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 00:30:58 on Apr 23,2017
# vcom -reportprogress 300 -2008 -work modelsim ./src/FIFO_DUALCLOCK_MACRO.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package VCOMPONENTS
# -- Compiling entity FIFO_DUALCLOCK_MACRO
# -- Compiling architecture fifo_V of FIFO_DUALCLOCK_MACRO
# End time: 00:30:58 on Apr 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 00:30:58 on Apr 23,2017
# vcom -reportprogress 300 -2008 -work modelsim ./src/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity i2c_master
# -- Compiling architecture logic of i2c_master
# ** Warning: ./src/i2c_master.vhd(86): (vcom-1937) Choice in ordinary CASE statement alternative must be locally static.
# 
# ** Warning: ./src/i2c_master.vhd(89): (vcom-1937) Choice in ordinary CASE statement alternative must be locally static.
# 
# ** Warning: ./src/i2c_master.vhd(92): (vcom-1937) Choice in ordinary CASE statement alternative must be locally static.
# 
# End time: 00:30:58 on Apr 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 00:30:58 on Apr 23,2017
# vcom -reportprogress 300 -2008 -work modelsim ./src/Network_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Network_Controller
# -- Compiling architecture arch of Network_Controller
# End time: 00:30:58 on Apr 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 00:30:58 on Apr 23,2017
# vcom -reportprogress 300 -2008 -work modelsim ./src/bayer_demosaic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bayer_demosaic
# -- Compiling architecture behavioral of bayer_demosaic
# End time: 00:30:58 on Apr 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 00:30:58 on Apr 23,2017
# vcom -reportprogress 300 -2008 -work modelsim ./compile/fifo_network.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity FIFO_NETWORK
# -- Compiling architecture behavioral of FIFO_NETWORK
# End time: 00:30:58 on Apr 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 00:30:58 on Apr 23,2017
# vcom -reportprogress 300 -2008 -work modelsim ./compile/color_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Deep_Learning_Implementation
# -- Compiling architecture behavioral of Deep_Learning_Implementation
# End time: 00:30:58 on Apr 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 00:30:59 on Apr 23,2017
# vcom -reportprogress 300 -2008 -work modelsim ./src/BRAM_SDP_MACRO.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VCOMPONENTS
# -- Compiling entity BRAM_SDP_MACRO
# -- Compiling architecture bram_V of BRAM_SDP_MACRO
# End time: 00:30:59 on Apr 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 00:30:59 on Apr 23,2017
# vcom -reportprogress 300 -2008 -work modelsim ./src/system_reset_manager.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity system_reset_manager
# -- Compiling architecture arch of system_reset_manager
# End time: 00:30:59 on Apr 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 00:30:59 on Apr 23,2017
# vcom -reportprogress 300 -2008 -work modelsim ./src/sim_clk_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sim_clk_generator
# -- Compiling architecture arch of sim_clk_generator
# End time: 00:30:59 on Apr 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 00:30:59 on Apr 23,2017
# vcom -reportprogress 300 -2008 -work modelsim ./src/vga_sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity vga_sync
# -- Compiling architecture arch of vga_sync
# End time: 00:30:59 on Apr 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 00:30:59 on Apr 23,2017
# vcom -reportprogress 300 -2008 -work modelsim ./src/monitor_animate.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity monitor_animate
# -- Compiling architecture arch of monitor_animate
# ** Warning: ./src/monitor_animate.vhd(184): (vcom-1445) Duplicate signal "ball_y_t" found in sensitivity list.
# 
# End time: 00:31:00 on Apr 23,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 00:31:00 on Apr 23,2017
# vcom -reportprogress 300 -2008 -work modelsim ./src/camera_configurator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity camera_configurator
# -- Compiling architecture arch of camera_configurator
# End time: 00:31:00 on Apr 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 00:31:00 on Apr 23,2017
# vcom -reportprogress 300 -2008 -work modelsim ./src/fifo_generator_v9_3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fifo_generator_v9_3
# -- Compiling architecture fifo_generator_v9_3_a of fifo_generator_v9_3
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity fifo_generator_v9_3_bhv_as
# -- Loading entity fifo_generator_v9_3_bhv_ss
# -- Loading entity fifo_generator_v9_3_conv
# -- Loading entity fifo_generator_v9_3
# End time: 00:31:00 on Apr 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 00:31:00 on Apr 23,2017
# vcom -reportprogress 300 -2008 -work modelsim ./compile/arducam_if.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity arducam_if
# -- Compiling architecture arducam_if of arducam_if
# End time: 00:31:00 on Apr 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 00:31:00 on Apr 23,2017
# vcom -reportprogress 300 -2008 -work modelsim ./src/vga_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity vga_sim
# -- Compiling architecture arch of vga_sim
# End time: 00:31:00 on Apr 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 00:31:00 on Apr 23,2017
# vcom -reportprogress 300 -2008 -work modelsim ./src/vga_clk.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package VCOMPONENTS
# -- Compiling entity vga_clk
# -- Compiling architecture xilinx of vga_clk
# End time: 00:31:01 on Apr 23,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 00:31:01 on Apr 23,2017
# vcom -reportprogress 300 -2008 -work modelsim ./compile/vga_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity vga_test
# -- Compiling architecture arch of vga_test
# End time: 00:31:01 on Apr 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 00:31:01 on Apr 23,2017
# vcom -reportprogress 300 -2008 -work modelsim ./compile/sensor_to_monitor_node.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sensor_to_monitor_node
# -- Compiling architecture sensor_to_monitor_node of sensor_to_monitor_node
# End time: 00:31:01 on Apr 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 00:31:01 on Apr 23,2017
# vcom -reportprogress 300 -2008 -work modelsim ./compile/ov5642_if_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity OV5642_IF_TEST
# -- Compiling architecture behavioral of OV5642_IF_TEST
# End time: 00:31:01 on Apr 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# //  ModelSim PE Student Edition 10.4a Apr  7 2015 
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# // NOT FOR CORPORATE OR PRODUCTION USE.
# // THE ModelSim PE Student Edition IS NOT A SUPPORTED PRODUCT.
# // FOR HIGHER EDUCATION PURPOSES ONLY
# //
# vsim -gui 
# Start time: 00:31:01 on Apr 23,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.std_logic_unsigned(body)
# Loading modelsim.ov5642_if_test(behavioral)
# Loading ieee.numeric_std(body)
# Loading modelsim.camera_configurator(arch)
# Loading modelsim.sim_clk_generator(arch)
# Loading ieee.std_logic_textio(body)
# Loading modelsim.matlab_compare(arch)
# Loading modelsim.dist_mem_gen_v7_2(dist_mem_gen_v7_2_a)
# Loading xilinxcorelib.dist_mem_gen_v7_2(behavioral)
# ** Warning: (vsim-3479) Time unit 'ps' is less than the simulator resolution (1ns).
#    Time: 0 ns  Iteration: 0  Instance: /ov5642_if_test/CONFIG_BRAM/U0
# ** Warning: MIF file size does not match memory size.
# Remaining addresses in memory are padded with default data.
#    Time: 0 ns  Iteration: 0  Instance: /ov5642_if_test/CONFIG_BRAM/U0 File: C:/Xilinx/14.6/ISE_DS/ISE/vhdl/src/XilinxCoreLib/dist_mem_gen_v7_2.vhd
# Loading modelsim.fifo_generator_v9_3(fifo_generator_v9_3_a)
# Loading xilinxcorelib.fifo_generator_v9_3(behavioral)
# Loading xilinxcorelib.fifo_generator_v9_3_conv(behavioral)
# Loading xilinxcorelib.fifo_generator_v9_3_bhv_as(behavioral)
# Loading modelsim.image_capture_control(behavioral)
# Loading modelsim.ov5462_sccb_cntrl(behavioral)
# Loading modelsim.read_file(arch)
# Loading modelsim.vga_sync(arch)
# Loading modelsim.hwrite_file(arch)
# ** Warning: Design size of 23597 statements or 17 leaf instances exceeds ModelSim PE Student Edition recommended capacity.
# Expect performance to be quite adversely affected.
# ** Warning: (vsim-8684) No drivers exist on out port /ov5642_if_test/FIFO/U0/gconvfifo/inst_conv_fifo/DATA_COUNT(13 downto 0), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /ov5642_if_test/FIFO/U0/DATA_COUNT(13 downto 0).
# .main_pane.wave.interior.cs.body.pw.wf
do C:/Sourcetree_Local/Thesis_VHDL/Active_HDL_Projects/OV5642_IF_LIB/ov5642_if_lib/ov5642_if_test_wave.do
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Marks-M3800  Hostname: MARKS-M3800-PC  ProcessID: 5904
# 
#           Attempting to use alternate WLF file "./wlftt6rxye".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftt6rxye
# 
run -all
# ** Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
#    Time: 0 ns  Iteration: 0  Instance: /ov5642_if_test/FIFO/U0/gconvfifo/inst_conv_fifo
# ** Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
#    Time: 0 ns  Iteration: 0  Instance: /ov5642_if_test/CONFIG_BRAM/U0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /ov5642_if_test/CONFIG_BRAM/U0
# ** Error: (vsim-3341) Cannot open file "../../../../Thesis_Matlab_Models/Bayer_Image/test_image1.txt"; it is already open.
#    Time: 3 ns  Iteration: 1  Instance: /ov5642_if_test/COMPARE_MATLAB
# ** Error: (vsim-3341) Cannot open file "../../../../Thesis_Matlab_Models/Bayer_Image/test_image1.txt"; it is already open.
#    Time: 6 ns  Iteration: 1  Instance: /ov5642_if_test/COMPARE_MATLAB
# ** Error: (vsim-3341) Cannot open file "../../../../Thesis_Matlab_Models/Bayer_Image/test_image1.txt"; it is already open.
#    Time: 9 ns  Iteration: 1  Instance: /ov5642_if_test/COMPARE_MATLAB
# ** Error: (vsim-3341) Cannot open file "../../../../Thesis_Matlab_Models/Bayer_Image/test_image1.txt"; it is already open.
#    Time: 12 ns  Iteration: 1  Instance: /ov5642_if_test/COMPARE_MATLAB
# ** Error: (vsim-3341) Cannot open file "../../../../Thesis_Matlab_Models/Bayer_Image/test_image1.txt"; it is already open.
#    Time: 15 ns  Iteration: 1  Instance: /ov5642_if_test/COMPARE_MATLAB
# ** Error: (vsim-3341) Cannot open file "../../../../Thesis_Matlab_Models/Bayer_Image/test_image1.txt"; it is already open.
#    Time: 18 ns  Iteration: 1  Instance: /ov5642_if_test/COMPARE_MATLAB
# ** Error: (vsim-3341) Cannot open file "../../../../Thesis_Matlab_Models/Bayer_Image/test_image.txt"; it is already open.
#    Time: 20 ns  Iteration: 1  Instance: /ov5642_if_test/SCENE_SIMULATOR
# ** Error: (vsim-3341) Cannot open file "../../../../Thesis_Matlab_Models/Bayer_Image/test_image1.txt"; it is already open.
#    Time: 21 ns  Iteration: 1  Instance: /ov5642_if_test/COMPARE_MATLAB
# ** Error: (vsim-3341) Cannot open file "../../../../Thesis_Matlab_Models/Bayer_Image/test_image1.txt"; it is already open.
#    Time: 24 ns  Iteration: 1  Instance: /ov5642_if_test/COMPARE_MATLAB
# ** Error: (vsim-3341) Cannot open file "../../../../Thesis_Matlab_Models/Bayer_Image/test_image1.txt"; it is already open.
#    Time: 27 ns  Iteration: 1  Instance: /ov5642_if_test/COMPARE_MATLAB
# ** Error: (vsim-3341) Cannot open file "../../../../Thesis_Matlab_Models/Bayer_Image/test_image1.txt"; it is already open.
#    Time: 30 ns  Iteration: 1  Instance: /ov5642_if_test/COMPARE_MATLAB
# ** Error: (vsim-3341) Cannot open file "../../../../Thesis_Matlab_Models/Bayer_Image/test_image1.txt"; it is already open.
#    Time: 33 ns  Iteration: 1  Instance: /ov5642_if_test/COMPARE_MATLAB
# ** Error: (vsim-3341) Cannot open file "../../../../Thesis_Matlab_Models/Bayer_Image/test_image1.txt"; it is already open.
#    Time: 36 ns  Iteration: 1  Instance: /ov5642_if_test/COMPARE_MATLAB
# ** Error: (vsim-3341) Cannot open file "../../../../Thesis_Matlab_Models/Bayer_Image/test_image1.txt"; it is already open.
#    Time: 39 ns  Iteration: 1  Instance: /ov5642_if_test/COMPARE_MATLAB
# ** Error: (vsim-3341) Cannot open file "../../../../Thesis_Matlab_Models/Bayer_Image/test_image.txt"; it is already open.
#    Time: 40 ns  Iteration: 1  Instance: /ov5642_if_test/SCENE_SIMULATOR
# ** Error: (vsim-3341) Cannot open file "../../../../Thesis_Matlab_Models/Bayer_Image/test_image1.txt"; it is already open.
#    Time: 42 ns  Iteration: 1  Instance: /ov5642_if_test/COMPARE_MATLAB
# ** Error: (vsim-3341) Cannot open file "../../../../Thesis_Matlab_Models/Bayer_Image/test_image1.txt"; it is already open.
#    Time: 45 ns  Iteration: 1  Instance: /ov5642_if_test/COMPARE_MATLAB
# ** Error: (vsim-3341) Cannot open file "../../../../Thesis_Matlab_Models/Bayer_Image/test_image1.txt"; it is already open.
#    Time: 48 ns  Iteration: 1  Instance: /ov5642_if_test/COMPARE_MATLAB
# ** Failure: Frame Complete
#    Time: 14952471 ns  Iteration: 1  Process: /ov5642_if_test/WRITE_OUTPUT/write_file File: ./src/hwrite_file.vhd
# Break in Process write_file at ./src/hwrite_file.vhd line 60
# End time: 16:29:36 on Apr 23,2017, Elapsed time: 15:58:35
# Errors: 18, Warnings: 9
