{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1493239852880 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1493239852884 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 26 17:50:52 2017 " "Processing started: Wed Apr 26 17:50:52 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1493239852884 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1493239852884 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex1d -c ex1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex1d -c ex1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1493239852885 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1493239853304 ""}
{ "Error" "EVRFX_VHDL_ERROR_MISMATCH_ON_LABEL" "Structure ex1.vhd(35) " "VHDL syntax error at ex1.vhd(35): name used in construct must match previously specified name \"Structure\"" {  } { { "ex1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/ex1.vhd" 35 0 0 } }  } 0 10396 "VHDL syntax error at %2!s!: name used in construct must match previously specified name \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493239853799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex1.vhd 0 0 " "Found 0 design units, including 0 entities, in source file ex1.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493239853801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Q1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Q1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Q1-Behavior " "Found design unit 1: Q1-Behavior" {  } { { "Q1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/Q1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493239853811 ""} { "Info" "ISGN_ENTITY_NAME" "1 Q1 " "Found entity 1: Q1" {  } { { "Q1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/Q1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493239853811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493239853811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Q2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Q2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Q2-Behavior " "Found design unit 1: Q2-Behavior" {  } { { "Q2.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/Q2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493239853820 ""} { "Info" "ISGN_ENTITY_NAME" "1 Q2 " "Found entity 1: Q2" {  } { { "Q2.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/Q2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493239853820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493239853820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Q3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Q3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Q3-Behavior " "Found design unit 1: Q3-Behavior" {  } { { "Q3.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/Q3.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493239853829 ""} { "Info" "ISGN_ENTITY_NAME" "1 Q3 " "Found entity 1: Q3" {  } { { "Q3.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/Q3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493239853829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493239853829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Q4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Q4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Q4-Behavior " "Found design unit 1: Q4-Behavior" {  } { { "Q4.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/Q4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493239853837 ""} { "Info" "ISGN_ENTITY_NAME" "1 Q4 " "Found entity 1: Q4" {  } { { "Q4.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/Q4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493239853837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493239853837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Q5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Q5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Q5-Behavior " "Found design unit 1: Q5-Behavior" {  } { { "Q5.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/Q5.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493239853846 ""} { "Info" "ISGN_ENTITY_NAME" "1 Q5 " "Found entity 1: Q5" {  } { { "Q5.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/Q5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493239853846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493239853846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Q6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Q6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Q6-Behavior " "Found design unit 1: Q6-Behavior" {  } { { "Q6.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/Q6.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493239853854 ""} { "Info" "ISGN_ENTITY_NAME" "1 Q6 " "Found entity 1: Q6" {  } { { "Q6.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 7/Q6.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493239853854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493239853854 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "356 " "Peak virtual memory: 356 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1493239854070 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 26 17:50:54 2017 " "Processing ended: Wed Apr 26 17:50:54 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1493239854070 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1493239854070 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1493239854070 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1493239854070 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus II Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1493239854197 ""}
