EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# CY8C52LP
#
DEF CY8C52LP U 0 1 Y Y 1 F N
F0 "U" -50 50 40 H V L BNN
F1 "CY8C52LP" -200 -100 50 H V L BNN
F2 "QFN-68" 0 0 30 H I C CIN
F3 "" 0 0 60 H V C CNN
$FPLIST
 QFN-68
$ENDFPLIST
DRAW
S -2050 2050 2050 -2050 0 1 10 N
P 3 0 1 0  -1000 -1000  -2050 -2050  -2200 -2200 N
P 5 0 1 0  -1000 1000  1000 1000  1000 -1000  -1000 -1000  -1000 1000 N
X (TRACEDATA2],GPIO)P2[6] 1 -2200 1600 150 R 40 40 1 1 B
X (TRACEDATA3],GPIO)P2[7] 2 -2200 1400 150 R 40 40 1 1 B
X (I2C0:SCL,SIO)P12[4] 3 -2200 1200 150 R 40 40 1 1 B
X (I2C0:SDA,SIO)P12[5] 4 -2200 1000 150 R 40 40 1 1 B
X VSSB 5 -2200 800 150 R 40 40 1 1 W
X IND 6 -2200 600 150 R 40 40 1 1 P
X VBOOST 7 -2200 400 150 R 40 40 1 1 W
X VBAT 8 -2200 200 150 R 40 40 1 1 W
X VSSD 9 -2200 0 150 R 40 40 1 1 W
X ~XRES 10 -2200 -200 150 R 40 40 1 1 I
X (SIO)P12[6] 20 -1200 -2200 150 U 40 40 1 1 B
X (GPIO)P3[1] 30 800 -2200 150 U 40 40 1 1 B
X P15[2](GPIO,KHZXTAL:XO) 40 2200 -600 150 L 40 40 1 1 B
X P0[2](GPIO) 50 2200 1400 150 L 40 40 1 1 B
X P15[4](GPIO) 60 0 2200 150 D 40 40 1 1 B
X (TMS,SWDIO,GPIO)P1[0] 11 -2200 -400 150 R 40 40 1 1 B
X (SIO)P12[7] 21 -1000 -2200 150 U 40 40 1 1 B
X (EXTREF1,GPIO)P3[2] 31 1000 -2200 150 U 40 40 1 1 B
X P15[3](GPIO,KHZXTAL:XI) 41 2200 -400 150 L 40 40 1 1 B
X P0[3](GPIO,EXTREF0) 51 2200 1600 150 L 40 40 1 1 B
X P15[5](GPOI) 61 -200 2200 150 D 40 40 1 1 B
X (TCK,SWDCK,GPIO)P1[1] 12 -2200 -600 150 R 40 40 1 1 B
X (USBIO,D+,SWDIO)P15[6] 22 -800 -2200 150 U 40 40 1 1 B
X (GPIO)P3[3] 32 1200 -2200 150 U 40 40 1 1 B
X VCCA 42 2200 -200 150 L 40 40 1 1 w
X VDDIO0 52 1600 2200 150 D 40 40 1 1 W
X P2[0](GPIO) 62 -400 2200 150 D 40 40 1 1 B
X (ConfigurableXRES,GPIO)P1[2] 13 -2200 -800 150 R 40 40 1 1 B
X (USBIO,D-,SWDCK)P15[7] 23 -600 -2200 150 U 40 40 1 1 B
X (GPIO)P3[4] 33 1400 -2200 150 U 40 40 1 1 B
X VSSA 43 2200 0 150 L 40 40 1 1 W
X P0[4](GPIO) 53 1400 2200 150 D 40 40 1 1 B
X P2[1](GPIO) 63 -600 2200 150 D 40 40 1 1 B
X (TDO,SWV,GPIO)P1[3] 14 -2200 -1000 150 R 40 40 1 1 B
X VDDD 24 -400 -2200 150 U 40 40 1 1 W
X (GPIO)P3[5] 34 1600 -2200 150 U 40 40 1 1 B
X VDDA 44 2200 200 150 L 40 40 1 1 W
X P0[5](GPIO) 54 1200 2200 150 D 40 40 1 1 B
X P2[2](GPIO) 64 -800 2200 150 D 40 40 1 1 B
X (TDI,GPIO)P1[4] 15 -2200 -1200 150 R 40 40 1 1 B
X VSSD 25 -200 -2200 150 U 40 40 1 1 W
X VDDIO3 35 2200 -1600 150 L 40 40 1 1 W
X VSSD 45 2200 400 150 L 40 40 1 1 W
X P0[6](GPIO,IDAC0) 55 1000 2200 150 D 40 40 1 1 B
X P2[3](GPIO,TRACECLK) 65 -1000 2200 150 D 40 40 1 1 B
X (NTRST,GPIO)P1[5] 16 -2200 -1400 150 R 40 40 1 1 B
X VCCD 26 0 -2200 150 U 40 40 1 1 w
X P3[6](GPIO) 36 2200 -1400 150 L 40 40 1 1 B
X P12[2](SIO) 46 2200 600 150 L 40 40 1 1 B
X P0[7](GPIO) 56 800 2200 150 D 40 40 1 1 B
X P2[4](GPIO,TRACEDATA[0]) 66 -1200 2200 150 D 40 40 1 1 B
X VDDIO1 17 -2200 -1600 150 R 40 40 1 1 W
X (MHZXTAL:XO,GPIO)P15[0] 27 200 -2200 150 U 40 40 1 1 B
X P3[7](GPIO) 37 2200 -1200 150 L 40 40 1 1 B
X P12[3](SIO) 47 2200 800 150 L 40 40 1 1 B
X VCCD 57 600 2200 150 D 40 40 1 1 w
X VDDIO2 67 -1400 2200 150 D 40 40 1 1 W
X (GPIO)P1[6] 18 -1600 -2200 150 U 40 40 1 1 B
X (MHZXTAL:XI,GPIO)P15[1] 28 400 -2200 150 U 40 40 1 1 B
X P12[0](SIO,12C1:SCL) 38 2200 -1000 150 L 40 40 1 1 B
X P0[0](GPIO) 48 2200 1000 150 L 40 40 1 1 B
X VSSD 58 400 2200 150 D 40 40 1 1 W
X P2[5](GPIO,TRACEDATA[1]) 68 -1600 2200 150 D 40 40 1 1 B
X (GPIO)P1[7] 19 -1400 -2200 150 U 40 40 1 1 B
X (GPIO)P3[0] 29 600 -2200 150 U 40 40 1 1 B
X P12[1](SIO,I2C1:SDA) 39 2200 -800 150 L 40 40 1 1 B
X P0[1](GPIO) 49 2200 1200 150 L 40 40 1 1 B
X VDDD 59 200 2200 150 D 40 40 1 1 W
X ~ EP -2200 -2200 0 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
#End Library
