 
****************************************
Report : qor
Design : uart
Version: O-2018.06-SP1
Date   : Tue Nov 28 17:23:13 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          3.60
  Critical Path Slack:           0.12
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.07
  Total Hold Violation:         -0.07
  No. of Hold Violations:        2.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         16
  Hierarchical Port Count:         64
  Leaf Cell Count:                397
  Buf/Inv Cell Count:              29
  Buf Cell Count:                   0
  Inv Cell Count:                  29
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       262
  Sequential Cell Count:          135
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      586.818503
  Noncombinational Area:   909.835543
  Buf/Inv Area:             38.629888
  Total Buffer Area:             0.00
  Total Inverter Area:          38.63
  Macro/Black Box Area:      0.000000
  Net Area:                304.831961
  -----------------------------------
  Cell Area:              1496.654046
  Design Area:            1801.486007


  Design Rules
  -----------------------------------
  Total Number of Nets:           441
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: IC_EDA

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.14
  Logic Optimization:                  0.26
  Mapping Optimization:                0.66
  -----------------------------------------
  Overall Compile Time:                7.86
  Overall Compile Wall Clock Time:    12.09

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.07  TNS: 0.07  Number of Violating Paths: 2

  --------------------------------------------------------------------


1
