verilog xil_defaultlib --include "../../../../main_control.srcs/sources_1/bd/main_control/ipshared/ec67/hdl" --include "../../../../main_control.srcs/sources_1/bd/main_control/ipshared/70cf/hdl" --include "../../../../main_control.srcs/sources_1/bd/main_control/ip/main_control_processing_system7_0_0" \
"../../../../main_control.srcs/sources_1/bd/main_control/ip/main_control_processing_system7_0_0/sim/main_control_processing_system7_0_0.v" \
"../../../../main_control.srcs/sources_1/bd/main_control/sim/main_control.v" \

verilog fifo_generator_v13_2_3 --include "../../../../main_control.srcs/sources_1/bd/main_control/ipshared/ec67/hdl" --include "../../../../main_control.srcs/sources_1/bd/main_control/ipshared/70cf/hdl" --include "../../../../main_control.srcs/sources_1/bd/main_control/ip/main_control_processing_system7_0_0" \
"../../../../main_control.srcs/sources_1/bd/main_control/ipshared/64f4/simulation/fifo_generator_vlog_beh.v" \
"../../../../main_control.srcs/sources_1/bd/main_control/ipshared/64f4/hdl/fifo_generator_v13_2_rfs.v" \

verilog xil_defaultlib --include "../../../../main_control.srcs/sources_1/bd/main_control/ipshared/ec67/hdl" --include "../../../../main_control.srcs/sources_1/bd/main_control/ipshared/70cf/hdl" --include "../../../../main_control.srcs/sources_1/bd/main_control/ip/main_control_processing_system7_0_0" \
"../../../../main_control.srcs/sources_1/bd/main_control/ip/main_control_xbar_0/sim/main_control_xbar_0.v" \
"../../../../main_control.srcs/sources_1/bd/main_control/ip/main_control_ad9226_sample_0_0/src/afifo/sim/afifo.v" \
"../../../../main_control.srcs/sources_1/bd/main_control/ipshared/a61e/src/ad9226_sample.v" \
"../../../../main_control.srcs/sources_1/bd/main_control/ipshared/a61e/hdl/ad9226_sample_v1_0_S00_AXI.v" \
"../../../../main_control.srcs/sources_1/bd/main_control/ipshared/a61e/hdl/ad9226_sample_v1_0.v" \
"../../../../main_control.srcs/sources_1/bd/main_control/ip/main_control_ad9226_sample_0_0/sim/main_control_ad9226_sample_0_0.v" \
"../../../../main_control.srcs/sources_1/bd/main_control/ip/main_control_xbar_1/sim/main_control_xbar_1.v" \
"../../../../main_control.srcs/sources_1/bd/main_control/ipshared/196c/src/ax_pwm.v" \
"../../../../main_control.srcs/sources_1/bd/main_control/ipshared/196c/hdl/ax_pwm_v1_0_S00_AXI.v" \
"../../../../main_control.srcs/sources_1/bd/main_control/ipshared/196c/hdl/ax_pwm_v1_0.v" \
"../../../../main_control.srcs/sources_1/bd/main_control/ip/main_control_ax_pwm_0_1/sim/main_control_ax_pwm_0_1.v" \
"../../../../main_control.srcs/sources_1/bd/main_control/ip/main_control_tier2_xbar_0_0/sim/main_control_tier2_xbar_0_0.v" \
"../../../../main_control.srcs/sources_1/bd/main_control/ip/main_control_tier2_xbar_1_0/sim/main_control_tier2_xbar_1_0.v" \
"../../../../main_control.srcs/sources_1/bd/main_control/ip/main_control_tier2_xbar_2_0/sim/main_control_tier2_xbar_2_0.v" \
"../../../../main_control.srcs/sources_1/bd/main_control/ip/main_control_auto_pc_0/sim/main_control_auto_pc_0.v" \
"../../../../main_control.srcs/sources_1/bd/main_control/ip/main_control_auto_us_0/sim/main_control_auto_us_0.v" \
"../../../../main_control.srcs/sources_1/bd/main_control/ip/main_control_auto_pc_1/sim/main_control_auto_pc_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
