--------------------------------------------------------------------------------
Release 14.6 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml uart_verification_return.twx uart_verification_return.ncd -o
uart_verification_return.twr uart_verification_return.pcf -ucf uart_pins.ucf

Design file:              uart_verification_return.ncd
Physical constraint file: uart_verification_return.pcf
Device,package,speed:     xc6slx45,fgg676,C,-2 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock iCLK
----------------+------------+------------+------------+------------+------------------+--------+
                |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source          | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
----------------+------------+------------+------------+------------+------------------+--------+
iBAUD_SW<0>     |    3.323(R)|      SLOW  |   -1.553(R)|      FAST  |iCLK_BUFGP        |   0.000|
iBAUD_SW<1>     |    1.600(R)|      SLOW  |   -0.277(R)|      SLOW  |iCLK_BUFGP        |   0.000|
iBAUD_SW<2>     |    3.130(R)|      SLOW  |   -1.552(R)|      FAST  |iCLK_BUFGP        |   0.000|
iCTS            |    4.727(R)|      SLOW  |   -2.335(R)|      FAST  |iCLK_BUFGP        |   0.000|
iDATA_BIT_SW<0> |    3.882(R)|      SLOW  |   -0.826(R)|      SLOW  |iCLK_BUFGP        |   0.000|
iDATA_BIT_SW<1> |    3.769(R)|      SLOW  |   -1.015(R)|      SLOW  |iCLK_BUFGP        |   0.000|
iHANDSHAKE_EN_SW|    5.280(R)|      SLOW  |   -2.379(R)|      FAST  |iCLK_BUFGP        |   0.000|
iPARITY_EN_SW   |    4.742(R)|      SLOW  |   -0.445(R)|      SLOW  |iCLK_BUFGP        |   0.000|
iPARITY_SW      |    5.891(R)|      SLOW  |   -2.277(R)|      FAST  |iCLK_BUFGP        |   0.000|
iRX             |    5.308(R)|      SLOW  |   -2.668(R)|      FAST  |iCLK_BUFGP        |   0.000|
inRST           |    5.790(R)|      SLOW  |   -0.259(R)|      SLOW  |iCLK_BUFGP        |   0.000|
----------------+------------+------------+------------+------------+------------------+--------+

Clock iCLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
oLED_DATA<0>|        12.632(R)|      SLOW  |         5.694(R)|      FAST  |iCLK_BUFGP        |   0.000|
oLED_DATA<1>|        10.953(R)|      SLOW  |         4.733(R)|      FAST  |iCLK_BUFGP        |   0.000|
oLED_DATA<2>|        13.301(R)|      SLOW  |         6.038(R)|      FAST  |iCLK_BUFGP        |   0.000|
oLED_DATA<3>|        12.505(R)|      SLOW  |         5.619(R)|      FAST  |iCLK_BUFGP        |   0.000|
oLED_DATA<4>|        11.732(R)|      SLOW  |         5.131(R)|      FAST  |iCLK_BUFGP        |   0.000|
oLED_DATA<5>|        12.695(R)|      SLOW  |         5.653(R)|      FAST  |iCLK_BUFGP        |   0.000|
oLED_DATA<6>|        13.045(R)|      SLOW  |         5.850(R)|      FAST  |iCLK_BUFGP        |   0.000|
oLED_DATA<7>|        13.145(R)|      SLOW  |         5.902(R)|      FAST  |iCLK_BUFGP        |   0.000|
oRTS        |        13.823(R)|      SLOW  |         6.149(R)|      FAST  |iCLK_BUFGP        |   0.000|
oTX         |        16.357(R)|      SLOW  |         6.529(R)|      FAST  |iCLK_BUFGP        |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock iCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
iCLK           |    5.902|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
----------------+---------------+---------+
Source Pad      |Destination Pad|  Delay  |
----------------+---------------+---------+
iHANDSHAKE_EN_SW|oRTS           |   16.445|
iPARITY_SW      |oTX            |   17.249|
----------------+---------------+---------+


Analysis completed Mon Apr 30 15:29:29 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 441 MB



