Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sun Feb 16 11:42:40 2020
| Host         : mobile running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_drc
------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 5

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP lab4bd_i/multiply_0/inst/multiply_v1_0_S00_AXI_inst/tmp_reg0 input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP lab4bd_i/multiply_0/inst/multiply_v1_0_S00_AXI_inst/tmp_reg0__0 input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
Output pipelining  
DSP lab4bd_i/multiply_0/inst/multiply_v1_0_S00_AXI_inst/tmp_reg0 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#2 Warning
Output pipelining  
DSP lab4bd_i/multiply_0/inst/multiply_v1_0_S00_AXI_inst/tmp_reg0__0 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#3 Warning
Output pipelining  
DSP lab4bd_i/multiply_0/inst/multiply_v1_0_S00_AXI_inst/tmp_reg_reg__2 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>


