# SEVEN_SEG_MULTIPLEXING_CIRCUIT
The above repository includes basic conversion of hex to seven segment display on FPGA . It includes 16 switches(4-bit each for representing 1 hex character) and 4  segment displays .The whole design was carried out in Xilinx VIVADO using VERILOG HDL and mapped and implemented the same on FPGA Fabric (NEXYS 4 ARTIX-7 Board) 

![Screenshot 2022-07-21 145841](https://user-images.githubusercontent.com/98607828/180449424-aadd2e44-416e-4579-801d-5b1dc548c4cb.jpg)
![sevn_seg](https://user-images.githubusercontent.com/98607828/180450007-41438059-61cb-45f8-b17a-139ea4227120.jpg)
![seg](https://user-images.githubusercontent.com/98607828/180451421-8f3d9049-2ef0-42b2-a4b0-e9a0bcc2e243.jpg)
