// Seed: 4284650690
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire [1 : 1] id_4;
  assign module_1.id_4 = 0;
  logic id_5;
endmodule
module module_1 (
    input uwire id_0,
    output wor id_1,
    input tri1 id_2,
    output tri0 id_3,
    input tri id_4,
    input tri id_5,
    input tri0 id_6,
    input uwire id_7,
    input supply0 id_8,
    input uwire id_9,
    input supply0 id_10
);
  logic id_12 = id_0;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12
  );
endmodule
