Analysis & Synthesis report for micro_10m50_top
Wed Apr 29 13:34:23 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |micro_10m50_top|micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_r:the_jtag_uart_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|a_fefifo:fifo_state|sm_emptyfull
 12. State Machine - |micro_10m50_top|micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state|sm_emptyfull
 13. State Machine - |micro_10m50_top|micro_embedded:micro|micro:core|state
 14. Registers Protected by Synthesis
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for micro_embedded:micro|micro_ram:ram0|altsyncram:ram|altsyncram_sbg1:auto_generated
 21. Source assignments for micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 22. Source assignments for micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 23. Parameter Settings for User Entity Instance: Top-level Entity: |micro_10m50_top
 24. Parameter Settings for User Entity Instance: pll_10m:pll|altpll:altpll_component
 25. Parameter Settings for User Entity Instance: internal_oscillator:oscillator|altera_int_osc:int_osc_0
 26. Parameter Settings for User Entity Instance: system_monitor:monitor
 27. Parameter Settings for User Entity Instance: micro_embedded:micro
 28. Parameter Settings for User Entity Instance: micro_embedded:micro|micro:core
 29. Parameter Settings for User Entity Instance: micro_embedded:micro|micro_ram:ram0
 30. Parameter Settings for User Entity Instance: micro_embedded:micro|micro_ram:ram0|altsyncram:ram
 31. Parameter Settings for User Entity Instance: micro_embedded:micro|jtag_uart_top:jtag
 32. Parameter Settings for User Entity Instance: micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo
 33. Parameter Settings for User Entity Instance: micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_r:the_jtag_uart_jtag_uart_scfifo_r|scfifo:rfifo
 34. Parameter Settings for User Entity Instance: micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|altera_reset_controller:rst_controller
 35. Parameter Settings for User Entity Instance: micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 36. Parameter Settings for User Entity Instance: micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 37. Parameter Settings for User Entity Instance: micro_embedded:micro|micro_outport:port0
 38. Parameter Settings for User Entity Instance: micro_embedded:micro|micro_simple_timer:timer0
 39. Parameter Settings for Inferred Entity Instance: micro_embedded:micro|micro:core|lpm_mult:Mult0
 40. altpll Parameter Settings by Entity Instance
 41. altsyncram Parameter Settings by Entity Instance
 42. scfifo Parameter Settings by Entity Instance
 43. lpm_mult Parameter Settings by Entity Instance
 44. Port Connectivity Checks: "micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 45. Port Connectivity Checks: "micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|altera_reset_controller:rst_controller"
 46. Port Connectivity Checks: "micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic"
 47. Port Connectivity Checks: "micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart"
 48. Port Connectivity Checks: "micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart"
 49. Port Connectivity Checks: "micro_embedded:micro|jtag_uart_top:jtag"
 50. Port Connectivity Checks: "micro_embedded:micro|micro:core"
 51. Port Connectivity Checks: "internal_oscillator:oscillator"
 52. Post-Synthesis Netlist Statistics for Top Partition
 53. Elapsed Time Per Partition
 54. Analysis & Synthesis Messages
 55. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Apr 29 13:34:23 2020           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; micro_10m50_top                                 ;
; Top-level Entity Name              ; micro_10m50_top                                 ;
; Family                             ; MAX 10                                          ;
; Total logic elements               ; 1,103                                           ;
;     Total combinational functions  ; 924                                             ;
;     Dedicated logic registers      ; 499                                             ;
; Total registers                    ; 499                                             ;
; Total pins                         ; 3                                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 40,960                                          ;
; Embedded Multiplier 9-bit elements ; 2                                               ;
; Total PLLs                         ; 1                                               ;
; UFM blocks                         ; 0                                               ;
; ADC blocks                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; micro_10m50_top    ; micro_10m50_top    ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+
; File Name with User-Entered Path                                     ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                    ; Library             ;
+----------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+
; ../micro.sv                                                          ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/IP/forth_micro/micro.sv                                                                                      ;                     ;
; ../../peripherals/micro_simple_timer.sv                              ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/IP/peripherals/micro_simple_timer.sv                                                                         ;                     ;
; ../../peripherals/micro_ram.sv                                       ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/IP/peripherals/micro_ram.sv                                                                                  ;                     ;
; ../../peripherals/micro_outport.sv                                   ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/IP/peripherals/micro_outport.sv                                                                              ;                     ;
; ../../common/system_monitor.sv                                       ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/IP/common/system_monitor.sv                                                                                  ;                     ;
; internal_oscillator/synthesis/internal_oscillator.v                  ; yes             ; User Verilog HDL File                        ; D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/internal_oscillator/synthesis/internal_oscillator.v                  ; internal_oscillator ;
; internal_oscillator/synthesis/submodules/altera_int_osc.v            ; yes             ; User Verilog HDL File                        ; D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/internal_oscillator/synthesis/submodules/altera_int_osc.v            ; internal_oscillator ;
; JTAG_UART/jtag_uart/synthesis/jtag_uart.v                            ; yes             ; User Verilog HDL File                        ; D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/JTAG_UART/jtag_uart/synthesis/jtag_uart.v                            ; jtag_uart           ;
; JTAG_UART/jtag_uart/synthesis/submodules/altera_reset_controller.v   ; yes             ; User Verilog HDL File                        ; D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/altera_reset_controller.v   ; jtag_uart           ;
; JTAG_UART/jtag_uart/synthesis/submodules/altera_reset_synchronizer.v ; yes             ; User Verilog HDL File                        ; D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/altera_reset_synchronizer.v ; jtag_uart           ;
; JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v       ; yes             ; User Verilog HDL File                        ; D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v       ; jtag_uart           ;
; JTAG_UART/jtag_uart_top.sv                                           ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/JTAG_UART/jtag_uart_top.sv                                           ;                     ;
; micro_embedded.sv                                                    ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/micro_embedded.sv                                                    ;                     ;
; micro_10m50_top.sv                                                   ; yes             ; User SystemVerilog HDL File                  ; D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/micro_10m50_top.sv                                                   ;                     ;
; pll_10m.v                                                            ; yes             ; User Wizard-Generated File                   ; D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/pll_10m.v                                                            ;                     ;
; altpll.tdf                                                           ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf                                                                    ;                     ;
; aglobal181.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                ;                     ;
; stratix_pll.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_pll.inc                                                               ;                     ;
; stratixii_pll.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                             ;                     ;
; cycloneii_pll.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                             ;                     ;
; db/pll_10m_altpll.v                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/db/pll_10m_altpll.v                                                  ;                     ;
; altsyncram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                ;                     ;
; stratix_ram_block.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                         ;                     ;
; lpm_mux.inc                                                          ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                   ;                     ;
; lpm_decode.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                ;                     ;
; a_rdenreg.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                 ;                     ;
; altrom.inc                                                           ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altrom.inc                                                                    ;                     ;
; altram.inc                                                           ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altram.inc                                                                    ;                     ;
; altdpram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                  ;                     ;
; db/altsyncram_sbg1.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/db/altsyncram_sbg1.tdf                                               ;                     ;
; scfifo.tdf                                                           ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                    ;                     ;
; a_regfifo.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                 ;                     ;
; a_dpfifo.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                  ;                     ;
; a_i2fifo.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                  ;                     ;
; a_fffifo.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                  ;                     ;
; a_f2fifo.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                  ;                     ;
; a_fffifo.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.tdf                                                                  ;                     ;
; lpm_counter.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                               ;                     ;
; lpm_compare.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                               ;                     ;
; lpm_ff.inc                                                           ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_ff.inc                                                                    ;                     ;
; a_fefifo.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fefifo.inc                                                                  ;                     ;
; lpm_ff.tdf                                                           ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_ff.tdf                                                                    ;                     ;
; lpm_constant.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                                              ;                     ;
; lpm_mux.tdf                                                          ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                   ;                     ;
; muxlut.inc                                                           ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/muxlut.inc                                                                    ;                     ;
; bypassff.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/bypassff.inc                                                                  ;                     ;
; altshift.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altshift.inc                                                                  ;                     ;
; db/mux_c6c.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/db/mux_c6c.tdf                                                       ;                     ;
; lpm_counter.tdf                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                               ;                     ;
; lpm_add_sub.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                               ;                     ;
; cmpconst.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/cmpconst.inc                                                                  ;                     ;
; dffeea.inc                                                           ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/dffeea.inc                                                                    ;                     ;
; alt_counter_stratix.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                       ;                     ;
; db/cntr_ole.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/db/cntr_ole.tdf                                                      ;                     ;
; a_fefifo.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fefifo.tdf                                                                  ;                     ;
; lpm_compare.tdf                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.tdf                                                               ;                     ;
; comptree.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/comptree.inc                                                                  ;                     ;
; db/cmpr_upf.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/db/cmpr_upf.tdf                                                      ;                     ;
; alt_jtag_atlantic.v                                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                           ;                     ;
; sld_jtag_endpoint_adapter.vhd                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                 ;                     ;
; sld_jtag_endpoint_adapter_impl.sv                                    ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                             ;                     ;
; sld_hub.vhd                                                          ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                   ; altera_sld          ;
; db/ip/sld970d10a0/alt_sld_fab.v                                      ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/db/ip/sld970d10a0/alt_sld_fab.v                                      ; alt_sld_fab         ;
; db/ip/sld970d10a0/submodules/alt_sld_fab_alt_sld_fab.v               ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/db/ip/sld970d10a0/submodules/alt_sld_fab_alt_sld_fab.v               ; alt_sld_fab         ;
; db/ip/sld970d10a0/submodules/alt_sld_fab_alt_sld_fab_ident.sv        ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/db/ip/sld970d10a0/submodules/alt_sld_fab_alt_sld_fab_ident.sv        ; alt_sld_fab         ;
; db/ip/sld970d10a0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv     ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/db/ip/sld970d10a0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv     ; alt_sld_fab         ;
; db/ip/sld970d10a0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd   ; yes             ; Encrypted Auto-Found VHDL File               ; D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/db/ip/sld970d10a0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd   ; alt_sld_fab         ;
; db/ip/sld970d10a0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv     ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/db/ip/sld970d10a0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv     ; alt_sld_fab         ;
; sld_jtag_hub.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                              ;                     ;
; sld_rom_sr.vhd                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                ;                     ;
; lpm_mult.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                  ;                     ;
; multcore.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/multcore.inc                                                                  ;                     ;
; db/mult_4os.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/db/mult_4os.tdf                                                      ;                     ;
; ../rtl/peripherals/micro_simple_timer.sv                             ; yes             ; User SystemVerilog HDL File                  ; ../rtl/peripherals/micro_simple_timer.sv                                                                                        ;                     ;
; ../rtl/peripherals/micro_ram.sv                                      ; yes             ; User SystemVerilog HDL File                  ; ../rtl/peripherals/micro_ram.sv                                                                                                 ;                     ;
; ../rtl/peripherals/micro_outport.sv                                  ; yes             ; User SystemVerilog HDL File                  ; ../rtl/peripherals/micro_outport.sv                                                                                             ;                     ;
; ../rtl/core/micro.sv                                                 ; yes             ; User SystemVerilog HDL File                  ; ../rtl/core/micro.sv                                                                                                            ;                     ;
+----------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                      ;
+---------------------------------------------+------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                              ;
+---------------------------------------------+------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,103                                                                              ;
;                                             ;                                                                                    ;
; Total combinational functions               ; 924                                                                                ;
; Logic element usage by number of LUT inputs ;                                                                                    ;
;     -- 4 input functions                    ; 566                                                                                ;
;     -- 3 input functions                    ; 168                                                                                ;
;     -- <=2 input functions                  ; 190                                                                                ;
;                                             ;                                                                                    ;
; Logic elements by mode                      ;                                                                                    ;
;     -- normal mode                          ; 828                                                                                ;
;     -- arithmetic mode                      ; 96                                                                                 ;
;                                             ;                                                                                    ;
; Total registers                             ; 499                                                                                ;
;     -- Dedicated logic registers            ; 499                                                                                ;
;     -- I/O registers                        ; 0                                                                                  ;
;                                             ;                                                                                    ;
; I/O pins                                    ; 3                                                                                  ;
; Total memory bits                           ; 40960                                                                              ;
;                                             ;                                                                                    ;
; Embedded Multiplier 9-bit elements          ; 2                                                                                  ;
;                                             ;                                                                                    ;
; Total PLLs                                  ; 1                                                                                  ;
;     -- PLLs                                 ; 1                                                                                  ;
;                                             ;                                                                                    ;
; Maximum fan-out node                        ; pll_10m:pll|altpll:altpll_component|pll_10m_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 389                                                                                ;
; Total fan-out                               ; 5241                                                                               ;
; Average fan-out                             ; 3.58                                                                               ;
+---------------------------------------------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+---------------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                         ; Entity Name                       ; Library Name        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+---------------------+
; |micro_10m50_top                                                                                                                        ; 924 (1)             ; 499 (0)                   ; 40960       ; 0          ; 2            ; 0       ; 1         ; 3    ; 0            ; 0          ; |micro_10m50_top                                                                                                                                                                                                                                                                                                                                            ; micro_10m50_top                   ; work                ;
;    |internal_oscillator:oscillator|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |micro_10m50_top|internal_oscillator:oscillator                                                                                                                                                                                                                                                                                                             ; internal_oscillator               ; internal_oscillator ;
;       |altera_int_osc:int_osc_0|                                                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |micro_10m50_top|internal_oscillator:oscillator|altera_int_osc:int_osc_0                                                                                                                                                                                                                                                                                    ; altera_int_osc                    ; internal_oscillator ;
;    |micro_embedded:micro|                                                                                                               ; 785 (56)            ; 401 (0)                   ; 40960       ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |micro_10m50_top|micro_embedded:micro                                                                                                                                                                                                                                                                                                                       ; micro_embedded                    ; work                ;
;       |jtag_uart_top:jtag|                                                                                                              ; 178 (8)             ; 226 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |micro_10m50_top|micro_embedded:micro|jtag_uart_top:jtag                                                                                                                                                                                                                                                                                                    ; jtag_uart_top                     ; work                ;
;          |jtag_uart:jtag_uart|                                                                                                          ; 170 (0)             ; 226 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |micro_10m50_top|micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                ; jtag_uart                         ; jtag_uart           ;
;             |altera_reset_controller:rst_controller|                                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |micro_10m50_top|micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|altera_reset_controller:rst_controller                                                                                                                                                                                                                                         ; altera_reset_controller           ; jtag_uart           ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |micro_10m50_top|micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                              ; altera_reset_synchronizer         ; jtag_uart           ;
;             |jtag_uart_jtag_uart:jtag_uart|                                                                                             ; 170 (15)            ; 223 (7)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |micro_10m50_top|micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart                                                                                                                                                                                                                                                  ; jtag_uart_jtag_uart               ; jtag_uart           ;
;                |alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|                                                                ; 50 (50)             ; 60 (60)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |micro_10m50_top|micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                          ; alt_jtag_atlantic                 ; work                ;
;                |jtag_uart_jtag_uart_scfifo_r:the_jtag_uart_jtag_uart_scfifo_r|                                                          ; 53 (0)              ; 78 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |micro_10m50_top|micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_r:the_jtag_uart_jtag_uart_scfifo_r                                                                                                                                                                                    ; jtag_uart_jtag_uart_scfifo_r      ; jtag_uart           ;
;                   |scfifo:rfifo|                                                                                                        ; 53 (0)              ; 78 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |micro_10m50_top|micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_r:the_jtag_uart_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                       ; scfifo                            ; work                ;
;                      |a_fffifo:subfifo|                                                                                                 ; 53 (1)              ; 78 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |micro_10m50_top|micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_r:the_jtag_uart_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo                                                                                                                                                      ; a_fffifo                          ; work                ;
;                         |a_fefifo:fifo_state|                                                                                           ; 9 (9)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |micro_10m50_top|micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_r:the_jtag_uart_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|a_fefifo:fifo_state                                                                                                                                  ; a_fefifo                          ; work                ;
;                         |lpm_counter:rd_ptr|                                                                                            ; 3 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |micro_10m50_top|micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_r:the_jtag_uart_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_counter:rd_ptr                                                                                                                                   ; lpm_counter                       ; work                ;
;                            |cntr_ole:auto_generated|                                                                                    ; 3 (3)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |micro_10m50_top|micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_r:the_jtag_uart_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_ole:auto_generated                                                                                                           ; cntr_ole                          ; work                ;
;                         |lpm_ff:last_data_node[0]|                                                                                      ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |micro_10m50_top|micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_r:the_jtag_uart_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]                                                                                                                             ; lpm_ff                            ; work                ;
;                         |lpm_ff:last_data_node[1]|                                                                                      ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |micro_10m50_top|micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_r:the_jtag_uart_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]                                                                                                                             ; lpm_ff                            ; work                ;
;                         |lpm_ff:last_data_node[2]|                                                                                      ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |micro_10m50_top|micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_r:the_jtag_uart_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]                                                                                                                             ; lpm_ff                            ; work                ;
;                         |lpm_ff:last_data_node[3]|                                                                                      ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |micro_10m50_top|micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_r:the_jtag_uart_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]                                                                                                                             ; lpm_ff                            ; work                ;
;                         |lpm_ff:last_data_node[4]|                                                                                      ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |micro_10m50_top|micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_r:the_jtag_uart_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]                                                                                                                             ; lpm_ff                            ; work                ;
;                         |lpm_ff:last_data_node[5]|                                                                                      ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |micro_10m50_top|micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_r:the_jtag_uart_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[5]                                                                                                                             ; lpm_ff                            ; work                ;
;                         |lpm_ff:last_data_node[6]|                                                                                      ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |micro_10m50_top|micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_r:the_jtag_uart_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[6]                                                                                                                             ; lpm_ff                            ; work                ;
;                         |lpm_ff:last_data_node[7]|                                                                                      ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |micro_10m50_top|micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_r:the_jtag_uart_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]                                                                                                                             ; lpm_ff                            ; work                ;
;                         |lpm_ff:output_buffer|                                                                                          ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |micro_10m50_top|micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_r:the_jtag_uart_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:output_buffer                                                                                                                                 ; lpm_ff                            ; work                ;
;                         |lpm_mux:last_row_data_out_mux|                                                                                 ; 40 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |micro_10m50_top|micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_r:the_jtag_uart_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux                                                                                                                        ; lpm_mux                           ; work                ;
;                            |mux_c6c:auto_generated|                                                                                     ; 40 (40)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |micro_10m50_top|micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_r:the_jtag_uart_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_c6c:auto_generated                                                                                                 ; mux_c6c                           ; work                ;
;                |jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|                                                          ; 52 (0)              ; 78 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |micro_10m50_top|micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w                                                                                                                                                                                    ; jtag_uart_jtag_uart_scfifo_w      ; jtag_uart           ;
;                   |scfifo:wfifo|                                                                                                        ; 52 (0)              ; 78 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |micro_10m50_top|micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                       ; scfifo                            ; work                ;
;                      |a_fffifo:subfifo|                                                                                                 ; 52 (1)              ; 78 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |micro_10m50_top|micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo                                                                                                                                                      ; a_fffifo                          ; work                ;
;                         |a_fefifo:fifo_state|                                                                                           ; 8 (8)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |micro_10m50_top|micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state                                                                                                                                  ; a_fefifo                          ; work                ;
;                         |lpm_counter:rd_ptr|                                                                                            ; 3 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |micro_10m50_top|micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_counter:rd_ptr                                                                                                                                   ; lpm_counter                       ; work                ;
;                            |cntr_ole:auto_generated|                                                                                    ; 3 (3)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |micro_10m50_top|micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_ole:auto_generated                                                                                                           ; cntr_ole                          ; work                ;
;                         |lpm_ff:last_data_node[0]|                                                                                      ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |micro_10m50_top|micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]                                                                                                                             ; lpm_ff                            ; work                ;
;                         |lpm_ff:last_data_node[1]|                                                                                      ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |micro_10m50_top|micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]                                                                                                                             ; lpm_ff                            ; work                ;
;                         |lpm_ff:last_data_node[2]|                                                                                      ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |micro_10m50_top|micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]                                                                                                                             ; lpm_ff                            ; work                ;
;                         |lpm_ff:last_data_node[3]|                                                                                      ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |micro_10m50_top|micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]                                                                                                                             ; lpm_ff                            ; work                ;
;                         |lpm_ff:last_data_node[4]|                                                                                      ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |micro_10m50_top|micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]                                                                                                                             ; lpm_ff                            ; work                ;
;                         |lpm_ff:last_data_node[5]|                                                                                      ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |micro_10m50_top|micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[5]                                                                                                                             ; lpm_ff                            ; work                ;
;                         |lpm_ff:last_data_node[6]|                                                                                      ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |micro_10m50_top|micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[6]                                                                                                                             ; lpm_ff                            ; work                ;
;                         |lpm_ff:last_data_node[7]|                                                                                      ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |micro_10m50_top|micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]                                                                                                                             ; lpm_ff                            ; work                ;
;                         |lpm_ff:output_buffer|                                                                                          ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |micro_10m50_top|micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:output_buffer                                                                                                                                 ; lpm_ff                            ; work                ;
;                         |lpm_mux:last_row_data_out_mux|                                                                                 ; 40 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |micro_10m50_top|micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux                                                                                                                        ; lpm_mux                           ; work                ;
;                            |mux_c6c:auto_generated|                                                                                     ; 40 (40)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |micro_10m50_top|micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_c6c:auto_generated                                                                                                 ; mux_c6c                           ; work                ;
;       |micro:core|                                                                                                                      ; 424 (424)           ; 108 (108)                 ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |micro_10m50_top|micro_embedded:micro|micro:core                                                                                                                                                                                                                                                                                                            ; micro                             ; work                ;
;          |lpm_mult:Mult0|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |micro_10m50_top|micro_embedded:micro|micro:core|lpm_mult:Mult0                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work                ;
;             |mult_4os:auto_generated|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |micro_10m50_top|micro_embedded:micro|micro:core|lpm_mult:Mult0|mult_4os:auto_generated                                                                                                                                                                                                                                                                     ; mult_4os                          ; work                ;
;       |micro_outport:port0|                                                                                                             ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |micro_10m50_top|micro_embedded:micro|micro_outport:port0                                                                                                                                                                                                                                                                                                   ; micro_outport                     ; work                ;
;       |micro_ram:ram0|                                                                                                                  ; 1 (1)               ; 1 (1)                     ; 40960       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |micro_10m50_top|micro_embedded:micro|micro_ram:ram0                                                                                                                                                                                                                                                                                                        ; micro_ram                         ; work                ;
;          |altsyncram:ram|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 40960       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |micro_10m50_top|micro_embedded:micro|micro_ram:ram0|altsyncram:ram                                                                                                                                                                                                                                                                                         ; altsyncram                        ; work                ;
;             |altsyncram_sbg1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 40960       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |micro_10m50_top|micro_embedded:micro|micro_ram:ram0|altsyncram:ram|altsyncram_sbg1:auto_generated                                                                                                                                                                                                                                                          ; altsyncram_sbg1                   ; work                ;
;       |micro_simple_timer:timer0|                                                                                                       ; 124 (124)           ; 65 (65)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |micro_10m50_top|micro_embedded:micro|micro_simple_timer:timer0                                                                                                                                                                                                                                                                                             ; micro_simple_timer                ; work                ;
;    |pll_10m:pll|                                                                                                                        ; 1 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |micro_10m50_top|pll_10m:pll                                                                                                                                                                                                                                                                                                                                ; pll_10m                           ; work                ;
;       |altpll:altpll_component|                                                                                                         ; 1 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |micro_10m50_top|pll_10m:pll|altpll:altpll_component                                                                                                                                                                                                                                                                                                        ; altpll                            ; work                ;
;          |pll_10m_altpll:auto_generated|                                                                                                ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |micro_10m50_top|pll_10m:pll|altpll:altpll_component|pll_10m_altpll:auto_generated                                                                                                                                                                                                                                                                          ; pll_10m_altpll                    ; work                ;
;    |sld_hub:auto_hub|                                                                                                                   ; 119 (1)             ; 76 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |micro_10m50_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld          ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 118 (0)             ; 76 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |micro_10m50_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld          ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 118 (0)             ; 76 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |micro_10m50_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab         ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 118 (1)             ; 76 (5)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |micro_10m50_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab         ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 117 (0)             ; 71 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |micro_10m50_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab         ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 117 (79)            ; 71 (43)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |micro_10m50_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work                ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 20 (20)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |micro_10m50_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work                ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |micro_10m50_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld          ;
;    |system_monitor:monitor|                                                                                                             ; 18 (18)             ; 21 (21)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |micro_10m50_top|system_monitor:monitor                                                                                                                                                                                                                                                                                                                     ; system_monitor                    ; work                ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+---------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                         ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+----------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------+
; micro_embedded:micro|micro_ram:ram0|altsyncram:ram|altsyncram_sbg1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 2048         ; 20           ; --           ; --           ; 40960 ; None ;
+----------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
; Vendor ; IP Core Name            ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                      ; IP Include File          ;
+--------+-------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |micro_10m50_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                          ;
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |micro_10m50_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                          ;
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |micro_10m50_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                          ;
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |micro_10m50_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                          ;
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |micro_10m50_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                          ;
; N/A    ; Qsys                    ; 18.1    ; N/A          ; N/A          ; |micro_10m50_top|micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart                                                                                                                                                                                                         ; JTAG_UART/jtag_uart.qsys ;
; Altera ; altera_avalon_jtag_uart ; 18.1    ; N/A          ; N/A          ; |micro_10m50_top|micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart                                                                                                                                                                           ; JTAG_UART/jtag_uart.qsys ;
; Altera ; altera_reset_controller ; 18.1    ; N/A          ; N/A          ; |micro_10m50_top|micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|altera_reset_controller:rst_controller                                                                                                                                                                  ; JTAG_UART/jtag_uart.qsys ;
; N/A    ; altera_int_osc          ; 18.1    ; N/A          ; N/A          ; |micro_10m50_top|internal_oscillator:oscillator                                                                                                                                                                                                                                      ; internal_oscillator.qsys ;
; Altera ; ALTPLL                  ; 18.1    ; N/A          ; N/A          ; |micro_10m50_top|pll_10m:pll                                                                                                                                                                                                                                                         ; pll_10m.v                ;
+--------+-------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |micro_10m50_top|micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_r:the_jtag_uart_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|a_fefifo:fifo_state|sm_emptyfull ;
+--------------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name         ; state_middle ; state_full ; state_empty                                                                                                                                                                                                  ;
+--------------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state_empty  ; 0            ; 0          ; 0                                                                                                                                                                                                            ;
; state_middle ; 1            ; 0          ; 1                                                                                                                                                                                                            ;
; state_full   ; 0            ; 1          ; 1                                                                                                                                                                                                            ;
+--------------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |micro_10m50_top|micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state|sm_emptyfull ;
+--------------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name         ; state_middle ; state_full ; state_empty                                                                                                                                                                                                  ;
+--------------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state_empty  ; 0            ; 0          ; 0                                                                                                                                                                                                            ;
; state_middle ; 1            ; 0          ; 1                                                                                                                                                                                                            ;
; state_full   ; 0            ; 1          ; 1                                                                                                                                                                                                            ;
+--------------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------+
; State Machine - |micro_10m50_top|micro_embedded:micro|micro:core|state ;
+---------------+--------------------------------------------------------+
; Name          ; state.EXECUTE                                          ;
+---------------+--------------------------------------------------------+
; state.FETCH   ; 0                                                      ;
; state.EXECUTE ; 1                                                      ;
+---------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                        ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|rvalid                             ; yes                                                              ; yes                                        ;
; micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|tck_t_dav                          ; yes                                                              ; yes                                        ;
; micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                    ; yes                                                              ; yes                                        ;
; micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|write_stalled                      ; yes                                                              ; yes                                        ;
; micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|rdata[7]                           ; yes                                                              ; yes                                        ;
; micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|wdata[0]                           ; yes                                                              ; yes                                        ;
; micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|rdata[0]                           ; yes                                                              ; yes                                        ;
; micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|read_req                           ; yes                                                              ; yes                                        ;
; micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|write_valid                        ; yes                                                              ; yes                                        ;
; micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|wdata[5]                           ; yes                                                              ; yes                                        ;
; micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|wdata[6]                           ; yes                                                              ; yes                                        ;
; micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|wdata[1]                           ; yes                                                              ; yes                                        ;
; micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|wdata[7]                           ; yes                                                              ; yes                                        ;
; micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|wdata[2]                           ; yes                                                              ; yes                                        ;
; micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|wdata[3]                           ; yes                                                              ; yes                                        ;
; micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|wdata[4]                           ; yes                                                              ; yes                                        ;
; micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|rdata[1]                           ; yes                                                              ; yes                                        ;
; micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|read                               ; yes                                                              ; yes                                        ;
; micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|write                              ; yes                                                              ; yes                                        ;
; micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|jupdate                            ; yes                                                              ; yes                                        ;
; micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|rdata[2]                           ; yes                                                              ; yes                                        ;
; micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|rdata[3]                           ; yes                                                              ; yes                                        ;
; micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|rdata[4]                           ; yes                                                              ; yes                                        ;
; micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|rdata[5]                           ; yes                                                              ; yes                                        ;
; micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|rdata[6]                           ; yes                                                              ; yes                                        ;
; Total number of protected registers is 27                                                                                                                                            ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                           ;
+-----------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                       ; Reason for Removal                     ;
+-----------------------------------------------------------------------------------------------------+----------------------------------------+
; micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|ien_AF    ; Stuck at GND due to stuck port data_in ;
; micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|ien_AE    ; Stuck at GND due to stuck port data_in ;
; micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|fifo_AF   ; Lost fanout                            ;
; micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|fifo_AE   ; Lost fanout                            ;
; micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|pause_irq ; Lost fanout                            ;
; micro_embedded:micro|micro:core|state~4                                                             ; Lost fanout                            ;
; Total Number of Removed Registers = 6                                                               ;                                        ;
+-----------------------------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------+
; Register name                                                                                    ; Reason for Removal        ; Registers Removed due to This Register                                                              ;
+--------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------+
; micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|ien_AF ; Stuck at GND              ; micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|fifo_AF,  ;
;                                                                                                  ; due to stuck port data_in ; micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|pause_irq ;
; micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|ien_AE ; Stuck at GND              ; micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|fifo_AE   ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                     ;
+--------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 499   ;
; Number of registers using Synchronous Clear  ; 31    ;
; Number of registers using Synchronous Load   ; 73    ;
; Number of registers using Asynchronous Clear ; 250   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 391   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                                                        ; 4       ;
; micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                      ; 11      ;
; micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                           ; 184     ;
; micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                                                                 ; 3       ;
; micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                            ; 1       ;
; micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                          ; 3       ;
; micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                            ; 1       ;
; micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                          ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 10                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |micro_10m50_top|micro_embedded:micro|micro:core|sf[0]                                                                                                                         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |micro_10m50_top|micro_embedded:micro|micro:core|address[1]                                                                                                                    ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |micro_10m50_top|micro_embedded:micro|micro:core|sp[7]                                                                                                                         ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |micro_10m50_top|micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|count[2]    ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |micro_10m50_top|micro_embedded:micro|micro_simple_timer:timer0|timer_reload_reg[2]                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |micro_10m50_top|micro_embedded:micro|micro_simple_timer:timer0|control_reg[2]                                                                                                 ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |micro_10m50_top|system_monitor:monitor|counter[6]                                                                                                                             ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |micro_10m50_top|micro_embedded:micro|micro_simple_timer:timer0|readdata[18]                                                                                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |micro_10m50_top|micro_embedded:micro|micro_simple_timer:timer0|readdata[0]                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |micro_10m50_top|micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|td_shift[8] ;
; 5:1                ; 14 bits   ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |micro_10m50_top|micro_embedded:micro|micro:core|pc[4]                                                                                                                         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |micro_10m50_top|micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|td_shift[7] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |micro_10m50_top|micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|td_shift[4] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |micro_10m50_top|micro_embedded:micro|micro:core|rn[18]                                                                                                                        ;
; 6:1                ; 20 bits   ; 80 LEs        ; 40 LEs               ; 40 LEs                 ; Yes        ; |micro_10m50_top|micro_embedded:micro|micro_simple_timer:timer0|timer_counter_reg[17]                                                                                          ;
; 5:1                ; 18 bits   ; 54 LEs        ; 36 LEs               ; 18 LEs                 ; Yes        ; |micro_10m50_top|micro_embedded:micro|micro:core|rn[1]                                                                                                                         ;
; 14:1               ; 4 bits    ; 36 LEs        ; 32 LEs               ; 4 LEs                  ; Yes        ; |micro_10m50_top|micro_embedded:micro|micro:core|rt[1]                                                                                                                         ;
; 15:1               ; 2 bits    ; 20 LEs        ; 14 LEs               ; 6 LEs                  ; Yes        ; |micro_10m50_top|micro_embedded:micro|micro:core|rt[17]                                                                                                                        ;
; 15:1               ; 2 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |micro_10m50_top|micro_embedded:micro|micro:core|rt[14]                                                                                                                        ;
; 15:1               ; 10 bits   ; 100 LEs       ; 80 LEs               ; 20 LEs                 ; Yes        ; |micro_10m50_top|micro_embedded:micro|micro:core|rt[8]                                                                                                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |micro_10m50_top|micro_embedded:micro|micro:core|Mux2                                                                                                                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |micro_10m50_top|micro_embedded:micro|micro:core|ShiftLeft0                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |micro_10m50_top|micro_embedded:micro|micro:core|ShiftLeft0                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |micro_10m50_top|micro_embedded:micro|micro:core|state                                                                                                                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |micro_10m50_top|micro_embedded:micro|core_readdata[15]                                                                                                                        ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |micro_10m50_top|micro_embedded:micro|core_readdata[12]                                                                                                                        ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; No         ; |micro_10m50_top|micro_embedded:micro|core_readdata[7]                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for micro_embedded:micro|micro_ram:ram0|altsyncram:ram|altsyncram_sbg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |micro_10m50_top ;
+----------------+----------------------------------+-----------------------------+
; Parameter Name ; Value                            ; Type                        ;
+----------------+----------------------------------+-----------------------------+
; WIDTH          ; 20                               ; Signed Integer              ;
; ISA            ; 5                                ; Signed Integer              ;
; RAM_WORDS      ; 2048                             ; Signed Integer              ;
; MULT_SIZE      ; 18                               ; Signed Integer              ;
; STACK_DEPTH    ; 32                               ; Signed Integer              ;
; FILE           ; code.mif                         ; String                      ;
; SYSTEM_CLOCK   ; 50000000                         ; Signed Integer              ;
; OP_MASK        ; 11111111111111111111111111111111 ; Unsigned Binary             ;
+----------------+----------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_10m:pll|altpll:altpll_component ;
+-------------------------------+---------------------------+----------------------+
; Parameter Name                ; Value                     ; Type                 ;
+-------------------------------+---------------------------+----------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped              ;
; PLL_TYPE                      ; AUTO                      ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_10m ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped              ;
; SCAN_CHAIN                    ; LONG                      ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped              ;
; LOCK_HIGH                     ; 1                         ; Untyped              ;
; LOCK_LOW                      ; 1                         ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped              ;
; SKIP_VCO                      ; OFF                       ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped              ;
; BANDWIDTH                     ; 0                         ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped              ;
; DOWN_SPREAD                   ; 0                         ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped              ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped              ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped              ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped              ;
; CLK0_DIVIDE_BY                ; 1                         ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped              ;
; DPA_DIVIDER                   ; 0                         ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped              ;
; VCO_MIN                       ; 0                         ; Untyped              ;
; VCO_MAX                       ; 0                         ; Untyped              ;
; VCO_CENTER                    ; 0                         ; Untyped              ;
; PFD_MIN                       ; 0                         ; Untyped              ;
; PFD_MAX                       ; 0                         ; Untyped              ;
; M_INITIAL                     ; 0                         ; Untyped              ;
; M                             ; 0                         ; Untyped              ;
; N                             ; 1                         ; Untyped              ;
; M2                            ; 1                         ; Untyped              ;
; N2                            ; 1                         ; Untyped              ;
; SS                            ; 1                         ; Untyped              ;
; C0_HIGH                       ; 0                         ; Untyped              ;
; C1_HIGH                       ; 0                         ; Untyped              ;
; C2_HIGH                       ; 0                         ; Untyped              ;
; C3_HIGH                       ; 0                         ; Untyped              ;
; C4_HIGH                       ; 0                         ; Untyped              ;
; C5_HIGH                       ; 0                         ; Untyped              ;
; C6_HIGH                       ; 0                         ; Untyped              ;
; C7_HIGH                       ; 0                         ; Untyped              ;
; C8_HIGH                       ; 0                         ; Untyped              ;
; C9_HIGH                       ; 0                         ; Untyped              ;
; C0_LOW                        ; 0                         ; Untyped              ;
; C1_LOW                        ; 0                         ; Untyped              ;
; C2_LOW                        ; 0                         ; Untyped              ;
; C3_LOW                        ; 0                         ; Untyped              ;
; C4_LOW                        ; 0                         ; Untyped              ;
; C5_LOW                        ; 0                         ; Untyped              ;
; C6_LOW                        ; 0                         ; Untyped              ;
; C7_LOW                        ; 0                         ; Untyped              ;
; C8_LOW                        ; 0                         ; Untyped              ;
; C9_LOW                        ; 0                         ; Untyped              ;
; C0_INITIAL                    ; 0                         ; Untyped              ;
; C1_INITIAL                    ; 0                         ; Untyped              ;
; C2_INITIAL                    ; 0                         ; Untyped              ;
; C3_INITIAL                    ; 0                         ; Untyped              ;
; C4_INITIAL                    ; 0                         ; Untyped              ;
; C5_INITIAL                    ; 0                         ; Untyped              ;
; C6_INITIAL                    ; 0                         ; Untyped              ;
; C7_INITIAL                    ; 0                         ; Untyped              ;
; C8_INITIAL                    ; 0                         ; Untyped              ;
; C9_INITIAL                    ; 0                         ; Untyped              ;
; C0_MODE                       ; BYPASS                    ; Untyped              ;
; C1_MODE                       ; BYPASS                    ; Untyped              ;
; C2_MODE                       ; BYPASS                    ; Untyped              ;
; C3_MODE                       ; BYPASS                    ; Untyped              ;
; C4_MODE                       ; BYPASS                    ; Untyped              ;
; C5_MODE                       ; BYPASS                    ; Untyped              ;
; C6_MODE                       ; BYPASS                    ; Untyped              ;
; C7_MODE                       ; BYPASS                    ; Untyped              ;
; C8_MODE                       ; BYPASS                    ; Untyped              ;
; C9_MODE                       ; BYPASS                    ; Untyped              ;
; C0_PH                         ; 0                         ; Untyped              ;
; C1_PH                         ; 0                         ; Untyped              ;
; C2_PH                         ; 0                         ; Untyped              ;
; C3_PH                         ; 0                         ; Untyped              ;
; C4_PH                         ; 0                         ; Untyped              ;
; C5_PH                         ; 0                         ; Untyped              ;
; C6_PH                         ; 0                         ; Untyped              ;
; C7_PH                         ; 0                         ; Untyped              ;
; C8_PH                         ; 0                         ; Untyped              ;
; C9_PH                         ; 0                         ; Untyped              ;
; L0_HIGH                       ; 1                         ; Untyped              ;
; L1_HIGH                       ; 1                         ; Untyped              ;
; G0_HIGH                       ; 1                         ; Untyped              ;
; G1_HIGH                       ; 1                         ; Untyped              ;
; G2_HIGH                       ; 1                         ; Untyped              ;
; G3_HIGH                       ; 1                         ; Untyped              ;
; E0_HIGH                       ; 1                         ; Untyped              ;
; E1_HIGH                       ; 1                         ; Untyped              ;
; E2_HIGH                       ; 1                         ; Untyped              ;
; E3_HIGH                       ; 1                         ; Untyped              ;
; L0_LOW                        ; 1                         ; Untyped              ;
; L1_LOW                        ; 1                         ; Untyped              ;
; G0_LOW                        ; 1                         ; Untyped              ;
; G1_LOW                        ; 1                         ; Untyped              ;
; G2_LOW                        ; 1                         ; Untyped              ;
; G3_LOW                        ; 1                         ; Untyped              ;
; E0_LOW                        ; 1                         ; Untyped              ;
; E1_LOW                        ; 1                         ; Untyped              ;
; E2_LOW                        ; 1                         ; Untyped              ;
; E3_LOW                        ; 1                         ; Untyped              ;
; L0_INITIAL                    ; 1                         ; Untyped              ;
; L1_INITIAL                    ; 1                         ; Untyped              ;
; G0_INITIAL                    ; 1                         ; Untyped              ;
; G1_INITIAL                    ; 1                         ; Untyped              ;
; G2_INITIAL                    ; 1                         ; Untyped              ;
; G3_INITIAL                    ; 1                         ; Untyped              ;
; E0_INITIAL                    ; 1                         ; Untyped              ;
; E1_INITIAL                    ; 1                         ; Untyped              ;
; E2_INITIAL                    ; 1                         ; Untyped              ;
; E3_INITIAL                    ; 1                         ; Untyped              ;
; L0_MODE                       ; BYPASS                    ; Untyped              ;
; L1_MODE                       ; BYPASS                    ; Untyped              ;
; G0_MODE                       ; BYPASS                    ; Untyped              ;
; G1_MODE                       ; BYPASS                    ; Untyped              ;
; G2_MODE                       ; BYPASS                    ; Untyped              ;
; G3_MODE                       ; BYPASS                    ; Untyped              ;
; E0_MODE                       ; BYPASS                    ; Untyped              ;
; E1_MODE                       ; BYPASS                    ; Untyped              ;
; E2_MODE                       ; BYPASS                    ; Untyped              ;
; E3_MODE                       ; BYPASS                    ; Untyped              ;
; L0_PH                         ; 0                         ; Untyped              ;
; L1_PH                         ; 0                         ; Untyped              ;
; G0_PH                         ; 0                         ; Untyped              ;
; G1_PH                         ; 0                         ; Untyped              ;
; G2_PH                         ; 0                         ; Untyped              ;
; G3_PH                         ; 0                         ; Untyped              ;
; E0_PH                         ; 0                         ; Untyped              ;
; E1_PH                         ; 0                         ; Untyped              ;
; E2_PH                         ; 0                         ; Untyped              ;
; E3_PH                         ; 0                         ; Untyped              ;
; M_PH                          ; 0                         ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped              ;
; CLK0_COUNTER                  ; G0                        ; Untyped              ;
; CLK1_COUNTER                  ; G0                        ; Untyped              ;
; CLK2_COUNTER                  ; G0                        ; Untyped              ;
; CLK3_COUNTER                  ; G0                        ; Untyped              ;
; CLK4_COUNTER                  ; G0                        ; Untyped              ;
; CLK5_COUNTER                  ; G0                        ; Untyped              ;
; CLK6_COUNTER                  ; E0                        ; Untyped              ;
; CLK7_COUNTER                  ; E1                        ; Untyped              ;
; CLK8_COUNTER                  ; E2                        ; Untyped              ;
; CLK9_COUNTER                  ; E3                        ; Untyped              ;
; L0_TIME_DELAY                 ; 0                         ; Untyped              ;
; L1_TIME_DELAY                 ; 0                         ; Untyped              ;
; G0_TIME_DELAY                 ; 0                         ; Untyped              ;
; G1_TIME_DELAY                 ; 0                         ; Untyped              ;
; G2_TIME_DELAY                 ; 0                         ; Untyped              ;
; G3_TIME_DELAY                 ; 0                         ; Untyped              ;
; E0_TIME_DELAY                 ; 0                         ; Untyped              ;
; E1_TIME_DELAY                 ; 0                         ; Untyped              ;
; E2_TIME_DELAY                 ; 0                         ; Untyped              ;
; E3_TIME_DELAY                 ; 0                         ; Untyped              ;
; M_TIME_DELAY                  ; 0                         ; Untyped              ;
; N_TIME_DELAY                  ; 0                         ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped              ;
; ENABLE0_COUNTER               ; L0                        ; Untyped              ;
; ENABLE1_COUNTER               ; L0                        ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped              ;
; LOOP_FILTER_C                 ; 5                         ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped              ;
; VCO_POST_SCALE                ; 0                         ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                    ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped              ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped              ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped              ;
; M_TEST_SOURCE                 ; 5                         ; Untyped              ;
; C0_TEST_SOURCE                ; 5                         ; Untyped              ;
; C1_TEST_SOURCE                ; 5                         ; Untyped              ;
; C2_TEST_SOURCE                ; 5                         ; Untyped              ;
; C3_TEST_SOURCE                ; 5                         ; Untyped              ;
; C4_TEST_SOURCE                ; 5                         ; Untyped              ;
; C5_TEST_SOURCE                ; 5                         ; Untyped              ;
; C6_TEST_SOURCE                ; 5                         ; Untyped              ;
; C7_TEST_SOURCE                ; 5                         ; Untyped              ;
; C8_TEST_SOURCE                ; 5                         ; Untyped              ;
; C9_TEST_SOURCE                ; 5                         ; Untyped              ;
; CBXI_PARAMETER                ; pll_10m_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped              ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped              ;
; DEVICE_FAMILY                 ; MAX 10                    ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE       ;
+-------------------------------+---------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: internal_oscillator:oscillator|altera_int_osc:int_osc_0 ;
+-----------------+--------+---------------------------------------------------------------------------+
; Parameter Name  ; Value  ; Type                                                                      ;
+-----------------+--------+---------------------------------------------------------------------------+
; DEVICE_FAMILY   ; MAX 10 ; String                                                                    ;
; DEVICE_ID       ; 50     ; String                                                                    ;
; CLOCK_FREQUENCY ; 77     ; String                                                                    ;
+-----------------+--------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_monitor:monitor ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; CLOCKS         ; 1     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micro_embedded:micro   ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; CLOCK_RATE_HZ  ; 50000000                         ; Signed Integer  ;
; FILE           ; code.mif                         ; String          ;
; WIDTH          ; 20                               ; Signed Integer  ;
; OP_MASK        ; 11111111111111111111111111111111 ; Unsigned Binary ;
; ISA            ; 5                                ; Signed Integer  ;
; RAM_WORDS      ; 2048                             ; Signed Integer  ;
; STACK_DEPTH    ; 32                               ; Signed Integer  ;
; MULT_SIZE      ; 18                               ; Signed Integer  ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micro_embedded:micro|micro:core ;
+----------------+----------------------------------+--------------------------+
; Parameter Name ; Value                            ; Type                     ;
+----------------+----------------------------------+--------------------------+
; WIDTHA         ; 12                               ; Signed Integer           ;
; WIDTHD         ; 20                               ; Signed Integer           ;
; ISA            ; 5                                ; Signed Integer           ;
; OP_MASK        ; 11111111111111111111111111111111 ; Unsigned Binary          ;
; RESET_ADDR     ; 00000000000000000000000000010100 ; Unsigned Binary          ;
; IRQ_ADDR       ; 00000000000000000000000000010000 ; Unsigned Binary          ;
; STACK_ADDR     ; 2016                             ; Signed Integer           ;
; MULT_SIZE      ; 18                               ; Signed Integer           ;
+----------------+----------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micro_embedded:micro|micro_ram:ram0 ;
+----------------+----------+------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                 ;
+----------------+----------+------------------------------------------------------+
; WIDTHD         ; 20       ; Signed Integer                                       ;
; WIDTHA         ; 11       ; Signed Integer                                       ;
; RAM_TYPE       ; MIF      ; String                                               ;
; FILE           ; code.mif ; String                                               ;
+----------------+----------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micro_embedded:micro|micro_ram:ram0|altsyncram:ram ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                             ;
; WIDTH_A                            ; 20                   ; Signed Integer                      ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                      ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 1                    ; Untyped                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; code.mif             ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                             ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_sbg1      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micro_embedded:micro|jtag_uart_top:jtag ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; WIDTHD         ; 20    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value   ; Type                                                                                                                                                                          ;
+-------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON      ; AUTO_CARRY                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF     ; IGNORE_CARRY                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON      ; AUTO_CASCADE                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF     ; IGNORE_CASCADE                                                                                                                                                                ;
; lpm_width               ; 8       ; Signed Integer                                                                                                                                                                ;
; LPM_NUMWORDS            ; 8       ; Signed Integer                                                                                                                                                                ;
; LPM_WIDTHU              ; 3       ; Signed Integer                                                                                                                                                                ;
; LPM_SHOWAHEAD           ; OFF     ; Untyped                                                                                                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF     ; Untyped                                                                                                                                                                       ;
; OVERFLOW_CHECKING       ; OFF     ; Untyped                                                                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF     ; Untyped                                                                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF     ; Untyped                                                                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0       ; Untyped                                                                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0       ; Untyped                                                                                                                                                                       ;
; ENABLE_ECC              ; FALSE   ; Untyped                                                                                                                                                                       ;
; USE_EAB                 ; OFF     ; Untyped                                                                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5       ; Untyped                                                                                                                                                                       ;
; DEVICE_FAMILY           ; MAX 10  ; Untyped                                                                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5       ; Untyped                                                                                                                                                                       ;
; CBXI_PARAMETER          ; NOTHING ; Untyped                                                                                                                                                                       ;
+-------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_r:the_jtag_uart_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value   ; Type                                                                                                                                                                          ;
+-------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON      ; AUTO_CARRY                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF     ; IGNORE_CARRY                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON      ; AUTO_CASCADE                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF     ; IGNORE_CASCADE                                                                                                                                                                ;
; lpm_width               ; 8       ; Signed Integer                                                                                                                                                                ;
; LPM_NUMWORDS            ; 8       ; Signed Integer                                                                                                                                                                ;
; LPM_WIDTHU              ; 3       ; Signed Integer                                                                                                                                                                ;
; LPM_SHOWAHEAD           ; OFF     ; Untyped                                                                                                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF     ; Untyped                                                                                                                                                                       ;
; OVERFLOW_CHECKING       ; OFF     ; Untyped                                                                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF     ; Untyped                                                                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF     ; Untyped                                                                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0       ; Untyped                                                                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0       ; Untyped                                                                                                                                                                       ;
; ENABLE_ECC              ; FALSE   ; Untyped                                                                                                                                                                       ;
; USE_EAB                 ; OFF     ; Untyped                                                                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5       ; Untyped                                                                                                                                                                       ;
; DEVICE_FAMILY           ; MAX 10  ; Untyped                                                                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5       ; Untyped                                                                                                                                                                       ;
; CBXI_PARAMETER          ; NOTHING ; Untyped                                                                                                                                                                       ;
+-------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                     ;
+---------------------------+----------+----------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                           ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                           ;
+---------------------------+----------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micro_embedded:micro|micro_outport:port0 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; WIDTHD         ; 1     ; Signed Integer                                               ;
; RESET_STATE    ; 0     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: micro_embedded:micro|micro_simple_timer:timer0 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; WIDTHD         ; 20    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: micro_embedded:micro|micro:core|lpm_mult:Mult0 ;
+------------------------------------------------+----------+-------------------------------------+
; Parameter Name                                 ; Value    ; Type                                ;
+------------------------------------------------+----------+-------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                      ;
; LPM_WIDTHA                                     ; 18       ; Untyped                             ;
; LPM_WIDTHB                                     ; 18       ; Untyped                             ;
; LPM_WIDTHP                                     ; 36       ; Untyped                             ;
; LPM_WIDTHR                                     ; 36       ; Untyped                             ;
; LPM_WIDTHS                                     ; 1        ; Untyped                             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                             ;
; LPM_PIPELINE                                   ; 0        ; Untyped                             ;
; LATENCY                                        ; 0        ; Untyped                             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                             ;
; USE_EAB                                        ; OFF      ; Untyped                             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                             ;
; CBXI_PARAMETER                                 ; mult_4os ; Untyped                             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                             ;
+------------------------------------------------+----------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                        ;
+-------------------------------+-------------------------------------+
; Name                          ; Value                               ;
+-------------------------------+-------------------------------------+
; Number of entity instances    ; 1                                   ;
; Entity Instance               ; pll_10m:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                              ;
;     -- PLL_TYPE               ; AUTO                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                   ;
+-------------------------------+-------------------------------------+


+------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                               ;
+-------------------------------------------+----------------------------------------------------+
; Name                                      ; Value                                              ;
+-------------------------------------------+----------------------------------------------------+
; Number of entity instances                ; 1                                                  ;
; Entity Instance                           ; micro_embedded:micro|micro_ram:ram0|altsyncram:ram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                        ;
;     -- WIDTH_A                            ; 20                                                 ;
;     -- NUMWORDS_A                         ; 2048                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
+-------------------------------------------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                      ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                                                    ;
; Entity Instance            ; micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                         ;
;     -- lpm_width           ; 8                                                                                                                                                                    ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                  ;
;     -- USE_EAB             ; OFF                                                                                                                                                                  ;
; Entity Instance            ; micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_r:the_jtag_uart_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                         ;
;     -- lpm_width           ; 8                                                                                                                                                                    ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                  ;
;     -- USE_EAB             ; OFF                                                                                                                                                                  ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                         ;
+---------------------------------------+------------------------------------------------+
; Name                                  ; Value                                          ;
+---------------------------------------+------------------------------------------------+
; Number of entity instances            ; 1                                              ;
; Entity Instance                       ; micro_embedded:micro|micro:core|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 18                                             ;
;     -- LPM_WIDTHB                     ; 18                                             ;
;     -- LPM_WIDTHP                     ; 36                                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
+---------------------------------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                         ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                                    ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                   ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                                    ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                              ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                              ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                              ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                              ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                              ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                              ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                              ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                              ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                              ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                              ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                              ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                              ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                              ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                              ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                              ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                              ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                              ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                              ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                              ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                              ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                              ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                              ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                              ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                              ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                              ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                              ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                              ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                              ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                              ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                              ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                              ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic"     ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart"                        ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart"                                           ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                             ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; slave_chipselect        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; slave_readdata[14..11]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; slave_readdata[31]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; slave_writedata[31..11] ; Input  ; Info     ; Stuck at GND                                                                        ;
; slave_writedata[9..8]   ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "micro_embedded:micro|jtag_uart_top:jtag"                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; irq  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "micro_embedded:micro|micro:core" ;
+------------+-------+----------+-----------------------------+
; Port       ; Type  ; Severity ; Details                     ;
+------------+-------+----------+-----------------------------+
; irq[19..1] ; Input ; Info     ; Stuck at GND                ;
+------------+-------+----------+-----------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "internal_oscillator:oscillator" ;
+--------+-------+----------+--------------------------------+
; Port   ; Type  ; Severity ; Details                        ;
+--------+-------+----------+--------------------------------+
; oscena ; Input ; Info     ; Stuck at VCC                   ;
+--------+-------+----------+--------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+------------------------+----------------------------+
; Type                   ; Count                      ;
+------------------------+----------------------------+
; boundary_port          ; 15                         ;
; cycloneiii_ff          ; 423                        ;
;     CLR                ; 35                         ;
;     ENA                ; 109                        ;
;     ENA CLR            ; 187                        ;
;     ENA CLR SCLR       ; 2                          ;
;     ENA CLR SLD        ; 3                          ;
;     ENA SCLR           ; 7                          ;
;     ENA SLD            ; 36                         ;
;     SCLR               ; 9                          ;
;     SCLR SLD           ; 1                          ;
;     SLD                ; 24                         ;
;     plain              ; 10                         ;
; cycloneiii_io_obuf     ; 1                          ;
; cycloneiii_lcell_comb  ; 805                        ;
;     arith              ; 88                         ;
;         2 data inputs  ; 50                         ;
;         3 data inputs  ; 38                         ;
;     normal             ; 717                        ;
;         0 data inputs  ; 1                          ;
;         1 data inputs  ; 9                          ;
;         2 data inputs  ; 93                         ;
;         3 data inputs  ; 105                        ;
;         4 data inputs  ; 509                        ;
; cycloneiii_mac_mult    ; 1                          ;
; cycloneiii_mac_out     ; 1                          ;
; cycloneiii_pll         ; 1                          ;
; cycloneiii_ram_block   ; 20                         ;
; fiftyfivenm_oscillator ; 1                          ;
;                        ;                            ;
; Max LUT depth          ; 12.30                      ;
; Average LUT depth      ; 5.35                       ;
+------------------------+----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Wed Apr 29 13:33:49 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off micro_10m50_top -c micro_10m50_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /quartusprojects/ip/forth_micro/micro.sv
    Info (12023): Found entity 1: micro File: D:/QuartusProjects/IP/forth_micro/micro.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /quartusprojects/ip/peripherals/micro_simple_timer.sv
    Info (12023): Found entity 1: micro_simple_timer File: D:/QuartusProjects/IP/peripherals/micro_simple_timer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /quartusprojects/ip/peripherals/micro_ram.sv
    Info (12023): Found entity 1: micro_ram File: D:/QuartusProjects/IP/peripherals/micro_ram.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /quartusprojects/ip/peripherals/micro_outport.sv
    Info (12023): Found entity 1: micro_outport File: D:/QuartusProjects/IP/peripherals/micro_outport.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /quartusprojects/ip/common/system_monitor.sv
    Info (12023): Found entity 1: system_monitor File: D:/QuartusProjects/IP/common/system_monitor.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file internal_oscillator/synthesis/internal_oscillator.v
    Info (12023): Found entity 1: internal_oscillator File: D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/internal_oscillator/synthesis/internal_oscillator.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file internal_oscillator/synthesis/submodules/altera_int_osc.v
    Info (12023): Found entity 1: altera_int_osc File: D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/internal_oscillator/synthesis/submodules/altera_int_osc.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file jtag_uart/jtag_uart/synthesis/jtag_uart.v
    Info (12023): Found entity 1: jtag_uart File: D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/JTAG_UART/jtag_uart/synthesis/jtag_uart.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file jtag_uart/jtag_uart/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file jtag_uart/jtag_uart/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 5 design units, including 5 entities, in source file jtag_uart/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v
    Info (12023): Found entity 1: jtag_uart_jtag_uart_sim_scfifo_w File: D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v Line: 21
    Info (12023): Found entity 2: jtag_uart_jtag_uart_scfifo_w File: D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v Line: 78
    Info (12023): Found entity 3: jtag_uart_jtag_uart_sim_scfifo_r File: D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v Line: 164
    Info (12023): Found entity 4: jtag_uart_jtag_uart_scfifo_r File: D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v Line: 243
    Info (12023): Found entity 5: jtag_uart_jtag_uart File: D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file jtag_uart/jtag_uart_top.sv
    Info (12023): Found entity 1: jtag_uart_top File: D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/JTAG_UART/jtag_uart_top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file micro_embedded.sv
    Info (12023): Found entity 1: micro_embedded File: D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/micro_embedded.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file micro_10m50_top.sv
    Info (12023): Found entity 1: micro_10m50_top File: D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/micro_10m50_top.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file pll_10m.v
    Info (12023): Found entity 1: pll_10m File: D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/pll_10m.v Line: 39
Info (12127): Elaborating entity "micro_10m50_top" for the top level hierarchy
Info (12128): Elaborating entity "pll_10m" for hierarchy "pll_10m:pll" File: D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/micro_10m50_top.sv Line: 29
Info (12128): Elaborating entity "altpll" for hierarchy "pll_10m:pll|altpll:altpll_component" File: D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/pll_10m.v Line: 103
Info (12130): Elaborated megafunction instantiation "pll_10m:pll|altpll:altpll_component" File: D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/pll_10m.v Line: 103
Info (12133): Instantiated megafunction "pll_10m:pll|altpll:altpll_component" with the following parameter: File: D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/pll_10m.v Line: 103
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_10m"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_10m_altpll.v
    Info (12023): Found entity 1: pll_10m_altpll File: D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/db/pll_10m_altpll.v Line: 30
Info (12128): Elaborating entity "pll_10m_altpll" for hierarchy "pll_10m:pll|altpll:altpll_component|pll_10m_altpll:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "internal_oscillator" for hierarchy "internal_oscillator:oscillator" File: D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/micro_10m50_top.sv Line: 34
Info (12128): Elaborating entity "altera_int_osc" for hierarchy "internal_oscillator:oscillator|altera_int_osc:int_osc_0" File: D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/internal_oscillator/synthesis/internal_oscillator.v Line: 18
Info (12128): Elaborating entity "system_monitor" for hierarchy "system_monitor:monitor" File: D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/micro_10m50_top.sv Line: 45
Info (12128): Elaborating entity "micro_embedded" for hierarchy "micro_embedded:micro" File: D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/micro_10m50_top.sv Line: 62
Info (10648): Verilog HDL Display System Task info at micro_embedded.sv(54): RESET_ADDRESS 00000014 File: D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/micro_embedded.sv Line: 54
Info (10648): Verilog HDL Display System Task info at micro_embedded.sv(55): IRQ_ADDRESS   00000010 File: D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/micro_embedded.sv Line: 55
Info (10648): Verilog HDL Display System Task info at micro_embedded.sv(56): RAM0_BASE     00000000 File: D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/micro_embedded.sv Line: 56
Info (10648): Verilog HDL Display System Task info at micro_embedded.sv(57): JTAG_BASE     00000800 File: D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/micro_embedded.sv Line: 57
Info (10648): Verilog HDL Display System Task info at micro_embedded.sv(58): PORT0_BASE    00000810 File: D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/micro_embedded.sv Line: 58
Info (10648): Verilog HDL Display System Task info at micro_embedded.sv(59): TIMER0_BASE   00000820 File: D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/micro_embedded.sv Line: 59
Info (12128): Elaborating entity "micro" for hierarchy "micro_embedded:micro|micro:core" File: D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/micro_embedded.sv Line: 94
Info (12128): Elaborating entity "micro_ram" for hierarchy "micro_embedded:micro|micro_ram:ram0" File: D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/micro_embedded.sv Line: 114
Info (12128): Elaborating entity "altsyncram" for hierarchy "micro_embedded:micro|micro_ram:ram0|altsyncram:ram" File: D:/QuartusProjects/IP/peripherals/micro_ram.sv Line: 86
Info (12130): Elaborated megafunction instantiation "micro_embedded:micro|micro_ram:ram0|altsyncram:ram" File: D:/QuartusProjects/IP/peripherals/micro_ram.sv Line: 86
Info (12133): Instantiated megafunction "micro_embedded:micro|micro_ram:ram0|altsyncram:ram" with the following parameter: File: D:/QuartusProjects/IP/peripherals/micro_ram.sv Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "code.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "20"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sbg1.tdf
    Info (12023): Found entity 1: altsyncram_sbg1 File: D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/db/altsyncram_sbg1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_sbg1" for hierarchy "micro_embedded:micro|micro_ram:ram0|altsyncram:ram|altsyncram_sbg1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "jtag_uart_top" for hierarchy "micro_embedded:micro|jtag_uart_top:jtag" File: D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/micro_embedded.sv Line: 132
Info (12128): Elaborating entity "jtag_uart" for hierarchy "micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart" File: D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/JTAG_UART/jtag_uart_top.sv Line: 43
Info (12128): Elaborating entity "jtag_uart_jtag_uart" for hierarchy "micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart" File: D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/JTAG_UART/jtag_uart/synthesis/jtag_uart.v Line: 32
Info (12128): Elaborating entity "jtag_uart_jtag_uart_scfifo_w" for hierarchy "micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w" File: D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo" File: D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v Line: 139
Info (12130): Elaborated megafunction instantiation "micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo" File: D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v Line: 139
Info (12133): Instantiated megafunction "micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "8"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "3"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "OFF"
Info (12128): Elaborating entity "a_fffifo" for hierarchy "micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 278
Info (12131): Elaborated megafunction instantiation "micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo", which is child of megafunction instantiation "micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 278
Info (12128): Elaborating entity "lpm_ff" for hierarchy "micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.tdf Line: 101
Info (12131): Elaborated megafunction instantiation "micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]", which is child of megafunction instantiation "micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.tdf Line: 101
Info (12128): Elaborating entity "lpm_mux" for hierarchy "micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.tdf Line: 102
Info (12131): Elaborated megafunction instantiation "micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux", which is child of megafunction instantiation "micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.tdf Line: 102
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_c6c.tdf
    Info (12023): Found entity 1: mux_c6c File: D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/db/mux_c6c.tdf Line: 22
Info (12128): Elaborating entity "mux_c6c" for hierarchy "micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_c6c:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 86
Info (12128): Elaborating entity "lpm_counter" for hierarchy "micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_counter:rd_ptr" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.tdf Line: 104
Info (12131): Elaborated megafunction instantiation "micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_counter:rd_ptr", which is child of megafunction instantiation "micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.tdf Line: 104
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ole.tdf
    Info (12023): Found entity 1: cntr_ole File: D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/db/cntr_ole.tdf Line: 25
Info (12128): Elaborating entity "cntr_ole" for hierarchy "micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_ole:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 258
Info (12128): Elaborating entity "a_fefifo" for hierarchy "micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.tdf Line: 111
Info (12131): Elaborated megafunction instantiation "micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state", which is child of megafunction instantiation "micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.tdf Line: 111
Info (12128): Elaborating entity "lpm_compare" for hierarchy "micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fefifo.tdf Line: 76
Info (12131): Elaborated megafunction instantiation "micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare", which is child of megafunction instantiation "micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fefifo.tdf Line: 76
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_upf.tdf
    Info (12023): Found entity 1: cmpr_upf File: D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/db/cmpr_upf.tdf Line: 22
Info (12128): Elaborating entity "cmpr_upf" for hierarchy "micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_upf:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.tdf Line: 280
Info (12128): Elaborating entity "lpm_compare" for hierarchy "micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fefifo.tdf Line: 81
Info (12131): Elaborated megafunction instantiation "micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare", which is child of megafunction instantiation "micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w|scfifo:wfifo" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fefifo.tdf Line: 81
Info (12128): Elaborating entity "jtag_uart_jtag_uart_scfifo_r" for hierarchy "micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|jtag_uart_jtag_uart_scfifo_r:the_jtag_uart_jtag_uart_scfifo_r" File: D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic" File: D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v Line: 569
Info (12130): Elaborated megafunction instantiation "micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic" File: D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v Line: 569
Info (12133): Instantiated megafunction "micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic" with the following parameter: File: D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "3"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "3"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|jtag_uart_jtag_uart:jtag_uart|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|altera_reset_controller:rst_controller" File: D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/JTAG_UART/jtag_uart/synthesis/jtag_uart.v Line: 95
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "micro_embedded:micro|jtag_uart_top:jtag|jtag_uart:jtag_uart|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "micro_outport" for hierarchy "micro_embedded:micro|micro_outport:port0" File: D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/micro_embedded.sv Line: 151
Info (12128): Elaborating entity "micro_simple_timer" for hierarchy "micro_embedded:micro|micro_simple_timer:timer0" File: D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/micro_embedded.sv Line: 169
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.04.29.13:34:08 Progress: Loading sld970d10a0/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld970d10a0/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/db/ip/sld970d10a0/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld970d10a0/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/db/ip/sld970d10a0/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld970d10a0/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/db/ip/sld970d10a0/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld970d10a0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/db/ip/sld970d10a0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld970d10a0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/db/ip/sld970d10a0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/db/ip/sld970d10a0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld970d10a0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/db/ip/sld970d10a0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "micro_embedded:micro|micro:core|Mult0" File: D:/QuartusProjects/IP/forth_micro/micro.sv Line: 92
Info (12130): Elaborated megafunction instantiation "micro_embedded:micro|micro:core|lpm_mult:Mult0" File: D:/QuartusProjects/IP/forth_micro/micro.sv Line: 92
Info (12133): Instantiated megafunction "micro_embedded:micro|micro:core|lpm_mult:Mult0" with the following parameter: File: D:/QuartusProjects/IP/forth_micro/micro.sv Line: 92
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "18"
    Info (12134): Parameter "LPM_WIDTHP" = "36"
    Info (12134): Parameter "LPM_WIDTHR" = "36"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_4os.tdf
    Info (12023): Found entity 1: mult_4os File: D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/db/mult_4os.tdf Line: 28
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "onewire" has no driver File: D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/micro_10m50_top.sv Line: 20
Info (13000): Registers with preset signals will power-up high File: D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v Line: 352
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/output_files/micro_10m50_top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1166 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 2 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 1134 logic cells
    Info (21064): Implemented 20 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4851 megabytes
    Info: Processing ended: Wed Apr 29 13:34:23 2020
    Info: Elapsed time: 00:00:34
    Info: Total CPU time (on all processors): 00:01:03


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/output_files/micro_10m50_top.map.smsg.


