{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1626428333426 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pong EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"pong\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1626428333457 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1626428333514 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1626428333516 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1626428333516 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "vga_pll:u_vga_pll\|altpll:altpll_component\|vga_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"vga_pll:u_vga_pll\|altpll:altpll_component\|vga_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vga_pll:u_vga_pll\|altpll:altpll_component\|vga_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for vga_pll:u_vga_pll\|altpll:altpll_component\|vga_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/vga_pll_altpll.v" "" { Text "D:/WHU/dianzi/project/pong/db/vga_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/WHU/dianzi/project/pong/" { { 0 { 0 ""} 0 281 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1626428333636 ""}  } { { "db/vga_pll_altpll.v" "" { Text "D:/WHU/dianzi/project/pong/db/vga_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/WHU/dianzi/project/pong/" { { 0 { 0 ""} 0 281 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1626428333636 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1626428333699 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1626428334352 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1626428334352 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1626428334352 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1626428334352 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1626428334352 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1626428334352 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1626428334352 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1626428334352 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1626428334352 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1626428334352 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/applications/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/applications/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/applications/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WHU/dianzi/project/pong/" { { 0 { 0 ""} 0 1458 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1626428334372 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/applications/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/applications/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/applications/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WHU/dianzi/project/pong/" { { 0 { 0 ""} 0 1460 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1626428334372 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/applications/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/applications/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/applications/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WHU/dianzi/project/pong/" { { 0 { 0 ""} 0 1462 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1626428334372 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/applications/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/applications/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/applications/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WHU/dianzi/project/pong/" { { 0 { 0 ""} 0 1464 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1626428334372 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/applications/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/applications/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/applications/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WHU/dianzi/project/pong/" { { 0 { 0 ""} 0 1466 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1626428334372 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1626428334372 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1626428334376 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pong.sdc " "Synopsys Design Constraints File file not found: 'pong.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1626428336292 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1626428336293 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1626428336296 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1626428336300 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1626428336301 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1626428336302 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node sys_clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1626428336349 ""}  } { { "vag_b.v" "" { Text "D:/WHU/dianzi/project/pong/vag_b.v" 2 0 0 } } { "d:/applications/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WHU/dianzi/project/pong/" { { 0 { 0 ""} 0 1445 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1626428336349 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_pll:u_vga_pll\|altpll:altpll_component\|vga_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node vga_pll:u_vga_pll\|altpll:altpll_component\|vga_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1626428336349 ""}  } { { "db/vga_pll_altpll.v" "" { Text "D:/WHU/dianzi/project/pong/db/vga_pll_altpll.v" 92 -1 0 } } { "d:/applications/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_pll:u_vga_pll|altpll:altpll_component|vga_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WHU/dianzi/project/pong/" { { 0 { 0 ""} 0 281 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1626428336349 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "keyboard:keyboard0\|keyready  " "Automatically promoted node keyboard:keyboard0\|keyready " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1626428336349 ""}  } { { "keyboard.v" "" { Text "D:/WHU/dianzi/project/pong/keyboard.v" 63 -1 0 } } { "d:/applications/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyboard:keyboard0|keyready } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WHU/dianzi/project/pong/" { { 0 { 0 ""} 0 367 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1626428336349 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "keyboard:keyboard0\|ps2_clk_in  " "Automatically promoted node keyboard:keyboard0\|ps2_clk_in " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1626428336350 ""}  } { { "keyboard.v" "" { Text "D:/WHU/dianzi/project/pong/keyboard.v" 140 -1 0 } } { "d:/applications/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyboard:keyboard0|ps2_clk_in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WHU/dianzi/project/pong/" { { 0 { 0 ""} 0 378 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1626428336350 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_CLKo\[12\]  " "Automatically promoted node VGA_CLKo\[12\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1626428336350 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLKo\[12\]~34 " "Destination node VGA_CLKo\[12\]~34" {  } { { "vag_b.v" "" { Text "D:/WHU/dianzi/project/pong/vag_b.v" 34 -1 0 } } { "d:/applications/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_CLKo[12]~34 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WHU/dianzi/project/pong/" { { 0 { 0 ""} 0 1378 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1626428336350 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1626428336350 ""}  } { { "vag_b.v" "" { Text "D:/WHU/dianzi/project/pong/vag_b.v" 34 -1 0 } } { "d:/applications/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_CLKo[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WHU/dianzi/project/pong/" { { 0 { 0 ""} 0 392 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1626428336350 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "keyboard:keyboard0\|clk_div\[8\]  " "Automatically promoted node keyboard:keyboard0\|clk_div\[8\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1626428336350 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keyboard:keyboard0\|clk_div\[8\]~15 " "Destination node keyboard:keyboard0\|clk_div\[8\]~15" {  } { { "keyboard.v" "" { Text "D:/WHU/dianzi/project/pong/keyboard.v" 147 -1 0 } } { "d:/applications/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyboard:keyboard0|clk_div[8]~15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WHU/dianzi/project/pong/" { { 0 { 0 ""} 0 1394 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1626428336350 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1626428336350 ""}  } { { "keyboard.v" "" { Text "D:/WHU/dianzi/project/pong/keyboard.v" 147 -1 0 } } { "d:/applications/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyboard:keyboard0|clk_div[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WHU/dianzi/project/pong/" { { 0 { 0 ""} 0 331 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1626428336350 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n_w~0  " "Automatically promoted node rst_n_w~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1626428336351 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_display:u_vga_display\|ballbody:u_ballbody\|score~0 " "Destination node vga_display:u_vga_display\|ballbody:u_ballbody\|score~0" {  } { { "ballbody.v" "" { Text "D:/WHU/dianzi/project/pong/ballbody.v" 10 -1 0 } } { "d:/applications/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|ballbody:u_ballbody|score~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WHU/dianzi/project/pong/" { { 0 { 0 ""} 0 910 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1626428336351 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_display:u_vga_display\|ballbody:u_ballbody\|score~2 " "Destination node vga_display:u_vga_display\|ballbody:u_ballbody\|score~2" {  } { { "ballbody.v" "" { Text "D:/WHU/dianzi/project/pong/ballbody.v" 10 -1 0 } } { "d:/applications/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|ballbody:u_ballbody|score~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WHU/dianzi/project/pong/" { { 0 { 0 ""} 0 926 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1626428336351 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_display:u_vga_display\|ballbody:u_ballbody\|score~3 " "Destination node vga_display:u_vga_display\|ballbody:u_ballbody\|score~3" {  } { { "ballbody.v" "" { Text "D:/WHU/dianzi/project/pong/ballbody.v" 10 -1 0 } } { "d:/applications/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|ballbody:u_ballbody|score~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WHU/dianzi/project/pong/" { { 0 { 0 ""} 0 927 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1626428336351 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_display:u_vga_display\|ballbody:u_ballbody\|score~5 " "Destination node vga_display:u_vga_display\|ballbody:u_ballbody\|score~5" {  } { { "ballbody.v" "" { Text "D:/WHU/dianzi/project/pong/ballbody.v" 10 -1 0 } } { "d:/applications/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|ballbody:u_ballbody|score~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WHU/dianzi/project/pong/" { { 0 { 0 ""} 0 931 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1626428336351 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1626428336351 ""}  } { { "vag_b.v" "" { Text "D:/WHU/dianzi/project/pong/vag_b.v" 20 -1 0 } } { "d:/applications/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n_w~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WHU/dianzi/project/pong/" { { 0 { 0 ""} 0 425 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1626428336351 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1626428336776 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1626428336778 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1626428336778 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1626428336780 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1626428336781 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1626428336782 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1626428336783 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1626428336784 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1626428336820 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1626428336822 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1626428336822 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "vga_pll:u_vga_pll\|altpll:altpll_component\|vga_pll_altpll:auto_generated\|pll1 clk\[0\] vga_clk_w~output " "PLL \"vga_pll:u_vga_pll\|altpll:altpll_component\|vga_pll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"vga_clk_w~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/vga_pll_altpll.v" "" { Text "D:/WHU/dianzi/project/pong/db/vga_pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/applications/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "vga_pll.v" "" { Text "D:/WHU/dianzi/project/pong/vga_pll.v" 103 0 0 } } { "vag_b.v" "" { Text "D:/WHU/dianzi/project/pong/vag_b.v" 56 0 0 } } { "vag_b.v" "" { Text "D:/WHU/dianzi/project/pong/vag_b.v" 13 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1626428336851 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key0\[0\] " "Node \"key0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/applications/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/applications/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1626428336895 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key0\[1\] " "Node \"key0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/applications/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/applications/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1626428336895 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key1\[0\] " "Node \"key1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/applications/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/applications/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1626428336895 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key1\[1\] " "Node \"key1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/applications/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/applications/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1626428336895 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1626428336895 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1626428336895 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1626428339921 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1626428340352 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1626428340487 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1626428343323 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1626428343323 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1626428343741 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X81_Y61 X91_Y73 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X81_Y61 to location X91_Y73" {  } { { "loc" "" { Generic "D:/WHU/dianzi/project/pong/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X81_Y61 to location X91_Y73"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X81_Y61 to location X91_Y73"} 81 61 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1626428346775 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1626428346775 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1626428348619 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1626428348619 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1626428348619 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.80 " "Total time spent on timing analysis during the Fitter is 0.80 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1626428348647 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1626428348716 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1626428349081 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1626428349144 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1626428349500 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1626428350193 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1626428351334 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/WHU/dianzi/project/pong/output_files/pong.fit.smsg " "Generated suppressed messages file D:/WHU/dianzi/project/pong/output_files/pong.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1626428351463 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5627 " "Peak virtual memory: 5627 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1626428352055 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 16 17:39:12 2021 " "Processing ended: Fri Jul 16 17:39:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1626428352055 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1626428352055 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1626428352055 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1626428352055 ""}
