Active-HDL 9.3.2744.sp1.09.4995  2016-06-01 13:00:11

Elaboration top modules:
Architecture                  TB_ARCHITECTURE(double_base_sig_measure_tb)


---------------------------------------------------------------------------------------------------------------------------------
Entity                     | Architecture    | Library            | Info | Compiler Version                | Compilation Options
---------------------------------------------------------------------------------------------------------------------------------
double_base_sig_measure_tb | TB_ARCHITECTURE | debug_scopio_230hz |      | 9.3.2744.sp1.09.4995  (Windows) | -O3
double_base_sig_measure    | sch             | debug_scopio_230hz |      | 9.3.2744.sp1.09.4995  (Windows) | -O3
dbg_high_low_duration      | sch             | debug_scopio_230hz |      | 9.3.2744.sp1.09.4995  (Windows) | -O3
ch_desync_measure          | sch             | debug_scopio_230hz |      | 9.3.2744.sp1.09.4995  (Windows) | -O3
dbg_clk_measure            | sch             | debug_scopio_230hz |      | 9.3.2744.sp1.09.4995  (Windows) | -O3
dbg_high_duration          | rtl             | debug_scopio_230hz |      | 9.3.2744.sp1.09.4995  (Windows) | -O3
dbg_min_max_ctrl           | rtl             | debug_scopio_230hz |      | 9.3.2744.sp1.09.4995  (Windows) | -O3
sync_reset                 | rtl             | debug_scopio_230hz |      | 9.3.2744.sp1.09.4995  (Windows) | -O3
ch_desync_core             | rtl             | debug_scopio_230hz |      | 9.3.2744.sp1.09.4995  (Windows) | -O3
dbg_clk_high_measure       | rtl             | debug_scopio_230hz |      | 9.3.2744.sp1.09.4995  (Windows) | -O3
Clk_Divider                | rtu             | debug_scopio_230hz |      | 9.3.2744.sp1.09.4995  (Windows) | -O3
double_sync                | rtl             | debug_scopio_230hz |      | 9.3.2744.sp1.09.4995  (Windows) | -O3
fd                         | fd_v            | unisim             |      | 9.3.2744.4995  (Windows)        | -vendor xilinx -93
fdre                       | fdre_v          | unisim             |      | 9.3.2744.4995  (Windows)        | -vendor xilinx -93
---------------------------------------------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------------------------------------------
VHDL Package                                 | Library            | Info | Compiler Version                | Compilation Options
---------------------------------------------------------------------------------------------------------------------------------
standard                                     | std                |      |                                 | 
TEXTIO                                       | std                |      | 9.3.2744.sp1.09.4995  (Windows) |  -2008
std_logic_1164                               | ieee               |      | 9.3.2744.sp1.09.4995  (Windows) |  -2008
NUMERIC_STD                                  | ieee               |      | 9.3.2744.sp1.09.4995  (Windows) |  -2008
std_logic_arith                              | ieee               |      | 9.3.2744.sp1.09.4995  (Windows) | 
STD_LOGIC_SIGNED                             | ieee               |      | 9.3.2744.sp1.09.4995  (Windows) | 
STD_LOGIC_UNSIGNED                           | ieee               |      | 9.3.2744.sp1.09.4995  (Windows) | 
VITAL_Timing                                 | ieee               |      | 9.3.2744.sp1.09.4995  (Windows) | 
VCOMPONENTS                                  | unisim             |      | 9.3.2744.4995  (Windows)        | -vendor xilinx -93
dbg_define                                   | debug_scopio_230hz |      | 9.3.2744.sp1.09.4995  (Windows) | -O3
VITAL_Primitives                             | ieee               |      | 9.3.2744.sp1.09.4995  (Windows) | 
VPKG                                         | unisim             |      | 9.3.2744.4995  (Windows)        | -vendor xilinx -93
---------------------------------------------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------------------------------------------
Library                                      | Comment
---------------------------------------------------------------------------------------------------------------------------------
debug_scopio_230hz                           | None
ieee                                         | Standard IEEE packages library
std                                          | Standard VHDL library
unisim                                       | XILINX VIVADO 2013.3, UNISIM VHDL LIBRARY
---------------------------------------------------------------------------------------------------------------------------------


Simulation Options: asim -ses double_base_sig_measure_TB


The performance of simulation is reduced. Version PE
