{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "hello_world_qsys.qsys hello_world_qsys.BAK.qsys " "Backing up file \"hello_world_qsys.qsys\" to \"hello_world_qsys.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1506992959719 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "hello_world_qsys/synthesis/hello_world_qsys.v hello_world_qsys.BAK.v " "Backing up file \"hello_world_qsys/synthesis/hello_world_qsys.v\" to \"hello_world_qsys.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1506992959719 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys hello_world_qsys.qsys " "Started upgrading IP component Qsys with file \"hello_world_qsys.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1506992959720 ""}
{ "Info" "" "" "2017.10.02.19:09:33 Info: Starting to upgrade the IP cores in the Qsys system" {  } {  } 0 0 "2017.10.02.19:09:33 Info: Starting to upgrade the IP cores in the Qsys system" 0 0 "Shell" 0 -1 1506992973377 ""}
{ "Info" "" "" "2017.10.02.19:09:33 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2017.10.02.19:09:33 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1506992973409 ""}
{ "Info" "hello_world_qsys_generation.rpt" "" "2017.10.02.19:09:45 Info: Saving generation log to /home/arturo/Escritorio/hello_world/hello_world_qsys" {  } {  } 0 0 "2017.10.02.19:09:45 Info: Saving generation log to /home/arturo/Escritorio/hello_world/hello_world_qsys" 0 0 "Shell" 0 -1 1506992985949 ""}
{ "Info" "" "" "2017.10.02.19:09:45 Info: Starting: Create simulation model" {  } {  } 0 0 "2017.10.02.19:09:45 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1506992985949 ""}
{ "Info" "simulation --family="Cyclone V" --part=5CSEMA5F31C6" "" "2017.10.02.19:09:46 Info: qsys-generate /home/arturo/Escritorio/hello_world/hello_world_qsys.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/arturo/Escritorio/hello_world/hello_world_qsys" {  } {  } 0 0 "2017.10.02.19:09:46 Info: qsys-generate /home/arturo/Escritorio/hello_world/hello_world_qsys.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/arturo/Escritorio/hello_world/hello_world_qsys" 0 0 "Shell" 0 -1 1506992986102 ""}
{ "Info" "hello_world_qsys.qsys" "" "2017.10.02.19:09:46 Info: Loading hello_world" {  } {  } 0 0 "2017.10.02.19:09:46 Info: Loading hello_world" 0 0 "Shell" 0 -1 1506992986224 ""}
{ "Info" "" "" "2017.10.02.19:09:46 Info: Reading input file" {  } {  } 0 0 "2017.10.02.19:09:46 Info: Reading input file" 0 0 "Shell" 0 -1 1506992986251 ""}
{ "Info" "" "" "2017.10.02.19:09:46 Info: Adding clk \[clock_source 17.0\]" {  } {  } 0 0 "2017.10.02.19:09:46 Info: Adding clk \[clock_source 17.0\]" 0 0 "Shell" 0 -1 1506992986256 ""}
{ "Info" "" "" "2017.10.02.19:09:46 Info: Parameterizing module clk" {  } {  } 0 0 "2017.10.02.19:09:46 Info: Parameterizing module clk" 0 0 "Shell" 0 -1 1506992986257 ""}
{ "Info" "" "" "2017.10.02.19:09:46 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.0\]" {  } {  } 0 0 "2017.10.02.19:09:46 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.0\]" 0 0 "Shell" 0 -1 1506992986259 ""}
{ "Info" "" "" "2017.10.02.19:09:46 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2017.10.02.19:09:46 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1506992986260 ""}
{ "Info" "" "" "2017.10.02.19:09:46 Info: Adding led \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.10.02.19:09:46 Info: Adding led \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1506992986262 ""}
{ "Info" "" "" "2017.10.02.19:09:46 Info: Parameterizing module led" {  } {  } 0 0 "2017.10.02.19:09:46 Info: Parameterizing module led" 0 0 "Shell" 0 -1 1506992986264 ""}
{ "Info" "" "" "2017.10.02.19:09:46 Info: Adding nios \[altera_nios2_gen2 17.0\]" {  } {  } 0 0 "2017.10.02.19:09:46 Info: Adding nios \[altera_nios2_gen2 17.0\]" 0 0 "Shell" 0 -1 1506992986266 ""}
{ "Info" "" "" "2017.10.02.19:09:46 Info: Parameterizing module nios" {  } {  } 0 0 "2017.10.02.19:09:46 Info: Parameterizing module nios" 0 0 "Shell" 0 -1 1506992986287 ""}
{ "Info" "" "" "2017.10.02.19:09:46 Info: Adding ram \[altera_avalon_onchip_memory2 17.0\]" {  } {  } 0 0 "2017.10.02.19:09:46 Info: Adding ram \[altera_avalon_onchip_memory2 17.0\]" 0 0 "Shell" 0 -1 1506992986293 ""}
{ "Info" "" "" "2017.10.02.19:09:46 Info: Parameterizing module ram" {  } {  } 0 0 "2017.10.02.19:09:46 Info: Parameterizing module ram" 0 0 "Shell" 0 -1 1506992986297 ""}
{ "Info" "" "" "2017.10.02.19:09:46 Info: Adding switch \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.10.02.19:09:46 Info: Adding switch \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1506992986300 ""}
{ "Info" "" "" "2017.10.02.19:09:46 Info: Parameterizing module switch" {  } {  } 0 0 "2017.10.02.19:09:46 Info: Parameterizing module switch" 0 0 "Shell" 0 -1 1506992986302 ""}
{ "Info" "" "" "2017.10.02.19:09:46 Info: Building connections" {  } {  } 0 0 "2017.10.02.19:09:46 Info: Building connections" 0 0 "Shell" 0 -1 1506992986304 ""}
{ "Info" "" "" "2017.10.02.19:09:46 Info: Parameterizing connections" {  } {  } 0 0 "2017.10.02.19:09:46 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1506992986311 ""}
{ "Info" "" "" "2017.10.02.19:09:46 Info: Validating" {  } {  } 0 0 "2017.10.02.19:09:46 Info: Validating" 0 0 "Shell" 0 -1 1506992986313 ""}
{ "Info" "" "" "2017.10.02.19:09:46 Info: Done reading input file" {  } {  } 0 0 "2017.10.02.19:09:46 Info: Done reading input file" 0 0 "Shell" 0 -1 1506992986632 ""}
{ "Info" "" "" "2017.10.02.19:09:47 Info: hello_world_qsys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2017.10.02.19:09:47 Info: hello_world_qsys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1506992987107 ""}
{ "Info" "" "" "2017.10.02.19:09:47 Info: hello_world_qsys.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.10.02.19:09:47 Info: hello_world_qsys.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1506992987109 ""}
{ "Info" "" "" "2017.10.02.19:09:47 Info: hello_world_qsys: Generating hello_world_qsys \"hello_world_qsys\" for SIM_VERILOG" {  } {  } 0 0 "2017.10.02.19:09:47 Info: hello_world_qsys: Generating hello_world_qsys \"hello_world_qsys\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1506992987623 ""}
{ "Info" "" "" "2017.10.02.19:09:53 Info: jtag_uart: Starting RTL generation for module 'hello_world_qsys_jtag_uart'" {  } {  } 0 0 "2017.10.02.19:09:53 Info: jtag_uart: Starting RTL generation for module 'hello_world_qsys_jtag_uart'" 0 0 "Shell" 0 -1 1506992993694 ""}
{ "Info" "  ]" "" "2017.10.02.19:09:53 Info: jtag_uart:   Generation command is \[exec /home/arturo/intelFPGA_lite/17.0/quartus/linux64/perl/bin/perl -I /home/arturo/intelFPGA_lite/17.0/quartus/linux64/perl/lib -I /home/arturo/intelFPGA_lite/17.0/quartus/sopc_builder/bin/europa -I /home/arturo/intelFPGA_lite/17.0/quartus/sopc_builder/bin/perl_lib -I /home/arturo/intelFPGA_lite/17.0/quartus/sopc_builder/bin -I /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=hello_world_qsys_jtag_uart --dir=/tmp/alt7442_7077837113411198266.dir/0001_jtag_uart_gen/ --quartus_dir=/home/arturo/intelFPGA_lite/17.0/quartus --verilog --config=/tmp/alt7442_7077837113411198266.dir/0001_jtag_uart_gen//hello_world_qsys_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7442_7077837113411198266.dir/0001_jtag_uart_gen" {  } {  } 0 0 "2017.10.02.19:09:53 Info: jtag_uart:   Generation command is \[exec /home/arturo/intelFPGA_lite/17.0/quartus/linux64/perl/bin/perl -I /home/arturo/intelFPGA_lite/17.0/quartus/linux64/perl/lib -I /home/arturo/intelFPGA_lite/17.0/quartus/sopc_builder/bin/europa -I /home/arturo/intelFPGA_lite/17.0/quartus/sopc_builder/bin/perl_lib -I /home/arturo/intelFPGA_lite/17.0/quartus/sopc_builder/bin -I /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=hello_world_qsys_jtag_uart --dir=/tmp/alt7442_7077837113411198266.dir/0001_jtag_uart_gen/ --quartus_dir=/home/arturo/intelFPGA_lite/17.0/quartus --verilog --config=/tmp/alt7442_7077837113411198266.dir/0001_jtag_uart_gen//hello_world_qsys_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7442_7077837113411198266.dir/0001_jtag_uart_gen" 0 0 "Shell" 0 -1 1506992993695 ""}
{ "Info" "" "" "2017.10.02.19:09:54 Info: jtag_uart: Done RTL generation for module 'hello_world_qsys_jtag_uart'" {  } {  } 0 0 "2017.10.02.19:09:54 Info: jtag_uart: Done RTL generation for module 'hello_world_qsys_jtag_uart'" 0 0 "Shell" 0 -1 1506992994679 ""}
{ "Info" "" "" "2017.10.02.19:09:54 Info: jtag_uart: \"hello_world_qsys\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2017.10.02.19:09:54 Info: jtag_uart: \"hello_world_qsys\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1506992994694 ""}
{ "Info" "" "" "2017.10.02.19:09:54 Info: led: Starting RTL generation for module 'hello_world_qsys_led'" {  } {  } 0 0 "2017.10.02.19:09:54 Info: led: Starting RTL generation for module 'hello_world_qsys_led'" 0 0 "Shell" 0 -1 1506992994763 ""}
{ "Info" "  ]" "" "2017.10.02.19:09:54 Info: led:   Generation command is \[exec /home/arturo/intelFPGA_lite/17.0/quartus/linux64/perl/bin/perl -I /home/arturo/intelFPGA_lite/17.0/quartus/linux64/perl/lib -I /home/arturo/intelFPGA_lite/17.0/quartus/sopc_builder/bin/europa -I /home/arturo/intelFPGA_lite/17.0/quartus/sopc_builder/bin/perl_lib -I /home/arturo/intelFPGA_lite/17.0/quartus/sopc_builder/bin -I /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hello_world_qsys_led --dir=/tmp/alt7442_7077837113411198266.dir/0002_led_gen/ --quartus_dir=/home/arturo/intelFPGA_lite/17.0/quartus --verilog --config=/tmp/alt7442_7077837113411198266.dir/0002_led_gen//hello_world_qsys_led_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7442_7077837113411198266.dir/0002_led_gen" {  } {  } 0 0 "2017.10.02.19:09:54 Info: led:   Generation command is \[exec /home/arturo/intelFPGA_lite/17.0/quartus/linux64/perl/bin/perl -I /home/arturo/intelFPGA_lite/17.0/quartus/linux64/perl/lib -I /home/arturo/intelFPGA_lite/17.0/quartus/sopc_builder/bin/europa -I /home/arturo/intelFPGA_lite/17.0/quartus/sopc_builder/bin/perl_lib -I /home/arturo/intelFPGA_lite/17.0/quartus/sopc_builder/bin -I /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hello_world_qsys_led --dir=/tmp/alt7442_7077837113411198266.dir/0002_led_gen/ --quartus_dir=/home/arturo/intelFPGA_lite/17.0/quartus --verilog --config=/tmp/alt7442_7077837113411198266.dir/0002_led_gen//hello_world_qsys_led_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7442_7077837113411198266.dir/0002_led_gen" 0 0 "Shell" 0 -1 1506992994767 ""}
{ "Info" "" "" "2017.10.02.19:09:55 Info: led: Done RTL generation for module 'hello_world_qsys_led'\n2017.10.02.19:09:55 Info: led: \"hello_world_qsys\" instantiated altera_avalon_pio \"led\"" {  } {  } 0 0 "2017.10.02.19:09:55 Info: led: Done RTL generation for module 'hello_world_qsys_led'\n2017.10.02.19:09:55 Info: led: \"hello_world_qsys\" instantiated altera_avalon_pio \"led\"" 0 0 "Shell" 0 -1 1506992995030 ""}
{ "Info" "" "" "2017.10.02.19:09:55 Info: nios: \"hello_world_qsys\" instantiated altera_nios2_gen2 \"nios\"" {  } {  } 0 0 "2017.10.02.19:09:55 Info: nios: \"hello_world_qsys\" instantiated altera_nios2_gen2 \"nios\"" 0 0 "Shell" 0 -1 1506992995142 ""}
{ "Info" "" "" "2017.10.02.19:09:55 Info: ram: Starting RTL generation for module 'hello_world_qsys_ram'" {  } {  } 0 0 "2017.10.02.19:09:55 Info: ram: Starting RTL generation for module 'hello_world_qsys_ram'" 0 0 "Shell" 0 -1 1506992995172 ""}
{ "Info" "  ]" "" "2017.10.02.19:09:55 Info: ram:   Generation command is \[exec /home/arturo/intelFPGA_lite/17.0/quartus/linux64/perl/bin/perl -I /home/arturo/intelFPGA_lite/17.0/quartus/linux64/perl/lib -I /home/arturo/intelFPGA_lite/17.0/quartus/sopc_builder/bin/europa -I /home/arturo/intelFPGA_lite/17.0/quartus/sopc_builder/bin/perl_lib -I /home/arturo/intelFPGA_lite/17.0/quartus/sopc_builder/bin -I /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=hello_world_qsys_ram --dir=/tmp/alt7442_7077837113411198266.dir/0003_ram_gen/ --quartus_dir=/home/arturo/intelFPGA_lite/17.0/quartus --verilog --config=/tmp/alt7442_7077837113411198266.dir/0003_ram_gen//hello_world_qsys_ram_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7442_7077837113411198266.dir/0003_ram_gen" {  } {  } 0 0 "2017.10.02.19:09:55 Info: ram:   Generation command is \[exec /home/arturo/intelFPGA_lite/17.0/quartus/linux64/perl/bin/perl -I /home/arturo/intelFPGA_lite/17.0/quartus/linux64/perl/lib -I /home/arturo/intelFPGA_lite/17.0/quartus/sopc_builder/bin/europa -I /home/arturo/intelFPGA_lite/17.0/quartus/sopc_builder/bin/perl_lib -I /home/arturo/intelFPGA_lite/17.0/quartus/sopc_builder/bin -I /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=hello_world_qsys_ram --dir=/tmp/alt7442_7077837113411198266.dir/0003_ram_gen/ --quartus_dir=/home/arturo/intelFPGA_lite/17.0/quartus --verilog --config=/tmp/alt7442_7077837113411198266.dir/0003_ram_gen//hello_world_qsys_ram_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7442_7077837113411198266.dir/0003_ram_gen" 0 0 "Shell" 0 -1 1506992995173 ""}
{ "Info" "" "" "2017.10.02.19:09:55 Info: ram: Done RTL generation for module 'hello_world_qsys_ram'" {  } {  } 0 0 "2017.10.02.19:09:55 Info: ram: Done RTL generation for module 'hello_world_qsys_ram'" 0 0 "Shell" 0 -1 1506992995418 ""}
{ "Info" "" "" "2017.10.02.19:09:55 Info: ram: \"hello_world_qsys\" instantiated altera_avalon_onchip_memory2 \"ram\"" {  } {  } 0 0 "2017.10.02.19:09:55 Info: ram: \"hello_world_qsys\" instantiated altera_avalon_onchip_memory2 \"ram\"" 0 0 "Shell" 0 -1 1506992995419 ""}
{ "Info" "" "" "2017.10.02.19:09:55 Info: switch: Starting RTL generation for module 'hello_world_qsys_switch'" {  } {  } 0 0 "2017.10.02.19:09:55 Info: switch: Starting RTL generation for module 'hello_world_qsys_switch'" 0 0 "Shell" 0 -1 1506992995451 ""}
{ "Info" "  ]" "" "2017.10.02.19:09:55 Info: switch:   Generation command is \[exec /home/arturo/intelFPGA_lite/17.0/quartus/linux64/perl/bin/perl -I /home/arturo/intelFPGA_lite/17.0/quartus/linux64/perl/lib -I /home/arturo/intelFPGA_lite/17.0/quartus/sopc_builder/bin/europa -I /home/arturo/intelFPGA_lite/17.0/quartus/sopc_builder/bin/perl_lib -I /home/arturo/intelFPGA_lite/17.0/quartus/sopc_builder/bin -I /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hello_world_qsys_switch --dir=/tmp/alt7442_7077837113411198266.dir/0004_switch_gen/ --quartus_dir=/home/arturo/intelFPGA_lite/17.0/quartus --verilog --config=/tmp/alt7442_7077837113411198266.dir/0004_switch_gen//hello_world_qsys_switch_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7442_7077837113411198266.dir/0004_switch_gen" {  } {  } 0 0 "2017.10.02.19:09:55 Info: switch:   Generation command is \[exec /home/arturo/intelFPGA_lite/17.0/quartus/linux64/perl/bin/perl -I /home/arturo/intelFPGA_lite/17.0/quartus/linux64/perl/lib -I /home/arturo/intelFPGA_lite/17.0/quartus/sopc_builder/bin/europa -I /home/arturo/intelFPGA_lite/17.0/quartus/sopc_builder/bin/perl_lib -I /home/arturo/intelFPGA_lite/17.0/quartus/sopc_builder/bin -I /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hello_world_qsys_switch --dir=/tmp/alt7442_7077837113411198266.dir/0004_switch_gen/ --quartus_dir=/home/arturo/intelFPGA_lite/17.0/quartus --verilog --config=/tmp/alt7442_7077837113411198266.dir/0004_switch_gen//hello_world_qsys_switch_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7442_7077837113411198266.dir/0004_switch_gen" 0 0 "Shell" 0 -1 1506992995452 ""}
{ "Info" "" "" "2017.10.02.19:09:55 Info: switch: Done RTL generation for module 'hello_world_qsys_switch'" {  } {  } 0 0 "2017.10.02.19:09:55 Info: switch: Done RTL generation for module 'hello_world_qsys_switch'" 0 0 "Shell" 0 -1 1506992995584 ""}
{ "Info" "" "" "2017.10.02.19:09:55 Info: switch: \"hello_world_qsys\" instantiated altera_avalon_pio \"switch\"" {  } {  } 0 0 "2017.10.02.19:09:55 Info: switch: \"hello_world_qsys\" instantiated altera_avalon_pio \"switch\"" 0 0 "Shell" 0 -1 1506992995588 ""}
{ "Info" "" "" "2017.10.02.19:09:56 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.10.02.19:09:56 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1506992996471 ""}
{ "Info" "" "" "2017.10.02.19:09:56 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.10.02.19:09:56 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1506992996633 ""}
{ "Info" "" "" "2017.10.02.19:09:56 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.10.02.19:09:56 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1506992996737 ""}
{ "Info" "" "" "2017.10.02.19:09:56 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.10.02.19:09:56 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1506992996857 ""}
{ "Info" "" "" "2017.10.02.19:09:56 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.10.02.19:09:56 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1506992996971 ""}
{ "Info" "" "" "2017.10.02.19:09:57 Info: mm_interconnect_0: \"hello_world_qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2017.10.02.19:09:57 Info: mm_interconnect_0: \"hello_world_qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1506992997840 ""}
{ "Info" "" "" "2017.10.02.19:09:57 Info: irq_mapper: \"hello_world_qsys\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2017.10.02.19:09:57 Info: irq_mapper: \"hello_world_qsys\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1506992997867 ""}
{ "Info" "" "" "2017.10.02.19:09:57 Info: rst_controller: \"hello_world_qsys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2017.10.02.19:09:57 Info: rst_controller: \"hello_world_qsys\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1506992997898 ""}
{ "Info" "" "" "2017.10.02.19:09:57 Info: cpu: Starting RTL generation for module 'hello_world_qsys_nios_cpu'" {  } {  } 0 0 "2017.10.02.19:09:57 Info: cpu: Starting RTL generation for module 'hello_world_qsys_nios_cpu'" 0 0 "Shell" 0 -1 1506992997922 ""}
{ "Info" "  ]" "" "2017.10.02.19:09:57 Info: cpu:   Generation command is \[exec /home/arturo/intelFPGA_lite/17.0/quartus/linux64//eperlcmd -I /home/arturo/intelFPGA_lite/17.0/quartus/linux64//perl/lib -I /home/arturo/intelFPGA_lite/17.0/quartus/sopc_builder/bin/europa -I /home/arturo/intelFPGA_lite/17.0/quartus/sopc_builder/bin/perl_lib -I /home/arturo/intelFPGA_lite/17.0/quartus/sopc_builder/bin -I /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=hello_world_qsys_nios_cpu --dir=/tmp/alt7442_7077837113411198266.dir/0007_cpu_gen/ --quartus_bindir=/home/arturo/intelFPGA_lite/17.0/quartus/linux64/ --verilog --config=/tmp/alt7442_7077837113411198266.dir/0007_cpu_gen//hello_world_qsys_nios_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7442_7077837113411198266.dir/0007_cpu_gen" {  } {  } 0 0 "2017.10.02.19:09:57 Info: cpu:   Generation command is \[exec /home/arturo/intelFPGA_lite/17.0/quartus/linux64//eperlcmd -I /home/arturo/intelFPGA_lite/17.0/quartus/linux64//perl/lib -I /home/arturo/intelFPGA_lite/17.0/quartus/sopc_builder/bin/europa -I /home/arturo/intelFPGA_lite/17.0/quartus/sopc_builder/bin/perl_lib -I /home/arturo/intelFPGA_lite/17.0/quartus/sopc_builder/bin -I /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=hello_world_qsys_nios_cpu --dir=/tmp/alt7442_7077837113411198266.dir/0007_cpu_gen/ --quartus_bindir=/home/arturo/intelFPGA_lite/17.0/quartus/linux64/ --verilog --config=/tmp/alt7442_7077837113411198266.dir/0007_cpu_gen//hello_world_qsys_nios_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7442_7077837113411198266.dir/0007_cpu_gen" 0 0 "Shell" 0 -1 1506992997923 ""}
{ "Info" "" "" "2017.10.02.19:10:02 Info: cpu: # 2017.10.02 19:09:58 (*) Starting Nios II generation" {  } {  } 0 0 "2017.10.02.19:10:02 Info: cpu: # 2017.10.02 19:09:58 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1506993002717 ""}
{ "Info" "" "" "2017.10.02.19:10:02 Info: cpu: # 2017.10.02 19:09:58 (*)   Checking for plaintext license." {  } {  } 0 0 "2017.10.02.19:10:02 Info: cpu: # 2017.10.02 19:09:58 (*)   Checking for plaintext license." 0 0 "Shell" 0 -1 1506993002717 ""}
{ "Info" "" "" "2017.10.02.19:10:02 Info: cpu: # 2017.10.02 19:10:00 (*)   Couldn't query license setup in Quartus directory /home/arturo/intelFPGA_lite/17.0/quartus/linux64" {  } {  } 0 0 "2017.10.02.19:10:02 Info: cpu: # 2017.10.02 19:10:00 (*)   Couldn't query license setup in Quartus directory /home/arturo/intelFPGA_lite/17.0/quartus/linux64" 0 0 "Shell" 0 -1 1506993002718 ""}
{ "Info" "" "" "2017.10.02.19:10:02 Info: cpu: # 2017.10.02 19:10:00 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 0 "2017.10.02.19:10:02 Info: cpu: # 2017.10.02 19:10:00 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" 0 0 "Shell" 0 -1 1506993002718 ""}
{ "Info" "" "" "2017.10.02.19:10:02 Info: cpu: # 2017.10.02 19:10:00 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 0 "2017.10.02.19:10:02 Info: cpu: # 2017.10.02 19:10:00 (*)   LM_LICENSE_FILE environment variable is empty" 0 0 "Shell" 0 -1 1506993002719 ""}
{ "Info" "" "" "2017.10.02.19:10:02 Info: cpu: # 2017.10.02 19:10:00 (*)   Plaintext license not found." {  } {  } 0 0 "2017.10.02.19:10:02 Info: cpu: # 2017.10.02 19:10:00 (*)   Plaintext license not found." 0 0 "Shell" 0 -1 1506993002719 ""}
{ "Info" "e." "" "2017.10.02.19:10:02 Info: cpu: # 2017.10.02 19:10:00 (*)   No license required to generate encrypted Nios II" {  } {  } 0 0 "2017.10.02.19:10:02 Info: cpu: # 2017.10.02 19:10:00 (*)   No license required to generate encrypted Nios II" 0 0 "Shell" 0 -1 1506993002719 ""}
{ "Info" "" "" "2017.10.02.19:10:02 Info: cpu: # 2017.10.02 19:10:00 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2017.10.02.19:10:02 Info: cpu: # 2017.10.02 19:10:00 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1506993002720 ""}
{ "Info" "" "" "2017.10.02.19:10:02 Info: cpu: # 2017.10.02 19:10:00 (*)   Creating all objects for CPU" {  } {  } 0 0 "2017.10.02.19:10:02 Info: cpu: # 2017.10.02 19:10:00 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1506993002721 ""}
{ "Info" "hello_world_qsys_nios_cpu_nios2_waves.do'" "" "2017.10.02.19:10:02 Info: cpu: # 2017.10.02 19:10:01 (*)   Creating '/tmp/alt7442_7077837113411198266.dir/0007_cpu_gen/" {  } {  } 0 0 "2017.10.02.19:10:02 Info: cpu: # 2017.10.02 19:10:01 (*)   Creating '/tmp/alt7442_7077837113411198266.dir/0007_cpu_gen/" 0 0 "Shell" 0 -1 1506993002721 ""}
{ "Info" "" "" "2017.10.02.19:10:02 Info: cpu: # 2017.10.02 19:10:01 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2017.10.02.19:10:02 Info: cpu: # 2017.10.02 19:10:01 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1506993002721 ""}
{ "Info" "" "" "2017.10.02.19:10:02 Info: cpu: # 2017.10.02 19:10:01 (*)   Creating plain-text RTL" {  } {  } 0 0 "2017.10.02.19:10:02 Info: cpu: # 2017.10.02 19:10:01 (*)   Creating plain-text RTL" 0 0 "Shell" 0 -1 1506993002722 ""}
{ "Info" "" "" "2017.10.02.19:10:02 Info: cpu: # 2017.10.02 19:10:02 (*) Done Nios II generation" {  } {  } 0 0 "2017.10.02.19:10:02 Info: cpu: # 2017.10.02 19:10:02 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1506993002722 ""}
{ "Info" "" "" "2017.10.02.19:10:02 Info: cpu: Done RTL generation for module 'hello_world_qsys_nios_cpu'" {  } {  } 0 0 "2017.10.02.19:10:02 Info: cpu: Done RTL generation for module 'hello_world_qsys_nios_cpu'" 0 0 "Shell" 0 -1 1506993002723 ""}
{ "Info" "" "" "2017.10.02.19:10:02 Info: cpu: \"nios\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2017.10.02.19:10:02 Info: cpu: \"nios\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1506993002736 ""}
{ "Info" "" "" "2017.10.02.19:10:02 Info: nios_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios_data_master_translator\"" {  } {  } 0 0 "2017.10.02.19:10:02 Info: nios_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios_data_master_translator\"" 0 0 "Shell" 0 -1 1506993002747 ""}
{ "Info" "" "" "2017.10.02.19:10:02 Info: jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 0 "2017.10.02.19:10:02 Info: jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" 0 0 "Shell" 0 -1 1506993002758 ""}
{ "Info" "" "" "2017.10.02.19:10:02 Info: nios_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios_data_master_agent\"" {  } {  } 0 0 "2017.10.02.19:10:02 Info: nios_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios_data_master_agent\"" 0 0 "Shell" 0 -1 1506993002767 ""}
{ "Info" "" "" "2017.10.02.19:10:02 Info: jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 0 "2017.10.02.19:10:02 Info: jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" 0 0 "Shell" 0 -1 1506993002781 ""}
{ "Info" "" "" "2017.10.02.19:10:02 Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2017.10.02.19:10:02 Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1506993002796 ""}
{ "Info" "" "" "2017.10.02.19:10:02 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2017.10.02.19:10:02 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1506993002816 ""}
{ "Info" "" "" "2017.10.02.19:10:02 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2017.10.02.19:10:02 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1506993002824 ""}
{ "Info" "" "" "2017.10.02.19:10:02 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2017.10.02.19:10:02 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1506993002835 ""}
{ "Info" "" "" "2017.10.02.19:10:02 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2017.10.02.19:10:02 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1506993002842 ""}
{ "Info" "" "" "2017.10.02.19:10:02 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2017.10.02.19:10:02 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1506993002857 ""}
{ "Info" "" "" "2017.10.02.19:10:02 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2017.10.02.19:10:02 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1506993002873 ""}
{ "Info" "" "" "2017.10.02.19:10:02 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2017.10.02.19:10:02 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1506993002903 ""}
{ "Info" "" "" "2017.10.02.19:10:02 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2017.10.02.19:10:02 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1506993002937 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.10.02.19:10:02 Info: Reusing file /home/arturo/Escritorio/hello_world/hello_world_qsys/simulation/submodules" {  } {  } 0 0 "2017.10.02.19:10:02 Info: Reusing file /home/arturo/Escritorio/hello_world/hello_world_qsys/simulation/submodules" 0 0 "Shell" 0 -1 1506993002940 ""}
{ "Info" "" "" "2017.10.02.19:10:02 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2017.10.02.19:10:02 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1506993002948 ""}
{ "Info" "" "" "2017.10.02.19:10:02 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2017.10.02.19:10:02 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1506993002983 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.10.02.19:10:02 Info: Reusing file /home/arturo/Escritorio/hello_world/hello_world_qsys/simulation/submodules" {  } {  } 0 0 "2017.10.02.19:10:02 Info: Reusing file /home/arturo/Escritorio/hello_world/hello_world_qsys/simulation/submodules" 0 0 "Shell" 0 -1 1506993002984 ""}
{ "Info" "" "" "2017.10.02.19:10:03 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2017.10.02.19:10:03 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1506993003009 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.10.02.19:10:03 Info: Reusing file /home/arturo/Escritorio/hello_world/hello_world_qsys/simulation/submodules" {  } {  } 0 0 "2017.10.02.19:10:03 Info: Reusing file /home/arturo/Escritorio/hello_world/hello_world_qsys/simulation/submodules" 0 0 "Shell" 0 -1 1506993003010 ""}
{ "Info" "" "" "2017.10.02.19:10:03 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2017.10.02.19:10:03 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1506993003060 ""}
{ "Info" "" "" "2017.10.02.19:10:03 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2017.10.02.19:10:03 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1506993003076 ""}
{ "Info" "" "" "2017.10.02.19:10:03 Info: hello_world_qsys: Done \"hello_world_qsys\" with 28 modules, 47 files" {  } {  } 0 0 "2017.10.02.19:10:03 Info: hello_world_qsys: Done \"hello_world_qsys\" with 28 modules, 47 files" 0 0 "Shell" 0 -1 1506993003077 ""}
{ "Info" "" "" "2017.10.02.19:10:03 Info: qsys-generate succeeded." {  } {  } 0 0 "2017.10.02.19:10:03 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1506993003155 ""}
{ "Info" "" "" "2017.10.02.19:10:03 Info: Finished: Create simulation model" {  } {  } 0 0 "2017.10.02.19:10:03 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1506993003156 ""}
{ "Info" "" "" "2017.10.02.19:10:03 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2017.10.02.19:10:03 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1506993003156 ""}
{ "Info" " --use-relative-paths=true" "" "2017.10.02.19:10:03 Info: sim-script-gen --spd=/home/arturo/Escritorio/hello_world/hello_world_qsys/hello_world_qsys.spd --output-directory=/home/arturo/Escritorio/hello_world/hello_world_qsys/simulation" {  } {  } 0 0 "2017.10.02.19:10:03 Info: sim-script-gen --spd=/home/arturo/Escritorio/hello_world/hello_world_qsys/hello_world_qsys.spd --output-directory=/home/arturo/Escritorio/hello_world/hello_world_qsys/simulation" 0 0 "Shell" 0 -1 1506993003157 ""}
{ "Info" " --use-relative-paths=true" "" "2017.10.02.19:10:03 Info: Doing: ip-make-simscript --spd=/home/arturo/Escritorio/hello_world/hello_world_qsys/hello_world_qsys.spd --output-directory=/home/arturo/Escritorio/hello_world/hello_world_qsys/simulation" {  } {  } 0 0 "2017.10.02.19:10:03 Info: Doing: ip-make-simscript --spd=/home/arturo/Escritorio/hello_world/hello_world_qsys/hello_world_qsys.spd --output-directory=/home/arturo/Escritorio/hello_world/hello_world_qsys/simulation" 0 0 "Shell" 0 -1 1506993003167 ""}
{ "Info" " directory:" "" "2017.10.02.19:10:05 Info: Generating the following file(s) for MODELSIM simulator in /home/arturo/Escritorio/hello_world/hello_world_qsys/simulation" {  } {  } 0 0 "2017.10.02.19:10:05 Info: Generating the following file(s) for MODELSIM simulator in /home/arturo/Escritorio/hello_world/hello_world_qsys/simulation" 0 0 "Shell" 0 -1 1506993005151 ""}
{ "Info" "msim_setup.tcl" "" "2017.10.02.19:10:05 Info:     mentor" {  } {  } 0 0 "2017.10.02.19:10:05 Info:     mentor" 0 0 "Shell" 0 -1 1506993005152 ""}
{ "Info" " directory:" "" "2017.10.02.19:10:05 Info: Generating the following file(s) for VCS simulator in /home/arturo/Escritorio/hello_world/hello_world_qsys/simulation" {  } {  } 0 0 "2017.10.02.19:10:05 Info: Generating the following file(s) for VCS simulator in /home/arturo/Escritorio/hello_world/hello_world_qsys/simulation" 0 0 "Shell" 0 -1 1506993005160 ""}
{ "Info" "vcs_setup.sh" "" "2017.10.02.19:10:05 Info:     synopsys/vcs" {  } {  } 0 0 "2017.10.02.19:10:05 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1506993005162 ""}
{ "Info" " directory:" "" "2017.10.02.19:10:05 Info: Generating the following file(s) for VCSMX simulator in /home/arturo/Escritorio/hello_world/hello_world_qsys/simulation" {  } {  } 0 0 "2017.10.02.19:10:05 Info: Generating the following file(s) for VCSMX simulator in /home/arturo/Escritorio/hello_world/hello_world_qsys/simulation" 0 0 "Shell" 0 -1 1506993005168 ""}
{ "Info" "synopsys_sim.setup" "" "2017.10.02.19:10:05 Info:     synopsys/vcsmx" {  } {  } 0 0 "2017.10.02.19:10:05 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1506993005168 ""}
{ "Info" "vcsmx_setup.sh" "" "2017.10.02.19:10:05 Info:     synopsys/vcsmx" {  } {  } 0 0 "2017.10.02.19:10:05 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1506993005175 ""}
{ "Info" " directory:" "" "2017.10.02.19:10:05 Info: Generating the following file(s) for NCSIM simulator in /home/arturo/Escritorio/hello_world/hello_world_qsys/simulation" {  } {  } 0 0 "2017.10.02.19:10:05 Info: Generating the following file(s) for NCSIM simulator in /home/arturo/Escritorio/hello_world/hello_world_qsys/simulation" 0 0 "Shell" 0 -1 1506993005187 ""}
{ "Info" "cds.lib" "" "2017.10.02.19:10:05 Info:     cadence" {  } {  } 0 0 "2017.10.02.19:10:05 Info:     cadence" 0 0 "Shell" 0 -1 1506993005188 ""}
{ "Info" "hdl.var" "" "2017.10.02.19:10:05 Info:     cadence" {  } {  } 0 0 "2017.10.02.19:10:05 Info:     cadence" 0 0 "Shell" 0 -1 1506993005194 ""}
{ "Info" "ncsim_setup.sh" "" "2017.10.02.19:10:05 Info:     cadence" {  } {  } 0 0 "2017.10.02.19:10:05 Info:     cadence" 0 0 "Shell" 0 -1 1506993005194 ""}
{ "Info" " directory" "" "2017.10.02.19:10:05 Info:     27 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2017.10.02.19:10:05 Info:     27 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1506993005195 ""}
{ "Info" " directory:" "" "2017.10.02.19:10:05 Info: Generating the following file(s) for RIVIERA simulator in /home/arturo/Escritorio/hello_world/hello_world_qsys/simulation" {  } {  } 0 0 "2017.10.02.19:10:05 Info: Generating the following file(s) for RIVIERA simulator in /home/arturo/Escritorio/hello_world/hello_world_qsys/simulation" 0 0 "Shell" 0 -1 1506993005207 ""}
{ "Info" "rivierapro_setup.tcl" "" "2017.10.02.19:10:05 Info:     aldec" {  } {  } 0 0 "2017.10.02.19:10:05 Info:     aldec" 0 0 "Shell" 0 -1 1506993005248 ""}
{ "Info" "." "" "2017.10.02.19:10:05 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/arturo/Escritorio/hello_world/hello_world_qsys/simulation" {  } {  } 0 0 "2017.10.02.19:10:05 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/arturo/Escritorio/hello_world/hello_world_qsys/simulation" 0 0 "Shell" 0 -1 1506993005249 ""}
{ "Info" "" "" "2017.10.02.19:10:05 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2017.10.02.19:10:05 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1506993005249 ""}
{ "Info" "" "" "2017.10.02.19:10:05 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2017.10.02.19:10:05 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1506993005249 ""}
{ "Info" "" "" "2017.10.02.19:10:05 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2017.10.02.19:10:05 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1506993005249 ""}
{ "Info" "hello_world_qsys --family="Cyclone V" --part=5CSEMA5F31C6" "" "2017.10.02.19:10:05 Info: qsys-generate /home/arturo/Escritorio/hello_world/hello_world_qsys.qsys --block-symbol-file --output-directory=/home/arturo/Escritorio/hello_world" {  } {  } 0 0 "2017.10.02.19:10:05 Info: qsys-generate /home/arturo/Escritorio/hello_world/hello_world_qsys.qsys --block-symbol-file --output-directory=/home/arturo/Escritorio/hello_world" 0 0 "Shell" 0 -1 1506993005250 ""}
{ "Info" "hello_world_qsys.qsys" "" "2017.10.02.19:10:05 Info: Loading hello_world" {  } {  } 0 0 "2017.10.02.19:10:05 Info: Loading hello_world" 0 0 "Shell" 0 -1 1506993005257 ""}
{ "Info" "" "" "2017.10.02.19:10:05 Info: Reading input file" {  } {  } 0 0 "2017.10.02.19:10:05 Info: Reading input file" 0 0 "Shell" 0 -1 1506993005289 ""}
{ "Info" "" "" "2017.10.02.19:10:05 Info: Adding clk \[clock_source 17.0\]" {  } {  } 0 0 "2017.10.02.19:10:05 Info: Adding clk \[clock_source 17.0\]" 0 0 "Shell" 0 -1 1506993005294 ""}
{ "Info" "" "" "2017.10.02.19:10:05 Info: Parameterizing module clk" {  } {  } 0 0 "2017.10.02.19:10:05 Info: Parameterizing module clk" 0 0 "Shell" 0 -1 1506993005295 ""}
{ "Info" "" "" "2017.10.02.19:10:05 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.0\]" {  } {  } 0 0 "2017.10.02.19:10:05 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.0\]" 0 0 "Shell" 0 -1 1506993005296 ""}
{ "Info" "" "" "2017.10.02.19:10:05 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2017.10.02.19:10:05 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1506993005296 ""}
{ "Info" "" "" "2017.10.02.19:10:05 Info: Adding led \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.10.02.19:10:05 Info: Adding led \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1506993005297 ""}
{ "Info" "" "" "2017.10.02.19:10:05 Info: Parameterizing module led" {  } {  } 0 0 "2017.10.02.19:10:05 Info: Parameterizing module led" 0 0 "Shell" 0 -1 1506993005298 ""}
{ "Info" "" "" "2017.10.02.19:10:05 Info: Adding nios \[altera_nios2_gen2 17.0\]" {  } {  } 0 0 "2017.10.02.19:10:05 Info: Adding nios \[altera_nios2_gen2 17.0\]" 0 0 "Shell" 0 -1 1506993005299 ""}
{ "Info" "" "" "2017.10.02.19:10:05 Info: Parameterizing module nios" {  } {  } 0 0 "2017.10.02.19:10:05 Info: Parameterizing module nios" 0 0 "Shell" 0 -1 1506993005301 ""}
{ "Info" "" "" "2017.10.02.19:10:05 Info: Adding ram \[altera_avalon_onchip_memory2 17.0\]" {  } {  } 0 0 "2017.10.02.19:10:05 Info: Adding ram \[altera_avalon_onchip_memory2 17.0\]" 0 0 "Shell" 0 -1 1506993005304 ""}
{ "Info" "" "" "2017.10.02.19:10:05 Info: Parameterizing module ram" {  } {  } 0 0 "2017.10.02.19:10:05 Info: Parameterizing module ram" 0 0 "Shell" 0 -1 1506993005304 ""}
{ "Info" "" "" "2017.10.02.19:10:05 Info: Adding switch \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.10.02.19:10:05 Info: Adding switch \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1506993005306 ""}
{ "Info" "" "" "2017.10.02.19:10:05 Info: Parameterizing module switch" {  } {  } 0 0 "2017.10.02.19:10:05 Info: Parameterizing module switch" 0 0 "Shell" 0 -1 1506993005306 ""}
{ "Info" "" "" "2017.10.02.19:10:05 Info: Building connections" {  } {  } 0 0 "2017.10.02.19:10:05 Info: Building connections" 0 0 "Shell" 0 -1 1506993005308 ""}
{ "Info" "" "" "2017.10.02.19:10:05 Info: Parameterizing connections" {  } {  } 0 0 "2017.10.02.19:10:05 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1506993005312 ""}
{ "Info" "" "" "2017.10.02.19:10:05 Info: Validating" {  } {  } 0 0 "2017.10.02.19:10:05 Info: Validating" 0 0 "Shell" 0 -1 1506993005313 ""}
{ "Info" "" "" "2017.10.02.19:10:05 Info: Done reading input file" {  } {  } 0 0 "2017.10.02.19:10:05 Info: Done reading input file" 0 0 "Shell" 0 -1 1506993005542 ""}
{ "Info" "" "" "2017.10.02.19:10:05 Info: hello_world_qsys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2017.10.02.19:10:05 Info: hello_world_qsys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1506993005850 ""}
{ "Info" "" "" "2017.10.02.19:10:05 Info: hello_world_qsys.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.10.02.19:10:05 Info: hello_world_qsys.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1506993005851 ""}
{ "Info" "" "" "2017.10.02.19:10:07 Info: qsys-generate succeeded." {  } {  } 0 0 "2017.10.02.19:10:07 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1506993007158 ""}
{ "Info" "" "" "2017.10.02.19:10:07 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2017.10.02.19:10:07 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1506993007159 ""}
{ "Info" "" "" "2017.10.02.19:10:07 Info:" {  } {  } 0 0 "2017.10.02.19:10:07 Info:" 0 0 "Shell" 0 -1 1506993007159 ""}
{ "Info" "" "" "2017.10.02.19:10:07 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2017.10.02.19:10:07 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1506993007159 ""}
{ "Info" "synthesis --family="Cyclone V" --part=5CSEMA5F31C6" "" "2017.10.02.19:10:07 Info: qsys-generate /home/arturo/Escritorio/hello_world/hello_world_qsys.qsys --synthesis=VERILOG --output-directory=/home/arturo/Escritorio/hello_world/hello_world_qsys" {  } {  } 0 0 "2017.10.02.19:10:07 Info: qsys-generate /home/arturo/Escritorio/hello_world/hello_world_qsys.qsys --synthesis=VERILOG --output-directory=/home/arturo/Escritorio/hello_world/hello_world_qsys" 0 0 "Shell" 0 -1 1506993007159 ""}
{ "Info" "hello_world_qsys.qsys" "" "2017.10.02.19:10:07 Info: Loading hello_world" {  } {  } 0 0 "2017.10.02.19:10:07 Info: Loading hello_world" 0 0 "Shell" 0 -1 1506993007164 ""}
{ "Info" "" "" "2017.10.02.19:10:07 Info: Reading input file" {  } {  } 0 0 "2017.10.02.19:10:07 Info: Reading input file" 0 0 "Shell" 0 -1 1506993007183 ""}
{ "Info" "" "" "2017.10.02.19:10:07 Info: Adding clk \[clock_source 17.0\]" {  } {  } 0 0 "2017.10.02.19:10:07 Info: Adding clk \[clock_source 17.0\]" 0 0 "Shell" 0 -1 1506993007186 ""}
{ "Info" "" "" "2017.10.02.19:10:07 Info: Parameterizing module clk" {  } {  } 0 0 "2017.10.02.19:10:07 Info: Parameterizing module clk" 0 0 "Shell" 0 -1 1506993007187 ""}
{ "Info" "" "" "2017.10.02.19:10:07 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.0\]" {  } {  } 0 0 "2017.10.02.19:10:07 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.0\]" 0 0 "Shell" 0 -1 1506993007188 ""}
{ "Info" "" "" "2017.10.02.19:10:07 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2017.10.02.19:10:07 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1506993007189 ""}
{ "Info" "" "" "2017.10.02.19:10:07 Info: Adding led \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2017.10.02.19:10:07 Info: Adding led \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1506993007190 ""}
{ "Info" "" "" "2017.10.02.19:10:07 Info: Parameterizing module led" {  } {  } 0 0 "2017.10.02.19:10:07 Info: Parameterizing module led" 0 0 "Shell" 0 -1 1506993007191 ""}
{ "Info" "" "" "2017.10.02.19:10:07 Info: Adding nios \[altera_nios2_gen2 17.0\]" {  } {  } 0 0 "2017.10.02.19:10:07 Info: Adding nios \[altera_nios2_gen2 17.0\]" 0 0 "Shell" 0 -1 1506993007192 ""}
{ "Info" "" "" "2017.10.02.19:10:07 Info: Parameterizing module nios" {  } {  } 0 0 "2017.10.02.19:10:07 Info: Parameterizing module nios" 0 0 "Shell" 0 -1 1506993007193 ""}
{ "Info" "" "" "2017.10.02.19:10:07 Info: Adding ram \[altera_avalon_onchip_memory2 17.0\]\n2017.10.02.19:10:07 Info: Parameterizing module ram\n2017.10.02.19:10:07 Info: Adding switch \[altera_avalon_pio 17.0\]\n2017.10.02.19:10:07 Info: Parameterizing module switch" {  } {  } 0 0 "2017.10.02.19:10:07 Info: Adding ram \[altera_avalon_onchip_memory2 17.0\]\n2017.10.02.19:10:07 Info: Parameterizing module ram\n2017.10.02.19:10:07 Info: Adding switch \[altera_avalon_pio 17.0\]\n2017.10.02.19:10:07 Info: Parameterizing module switch" 0 0 "Shell" 0 -1 1506993007209 ""}
{ "Info" "" "" "2017.10.02.19:10:07 Info: Building connections" {  } {  } 0 0 "2017.10.02.19:10:07 Info: Building connections" 0 0 "Shell" 0 -1 1506993007210 ""}
{ "Info" "" "" "2017.10.02.19:10:07 Info: Parameterizing connections" {  } {  } 0 0 "2017.10.02.19:10:07 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1506993007212 ""}
{ "Info" "" "" "2017.10.02.19:10:07 Info: Validating" {  } {  } 0 0 "2017.10.02.19:10:07 Info: Validating" 0 0 "Shell" 0 -1 1506993007213 ""}
{ "Info" "" "" "2017.10.02.19:10:07 Info: Done reading input file" {  } {  } 0 0 "2017.10.02.19:10:07 Info: Done reading input file" 0 0 "Shell" 0 -1 1506993007387 ""}
{ "Info" "" "" "2017.10.02.19:10:07 Info: hello_world_qsys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board\n2017.10.02.19:10:07 Info: hello_world_qsys.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.10.02.19:10:07 Info: hello_world_qsys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board\n2017.10.02.19:10:07 Info: hello_world_qsys.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1506993007675 ""}
{ "Info" "" "" "2017.10.02.19:10:08 Info: hello_world_qsys: Generating hello_world_qsys \"hello_world_qsys\" for QUARTUS_SYNTH" {  } {  } 0 0 "2017.10.02.19:10:08 Info: hello_world_qsys: Generating hello_world_qsys \"hello_world_qsys\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1506993008148 ""}
{ "Info" "" "" "2017.10.02.19:10:10 Info: jtag_uart: Starting RTL generation for module 'hello_world_qsys_jtag_uart'" {  } {  } 0 0 "2017.10.02.19:10:10 Info: jtag_uart: Starting RTL generation for module 'hello_world_qsys_jtag_uart'" 0 0 "Shell" 0 -1 1506993010748 ""}
{ "Info" "hello_world_qsys_jtag_uart_component_configuration.pl  --do_build_sim=0  ]" "" "2017.10.02.19:10:10 Info: jtag_uart:   Generation command is \[exec /home/arturo/intelFPGA_lite/17.0/quartus/linux64/perl/bin/perl -I /home/arturo/intelFPGA_lite/17.0/quartus/linux64/perl/lib -I /home/arturo/intelFPGA_lite/17.0/quartus/sopc_builder/bin/europa -I /home/arturo/intelFPGA_lite/17.0/quartus/sopc_builder/bin/perl_lib -I /home/arturo/intelFPGA_lite/17.0/quartus/sopc_builder/bin -I /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=hello_world_qsys_jtag_uart --dir=/tmp/alt7442_7077837113411198266.dir/0026_jtag_uart_gen/ --quartus_dir=/home/arturo/intelFPGA_lite/17.0/quartus --verilog --config=/tmp/alt7442_7077837113411198266.dir/0026_jtag_uart_gen/" {  } {  } 0 0 "2017.10.02.19:10:10 Info: jtag_uart:   Generation command is \[exec /home/arturo/intelFPGA_lite/17.0/quartus/linux64/perl/bin/perl -I /home/arturo/intelFPGA_lite/17.0/quartus/linux64/perl/lib -I /home/arturo/intelFPGA_lite/17.0/quartus/sopc_builder/bin/europa -I /home/arturo/intelFPGA_lite/17.0/quartus/sopc_builder/bin/perl_lib -I /home/arturo/intelFPGA_lite/17.0/quartus/sopc_builder/bin -I /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=hello_world_qsys_jtag_uart --dir=/tmp/alt7442_7077837113411198266.dir/0026_jtag_uart_gen/ --quartus_dir=/home/arturo/intelFPGA_lite/17.0/quartus --verilog --config=/tmp/alt7442_7077837113411198266.dir/0026_jtag_uart_gen/" 0 0 "Shell" 0 -1 1506993010748 ""}
{ "Info" "" "" "2017.10.02.19:10:11 Info: jtag_uart: Done RTL generation for module 'hello_world_qsys_jtag_uart'" {  } {  } 0 0 "2017.10.02.19:10:11 Info: jtag_uart: Done RTL generation for module 'hello_world_qsys_jtag_uart'" 0 0 "Shell" 0 -1 1506993011008 ""}
{ "Info" "" "" "2017.10.02.19:10:11 Info: jtag_uart: \"hello_world_qsys\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2017.10.02.19:10:11 Info: jtag_uart: \"hello_world_qsys\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1506993011010 ""}
{ "Info" "" "" "2017.10.02.19:10:11 Info: led: Starting RTL generation for module 'hello_world_qsys_led'" {  } {  } 0 0 "2017.10.02.19:10:11 Info: led: Starting RTL generation for module 'hello_world_qsys_led'" 0 0 "Shell" 0 -1 1506993011037 ""}
{ "Info" "hello_world_qsys_led_component_configuration.pl  --do_build_sim=0  ]" "" "2017.10.02.19:10:11 Info: led:   Generation command is \[exec /home/arturo/intelFPGA_lite/17.0/quartus/linux64/perl/bin/perl -I /home/arturo/intelFPGA_lite/17.0/quartus/linux64/perl/lib -I /home/arturo/intelFPGA_lite/17.0/quartus/sopc_builder/bin/europa -I /home/arturo/intelFPGA_lite/17.0/quartus/sopc_builder/bin/perl_lib -I /home/arturo/intelFPGA_lite/17.0/quartus/sopc_builder/bin -I /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hello_world_qsys_led --dir=/tmp/alt7442_7077837113411198266.dir/0027_led_gen/ --quartus_dir=/home/arturo/intelFPGA_lite/17.0/quartus --verilog --config=/tmp/alt7442_7077837113411198266.dir/0027_led_gen/" {  } {  } 0 0 "2017.10.02.19:10:11 Info: led:   Generation command is \[exec /home/arturo/intelFPGA_lite/17.0/quartus/linux64/perl/bin/perl -I /home/arturo/intelFPGA_lite/17.0/quartus/linux64/perl/lib -I /home/arturo/intelFPGA_lite/17.0/quartus/sopc_builder/bin/europa -I /home/arturo/intelFPGA_lite/17.0/quartus/sopc_builder/bin/perl_lib -I /home/arturo/intelFPGA_lite/17.0/quartus/sopc_builder/bin -I /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hello_world_qsys_led --dir=/tmp/alt7442_7077837113411198266.dir/0027_led_gen/ --quartus_dir=/home/arturo/intelFPGA_lite/17.0/quartus --verilog --config=/tmp/alt7442_7077837113411198266.dir/0027_led_gen/" 0 0 "Shell" 0 -1 1506993011039 ""}
{ "Info" "" "" "2017.10.02.19:10:11 Info: led: Done RTL generation for module 'hello_world_qsys_led'" {  } {  } 0 0 "2017.10.02.19:10:11 Info: led: Done RTL generation for module 'hello_world_qsys_led'" 0 0 "Shell" 0 -1 1506993011164 ""}
{ "Info" "" "" "2017.10.02.19:10:11 Info: led: \"hello_world_qsys\" instantiated altera_avalon_pio \"led\"" {  } {  } 0 0 "2017.10.02.19:10:11 Info: led: \"hello_world_qsys\" instantiated altera_avalon_pio \"led\"" 0 0 "Shell" 0 -1 1506993011164 ""}
{ "Info" "" "" "2017.10.02.19:10:11 Info: nios: \"hello_world_qsys\" instantiated altera_nios2_gen2 \"nios\"" {  } {  } 0 0 "2017.10.02.19:10:11 Info: nios: \"hello_world_qsys\" instantiated altera_nios2_gen2 \"nios\"" 0 0 "Shell" 0 -1 1506993011223 ""}
{ "Info" "" "" "2017.10.02.19:10:11 Info: ram: Starting RTL generation for module 'hello_world_qsys_ram'" {  } {  } 0 0 "2017.10.02.19:10:11 Info: ram: Starting RTL generation for module 'hello_world_qsys_ram'" 0 0 "Shell" 0 -1 1506993011258 ""}
{ "Info" "hello_world_qsys_ram_component_configuration.pl  --do_build_sim=0  ]" "" "2017.10.02.19:10:11 Info: ram:   Generation command is \[exec /home/arturo/intelFPGA_lite/17.0/quartus/linux64/perl/bin/perl -I /home/arturo/intelFPGA_lite/17.0/quartus/linux64/perl/lib -I /home/arturo/intelFPGA_lite/17.0/quartus/sopc_builder/bin/europa -I /home/arturo/intelFPGA_lite/17.0/quartus/sopc_builder/bin/perl_lib -I /home/arturo/intelFPGA_lite/17.0/quartus/sopc_builder/bin -I /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=hello_world_qsys_ram --dir=/tmp/alt7442_7077837113411198266.dir/0028_ram_gen/ --quartus_dir=/home/arturo/intelFPGA_lite/17.0/quartus --verilog --config=/tmp/alt7442_7077837113411198266.dir/0028_ram_gen/" {  } {  } 0 0 "2017.10.02.19:10:11 Info: ram:   Generation command is \[exec /home/arturo/intelFPGA_lite/17.0/quartus/linux64/perl/bin/perl -I /home/arturo/intelFPGA_lite/17.0/quartus/linux64/perl/lib -I /home/arturo/intelFPGA_lite/17.0/quartus/sopc_builder/bin/europa -I /home/arturo/intelFPGA_lite/17.0/quartus/sopc_builder/bin/perl_lib -I /home/arturo/intelFPGA_lite/17.0/quartus/sopc_builder/bin -I /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=hello_world_qsys_ram --dir=/tmp/alt7442_7077837113411198266.dir/0028_ram_gen/ --quartus_dir=/home/arturo/intelFPGA_lite/17.0/quartus --verilog --config=/tmp/alt7442_7077837113411198266.dir/0028_ram_gen/" 0 0 "Shell" 0 -1 1506993011258 ""}
{ "Info" "" "" "2017.10.02.19:10:11 Info: ram: Done RTL generation for module 'hello_world_qsys_ram'" {  } {  } 0 0 "2017.10.02.19:10:11 Info: ram: Done RTL generation for module 'hello_world_qsys_ram'" 0 0 "Shell" 0 -1 1506993011401 ""}
{ "Info" "" "" "2017.10.02.19:10:11 Info: ram: \"hello_world_qsys\" instantiated altera_avalon_onchip_memory2 \"ram\"" {  } {  } 0 0 "2017.10.02.19:10:11 Info: ram: \"hello_world_qsys\" instantiated altera_avalon_onchip_memory2 \"ram\"" 0 0 "Shell" 0 -1 1506993011402 ""}
{ "Info" "" "" "2017.10.02.19:10:11 Info: switch: Starting RTL generation for module 'hello_world_qsys_switch'" {  } {  } 0 0 "2017.10.02.19:10:11 Info: switch: Starting RTL generation for module 'hello_world_qsys_switch'" 0 0 "Shell" 0 -1 1506993011425 ""}
{ "Info" "hello_world_qsys_switch_component_configuration.pl  --do_build_sim=0  ]" "" "2017.10.02.19:10:11 Info: switch:   Generation command is \[exec /home/arturo/intelFPGA_lite/17.0/quartus/linux64/perl/bin/perl -I /home/arturo/intelFPGA_lite/17.0/quartus/linux64/perl/lib -I /home/arturo/intelFPGA_lite/17.0/quartus/sopc_builder/bin/europa -I /home/arturo/intelFPGA_lite/17.0/quartus/sopc_builder/bin/perl_lib -I /home/arturo/intelFPGA_lite/17.0/quartus/sopc_builder/bin -I /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hello_world_qsys_switch --dir=/tmp/alt7442_7077837113411198266.dir/0029_switch_gen/ --quartus_dir=/home/arturo/intelFPGA_lite/17.0/quartus --verilog --config=/tmp/alt7442_7077837113411198266.dir/0029_switch_gen/" {  } {  } 0 0 "2017.10.02.19:10:11 Info: switch:   Generation command is \[exec /home/arturo/intelFPGA_lite/17.0/quartus/linux64/perl/bin/perl -I /home/arturo/intelFPGA_lite/17.0/quartus/linux64/perl/lib -I /home/arturo/intelFPGA_lite/17.0/quartus/sopc_builder/bin/europa -I /home/arturo/intelFPGA_lite/17.0/quartus/sopc_builder/bin/perl_lib -I /home/arturo/intelFPGA_lite/17.0/quartus/sopc_builder/bin -I /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hello_world_qsys_switch --dir=/tmp/alt7442_7077837113411198266.dir/0029_switch_gen/ --quartus_dir=/home/arturo/intelFPGA_lite/17.0/quartus --verilog --config=/tmp/alt7442_7077837113411198266.dir/0029_switch_gen/" 0 0 "Shell" 0 -1 1506993011425 ""}
{ "Info" "" "" "2017.10.02.19:10:11 Info: switch: Done RTL generation for module 'hello_world_qsys_switch'" {  } {  } 0 0 "2017.10.02.19:10:11 Info: switch: Done RTL generation for module 'hello_world_qsys_switch'" 0 0 "Shell" 0 -1 1506993011562 ""}
{ "Info" "" "" "2017.10.02.19:10:11 Info: switch: \"hello_world_qsys\" instantiated altera_avalon_pio \"switch\"" {  } {  } 0 0 "2017.10.02.19:10:11 Info: switch: \"hello_world_qsys\" instantiated altera_avalon_pio \"switch\"" 0 0 "Shell" 0 -1 1506993011563 ""}
{ "Info" "" "" "2017.10.02.19:10:12 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.10.02.19:10:12 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1506993012056 ""}
{ "Info" "" "" "2017.10.02.19:10:12 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.10.02.19:10:12 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1506993012139 ""}
{ "Info" "" "" "2017.10.02.19:10:12 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.10.02.19:10:12 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1506993012225 ""}
{ "Info" "" "" "2017.10.02.19:10:12 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.10.02.19:10:12 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1506993012322 ""}
{ "Info" "" "" "2017.10.02.19:10:12 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.10.02.19:10:12 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1506993012399 ""}
{ "Info" "" "" "2017.10.02.19:10:12 Info: mm_interconnect_0: \"hello_world_qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2017.10.02.19:10:12 Info: mm_interconnect_0: \"hello_world_qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1506993012867 ""}
{ "Info" "" "" "2017.10.02.19:10:12 Info: irq_mapper: \"hello_world_qsys\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2017.10.02.19:10:12 Info: irq_mapper: \"hello_world_qsys\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1506993012874 ""}
{ "Info" "" "" "2017.10.02.19:10:12 Info: rst_controller: \"hello_world_qsys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2017.10.02.19:10:12 Info: rst_controller: \"hello_world_qsys\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1506993012882 ""}
{ "Info" "" "" "2017.10.02.19:10:12 Info: cpu: Starting RTL generation for module 'hello_world_qsys_nios_cpu'" {  } {  } 0 0 "2017.10.02.19:10:12 Info: cpu: Starting RTL generation for module 'hello_world_qsys_nios_cpu'" 0 0 "Shell" 0 -1 1506993012899 ""}
{ "Info" "hello_world_qsys_nios_cpu_processor_configuration.pl  --do_build_sim=0  ]" "" "2017.10.02.19:10:12 Info: cpu:   Generation command is \[exec /home/arturo/intelFPGA_lite/17.0/quartus/linux64//eperlcmd -I /home/arturo/intelFPGA_lite/17.0/quartus/linux64//perl/lib -I /home/arturo/intelFPGA_lite/17.0/quartus/sopc_builder/bin/europa -I /home/arturo/intelFPGA_lite/17.0/quartus/sopc_builder/bin/perl_lib -I /home/arturo/intelFPGA_lite/17.0/quartus/sopc_builder/bin -I /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=hello_world_qsys_nios_cpu --dir=/tmp/alt7442_7077837113411198266.dir/0032_cpu_gen/ --quartus_bindir=/home/arturo/intelFPGA_lite/17.0/quartus/linux64/ --verilog --config=/tmp/alt7442_7077837113411198266.dir/0032_cpu_gen/" {  } {  } 0 0 "2017.10.02.19:10:12 Info: cpu:   Generation command is \[exec /home/arturo/intelFPGA_lite/17.0/quartus/linux64//eperlcmd -I /home/arturo/intelFPGA_lite/17.0/quartus/linux64//perl/lib -I /home/arturo/intelFPGA_lite/17.0/quartus/sopc_builder/bin/europa -I /home/arturo/intelFPGA_lite/17.0/quartus/sopc_builder/bin/perl_lib -I /home/arturo/intelFPGA_lite/17.0/quartus/sopc_builder/bin -I /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/arturo/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=hello_world_qsys_nios_cpu --dir=/tmp/alt7442_7077837113411198266.dir/0032_cpu_gen/ --quartus_bindir=/home/arturo/intelFPGA_lite/17.0/quartus/linux64/ --verilog --config=/tmp/alt7442_7077837113411198266.dir/0032_cpu_gen/" 0 0 "Shell" 0 -1 1506993012900 ""}
{ "Info" "" "" "2017.10.02.19:10:15 Info: cpu: # 2017.10.02 19:10:13 (*) Starting Nios II generation" {  } {  } 0 0 "2017.10.02.19:10:15 Info: cpu: # 2017.10.02 19:10:13 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1506993015985 ""}
{ "Info" "" "" "2017.10.02.19:10:15 Info: cpu: # 2017.10.02 19:10:13 (*)   Checking for plaintext license." {  } {  } 0 0 "2017.10.02.19:10:15 Info: cpu: # 2017.10.02 19:10:13 (*)   Checking for plaintext license." 0 0 "Shell" 0 -1 1506993015985 ""}
{ "Info" "" "" "2017.10.02.19:10:15 Info: cpu: # 2017.10.02 19:10:13 (*)   Couldn't query license setup in Quartus directory /home/arturo/intelFPGA_lite/17.0/quartus/linux64" {  } {  } 0 0 "2017.10.02.19:10:15 Info: cpu: # 2017.10.02 19:10:13 (*)   Couldn't query license setup in Quartus directory /home/arturo/intelFPGA_lite/17.0/quartus/linux64" 0 0 "Shell" 0 -1 1506993015985 ""}
{ "Info" "" "" "2017.10.02.19:10:15 Info: cpu: # 2017.10.02 19:10:13 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 0 "2017.10.02.19:10:15 Info: cpu: # 2017.10.02 19:10:13 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" 0 0 "Shell" 0 -1 1506993015986 ""}
{ "Info" "" "" "2017.10.02.19:10:15 Info: cpu: # 2017.10.02 19:10:13 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 0 "2017.10.02.19:10:15 Info: cpu: # 2017.10.02 19:10:13 (*)   LM_LICENSE_FILE environment variable is empty" 0 0 "Shell" 0 -1 1506993015986 ""}
{ "Info" "" "" "2017.10.02.19:10:15 Info: cpu: # 2017.10.02 19:10:13 (*)   Plaintext license not found." {  } {  } 0 0 "2017.10.02.19:10:15 Info: cpu: # 2017.10.02 19:10:13 (*)   Plaintext license not found." 0 0 "Shell" 0 -1 1506993015987 ""}
{ "Info" "e." "" "2017.10.02.19:10:15 Info: cpu: # 2017.10.02 19:10:13 (*)   No license required to generate encrypted Nios II" {  } {  } 0 0 "2017.10.02.19:10:15 Info: cpu: # 2017.10.02 19:10:13 (*)   No license required to generate encrypted Nios II" 0 0 "Shell" 0 -1 1506993015987 ""}
{ "Info" "" "" "2017.10.02.19:10:15 Info: cpu: # 2017.10.02 19:10:13 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2017.10.02.19:10:15 Info: cpu: # 2017.10.02 19:10:13 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1506993015987 ""}
{ "Info" "" "" "2017.10.02.19:10:15 Info: cpu: # 2017.10.02 19:10:13 (*)   Creating all objects for CPU" {  } {  } 0 0 "2017.10.02.19:10:15 Info: cpu: # 2017.10.02 19:10:13 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1506993015988 ""}
{ "Info" "" "" "2017.10.02.19:10:15 Info: cpu: # 2017.10.02 19:10:15 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2017.10.02.19:10:15 Info: cpu: # 2017.10.02 19:10:15 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1506993015988 ""}
{ "Info" "" "" "2017.10.02.19:10:15 Info: cpu: # 2017.10.02 19:10:15 (*)   Creating plain-text RTL" {  } {  } 0 0 "2017.10.02.19:10:15 Info: cpu: # 2017.10.02 19:10:15 (*)   Creating plain-text RTL" 0 0 "Shell" 0 -1 1506993015988 ""}
{ "Info" "" "" "2017.10.02.19:10:15 Info: cpu: # 2017.10.02 19:10:15 (*) Done Nios II generation" {  } {  } 0 0 "2017.10.02.19:10:15 Info: cpu: # 2017.10.02 19:10:15 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1506993015988 ""}
{ "Info" "" "" "2017.10.02.19:10:15 Info: cpu: Done RTL generation for module 'hello_world_qsys_nios_cpu'" {  } {  } 0 0 "2017.10.02.19:10:15 Info: cpu: Done RTL generation for module 'hello_world_qsys_nios_cpu'" 0 0 "Shell" 0 -1 1506993015989 ""}
{ "Info" "" "" "2017.10.02.19:10:15 Info: cpu: \"nios\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2017.10.02.19:10:15 Info: cpu: \"nios\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1506993015994 ""}
{ "Info" "" "" "2017.10.02.19:10:15 Info: nios_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios_data_master_translator\"" {  } {  } 0 0 "2017.10.02.19:10:15 Info: nios_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios_data_master_translator\"" 0 0 "Shell" 0 -1 1506993015996 ""}
{ "Info" "" "" "2017.10.02.19:10:15 Info: jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 0 "2017.10.02.19:10:15 Info: jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" 0 0 "Shell" 0 -1 1506993015997 ""}
{ "Info" "" "" "2017.10.02.19:10:15 Info: nios_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios_data_master_agent\"" {  } {  } 0 0 "2017.10.02.19:10:15 Info: nios_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios_data_master_agent\"" 0 0 "Shell" 0 -1 1506993015998 ""}
{ "Info" "" "" "2017.10.02.19:10:16 Info: jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 0 "2017.10.02.19:10:16 Info: jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" 0 0 "Shell" 0 -1 1506993016001 ""}
{ "Info" "" "" "2017.10.02.19:10:16 Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2017.10.02.19:10:16 Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1506993016002 ""}
{ "Info" "" "" "2017.10.02.19:10:16 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2017.10.02.19:10:16 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1506993016010 ""}
{ "Info" "" "" "2017.10.02.19:10:16 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2017.10.02.19:10:16 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1506993016018 ""}
{ "Info" "" "" "2017.10.02.19:10:16 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2017.10.02.19:10:16 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1506993016025 ""}
{ "Info" "" "" "2017.10.02.19:10:16 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2017.10.02.19:10:16 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1506993016031 ""}
{ "Info" "" "" "2017.10.02.19:10:16 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2017.10.02.19:10:16 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1506993016035 ""}
{ "Info" "" "" "2017.10.02.19:10:16 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2017.10.02.19:10:16 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1506993016041 ""}
{ "Info" "" "" "2017.10.02.19:10:16 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2017.10.02.19:10:16 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1506993016060 ""}
{ "Info" "" "" "2017.10.02.19:10:16 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2017.10.02.19:10:16 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1506993016095 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.10.02.19:10:16 Info: Reusing file /home/arturo/Escritorio/hello_world/hello_world_qsys/synthesis/submodules" {  } {  } 0 0 "2017.10.02.19:10:16 Info: Reusing file /home/arturo/Escritorio/hello_world/hello_world_qsys/synthesis/submodules" 0 0 "Shell" 0 -1 1506993016096 ""}
{ "Info" "" "" "2017.10.02.19:10:16 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2017.10.02.19:10:16 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1506993016102 ""}
{ "Info" "" "" "2017.10.02.19:10:16 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2017.10.02.19:10:16 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1506993016129 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.10.02.19:10:16 Info: Reusing file /home/arturo/Escritorio/hello_world/hello_world_qsys/synthesis/submodules" {  } {  } 0 0 "2017.10.02.19:10:16 Info: Reusing file /home/arturo/Escritorio/hello_world/hello_world_qsys/synthesis/submodules" 0 0 "Shell" 0 -1 1506993016129 ""}
{ "Info" "" "" "2017.10.02.19:10:16 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2017.10.02.19:10:16 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1506993016156 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.10.02.19:10:16 Info: Reusing file /home/arturo/Escritorio/hello_world/hello_world_qsys/synthesis/submodules" {  } {  } 0 0 "2017.10.02.19:10:16 Info: Reusing file /home/arturo/Escritorio/hello_world/hello_world_qsys/synthesis/submodules" 0 0 "Shell" 0 -1 1506993016157 ""}
{ "Info" "" "" "2017.10.02.19:10:16 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2017.10.02.19:10:16 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1506993016205 ""}
{ "Info" "" "" "2017.10.02.19:10:16 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2017.10.02.19:10:16 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1506993016209 ""}
{ "Info" "" "" "2017.10.02.19:10:16 Info: hello_world_qsys: Done \"hello_world_qsys\" with 28 modules, 40 files" {  } {  } 0 0 "2017.10.02.19:10:16 Info: hello_world_qsys: Done \"hello_world_qsys\" with 28 modules, 40 files" 0 0 "Shell" 0 -1 1506993016211 ""}
{ "Info" "" "" "2017.10.02.19:10:16 Info: qsys-generate succeeded." {  } {  } 0 0 "2017.10.02.19:10:16 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1506993016946 ""}
{ "Info" "" "" "2017.10.02.19:10:16 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2017.10.02.19:10:16 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1506993016946 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys hello_world_qsys.qsys " "Completed upgrading IP component Qsys with file \"hello_world_qsys.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1506993018822 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "/home/arturo/intelFPGA_lite/17.0/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script /home/arturo/intelFPGA_lite/17.0/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1506993020206 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1063 " "Peak virtual memory: 1063 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1506993020207 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct  2 19:10:20 2017 " "Processing ended: Mon Oct  2 19:10:20 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1506993020207 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:18 " "Elapsed time: 00:01:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1506993020207 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:49 " "Total CPU time (on all processors): 00:02:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1506993020207 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1506993020207 ""}
