{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1649930240551 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1649930240551 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 14 16:57:20 2022 " "Processing started: Thu Apr 14 16:57:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1649930240551 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1649930240551 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab_LSI -c Lab_LSI " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab_LSI -c Lab_LSI" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1649930240551 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1649930240832 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bound_flasher.v(39) " "Verilog HDL information at bound_flasher.v(39): always construct contains both blocking and non-blocking assignments" {  } { { "bound_flasher.v" "" { Text "D:/HK212 LSI/Lab_LSI/bound_flasher.v" 39 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1649930240864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bound_flasher.v 1 1 " "Found 1 design units, including 1 entities, in source file bound_flasher.v" { { "Info" "ISGN_ENTITY_NAME" "1 bound_flasher " "Found entity 1: bound_flasher" {  } { { "bound_flasher.v" "" { Text "D:/HK212 LSI/Lab_LSI/bound_flasher.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649930240867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649930240867 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"b\";  expecting \":\", or \"?\", or binary operator clock_divider.v(20) " "Verilog HDL syntax error at clock_divider.v(20) near text \"b\";  expecting \":\", or \"?\", or binary operator" {  } { { "clock_divider.v" "" { Text "D:/HK212 LSI/Lab_LSI/clock_divider.v" 20 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1649930240868 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "clock_divider clock_divider.v(1) " "Ignored design unit \"clock_divider\" at clock_divider.v(1) due to previous errors" {  } { { "clock_divider.v" "" { Text "D:/HK212 LSI/Lab_LSI/clock_divider.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1649930240868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 0 0 " "Found 0 design units, including 0 entities, in source file clock_divider.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649930240868 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4646 " "Peak virtual memory: 4646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1649930240909 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 14 16:57:20 2022 " "Processing ended: Thu Apr 14 16:57:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1649930240909 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1649930240909 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1649930240909 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1649930240909 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1649930241502 ""}
