{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1659142919052 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1659142919053 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 29 22:01:58 2022 " "Processing started: Fri Jul 29 22:01:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1659142919053 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1659142919053 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off divisor_frequencia -c divisor_frequencia " "Command: quartus_map --read_settings_files=on --write_settings_files=off divisor_frequencia -c divisor_frequencia" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1659142919053 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1659142919391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_frequencia.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_frequencia.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_frequencia-structure " "Found design unit 1: divisor_frequencia-structure" {  } { { "divisor_frequencia.vhd" "" { Text "C:/Programas Cyclone II/lab_06_part_2/divisor_frequencia.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659142919797 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_frequencia " "Found entity 1: divisor_frequencia" {  } { { "divisor_frequencia.vhd" "" { Text "C:/Programas Cyclone II/lab_06_part_2/divisor_frequencia.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659142919797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659142919797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_clock-behavior " "Found design unit 1: contador_clock-behavior" {  } { { "contador_clock.vhd" "" { Text "C:/Programas Cyclone II/lab_06_part_2/contador_clock.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659142919801 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_clock " "Found entity 1: contador_clock" {  } { { "contador_clock.vhd" "" { Text "C:/Programas Cyclone II/lab_06_part_2/contador_clock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659142919801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659142919801 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "divisor_frequencia " "Elaborating entity \"divisor_frequencia\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1659142919832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_clock contador_clock:contador " "Elaborating entity \"contador_clock\" for hierarchy \"contador_clock:contador\"" {  } { { "divisor_frequencia.vhd" "contador" { Text "C:/Programas Cyclone II/lab_06_part_2/divisor_frequencia.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659142919847 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "KEY contador_clock.vhd(19) " "VHDL Process Statement warning at contador_clock.vhd(19): signal \"KEY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_clock.vhd" "" { Text "C:/Programas Cyclone II/lab_06_part_2/contador_clock.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1659142919905 "|divisor_frequencia|contador_clock:contador"}
{ "Warning" "WSGN_SEARCH_FILE" "sete_segmentos.vhd 2 1 " "Using design file sete_segmentos.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sete_segmentos-arch " "Found design unit 1: sete_segmentos-arch" {  } { { "sete_segmentos.vhd" "" { Text "C:/Programas Cyclone II/lab_06_part_2/sete_segmentos.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659142919946 ""} { "Info" "ISGN_ENTITY_NAME" "1 sete_segmentos " "Found entity 1: sete_segmentos" {  } { { "sete_segmentos.vhd" "" { Text "C:/Programas Cyclone II/lab_06_part_2/sete_segmentos.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659142919946 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1659142919946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sete_segmentos sete_segmentos:segmentos " "Elaborating entity \"sete_segmentos\" for hierarchy \"sete_segmentos:segmentos\"" {  } { { "divisor_frequencia.vhd" "segmentos" { Text "C:/Programas Cyclone II/lab_06_part_2/divisor_frequencia.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659142919948 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1659142920815 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1659142920815 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "divisor_frequencia.vhd" "" { Text "C:/Programas Cyclone II/lab_06_part_2/divisor_frequencia.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1659142920931 "|divisor_frequencia|KEY[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1659142920931 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "92 " "Implemented 92 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1659142920933 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1659142920933 ""} { "Info" "ICUT_CUT_TM_LCELLS" "82 " "Implemented 82 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1659142920933 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1659142920933 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4635 " "Peak virtual memory: 4635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1659142920967 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 29 22:02:00 2022 " "Processing ended: Fri Jul 29 22:02:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1659142920967 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1659142920967 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1659142920967 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1659142920967 ""}
