
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.101172                       # Number of seconds simulated
sim_ticks                                101171725599                       # Number of ticks simulated
final_tick                               627358710363                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 164689                       # Simulator instruction rate (inst/s)
host_op_rate                                   211167                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1942446                       # Simulator tick rate (ticks/s)
host_mem_usage                               67345484                       # Number of bytes of host memory used
host_seconds                                 52084.72                       # Real time elapsed on the host
sim_insts                                  8577756315                       # Number of instructions simulated
sim_ops                                   10998598295                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       962560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1817984                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1718912                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1719936                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      1236480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      1811712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      1722240                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      2521984                       # Number of bytes read from this memory
system.physmem.bytes_read::total             13549696                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           37888                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      5237504                       # Number of bytes written to this memory
system.physmem.bytes_written::total           5237504                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         7520                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        14203                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        13429                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        13437                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         9660                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        14154                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        13455                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        19703                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                105857                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           40918                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                40918                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        48077                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      9514121                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        41751                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     17969289                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        46811                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     16990043                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        44281                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     17000165                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        54403                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     12221596                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        44281                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     17907296                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        45546                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     17022938                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        49342                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     24927755                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               133927695                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        48077                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        41751                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        46811                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        44281                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        54403                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        44281                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        45546                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        49342                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             374492                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          51768456                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               51768456                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          51768456                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        48077                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      9514121                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        41751                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     17969289                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        46811                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     16990043                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        44281                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     17000165                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        54403                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     12221596                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        44281                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     17907296                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        45546                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     17022938                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        49342                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     24927755                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              185696151                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  54                       # Number of system calls
system.switch_cpus0.numCycles               242618048                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22066505                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18368620                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2000852                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8465473                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8082180                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2374776                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92927                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    191876634                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             121026168                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22066505                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10456956                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25231042                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5575995                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6047554                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11913820                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1912585                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    226712217                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.656189                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.031835                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       201481175     88.87%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1547793      0.68%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1946166      0.86%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3093397      1.36%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1311257      0.58%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1686111      0.74%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1951666      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          897117      0.40%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12797535      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    226712217                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.090952                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.498834                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       190745929                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7287015                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25110933                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        11897                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3556441                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3362902                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          546                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     147964871                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2650                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3556441                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190938954                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         617869                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      6128820                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24929746                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       540383                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     147055228                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          136                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         77683                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       376931                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    205339508                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    683866320                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    683866320                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171886503                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        33452974                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35601                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18553                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          1899456                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13780875                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7206614                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        81384                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1637132                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         143573761                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        35730                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137769452                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       129587                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     17370111                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     35357019                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1339                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    226712217                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.607684                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.328366                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    168342939     74.25%     74.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     26611348     11.74%     85.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10889371      4.80%     90.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6102783      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8268293      3.65%     97.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2545391      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2499610      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1346630      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       105852      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    226712217                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         938501     78.76%     78.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        130337     10.94%     89.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       122813     10.31%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    116058063     84.24%     84.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1883112      1.37%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17047      0.01%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12626277      9.16%     94.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7184953      5.22%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137769452                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.567845                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1191651                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008650                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    503572358                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160980257                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    134177815                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138961103                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       102569                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2608941                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           51                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          658                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       107278                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3556441                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         470210                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        59132                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    143609497                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       112001                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13780875                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7206614                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18554                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         51664                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           61                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          658                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1182148                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1127852                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2310000                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135364996                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12418833                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2404455                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19603193                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19146360                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7184360                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.557935                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             134178263                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            134177815                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80397126                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        215983542                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.553041                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.372237                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123223305                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     20386814                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34391                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2017993                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    223155776                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.552185                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.372715                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    171005328     76.63%     76.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     26428979     11.84%     88.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9595203      4.30%     92.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4780926      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4373627      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1834505      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1819028      0.82%     98.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       865499      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2452681      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    223155776                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123223305                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18271267                       # Number of memory references committed
system.switch_cpus0.commit.loads             11171934                       # Number of loads committed
system.switch_cpus0.commit.membars              17156                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17860911                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110941122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2544540                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2452681                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           364312512                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          290776717                       # The number of ROB writes
system.switch_cpus0.timesIdled                2907230                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               15905831                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123223305                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.426180                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.426180                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.412170                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.412170                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609069612                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      187472587                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      136830739                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34362                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  24                       # Number of system calls
system.switch_cpus1.numCycles               242618048                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        18507761                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16516410                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1469357                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12230361                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12058401                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1110250                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        44119                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    195377531                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             105099105                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           18507761                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     13168651                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23419295                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        4824515                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2755219                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         11817073                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1442422                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    224898918                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.523638                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.766571                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       201479623     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3566736      1.59%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1801035      0.80%     91.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3523982      1.57%     93.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1132722      0.50%     94.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3263607      1.45%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          516178      0.23%     95.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          841320      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         8773715      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    224898918                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.076284                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.433187                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       193041636                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5135869                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23373070                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        18816                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3329523                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1757125                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        17343                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     117580183                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        32855                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3329523                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       193303626                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        3069209                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1269395                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23134278                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       792883                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     117419019                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          146                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         91071                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       631968                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    153888243                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    532157469                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    532157469                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    124856520                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        29031703                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        15769                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         7977                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          1726314                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     21146027                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      3447403                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        22011                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       787328                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         116808763                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        15825                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        109389072                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        70790                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21031506                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     43086704                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          107                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    224898918                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.486392                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.099023                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    176930113     78.67%     78.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15134120      6.73%     85.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     16008158      7.12%     92.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9337402      4.15%     96.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      4796744      2.13%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      1204882      0.54%     99.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1425815      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        33318      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        28366      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    224898918                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         183532     57.48%     57.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         73873     23.14%     80.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        61904     19.39%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     85795198     78.43%     78.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       858313      0.78%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         7794      0.01%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     19309347     17.65%     96.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      3418420      3.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     109389072                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.450869                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             319309                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002919                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    444067161                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    137856379                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    106622248                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     109708381                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        87494                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      4283578                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          114                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          292                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        85051                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3329523                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        2043377                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        98573                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    116824673                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         4666                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     21146027                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      3447403                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         7973                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         38982                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         1782                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          292                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       989989                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       569584                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1559573                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    108003832                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     19034758                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1385240                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   85                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22453019                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        16418557                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           3418261                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.445160                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             106645890                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            106622248                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         64511561                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        140584349                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.439465                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.458882                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     84947137                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     95645960                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     21182951                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        15718                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1460078                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    221569395                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.431675                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.302696                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    185953849     83.93%     83.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     13992870      6.32%     90.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8992386      4.06%     94.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2829589      1.28%     95.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4696626      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       915120      0.41%     98.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       581021      0.26%     98.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       532151      0.24%     98.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3075783      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    221569395                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     84947137                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      95645960                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              20224796                       # Number of memory references committed
system.switch_cpus1.commit.loads             16862444                       # Number of loads committed
system.switch_cpus1.commit.membars               7842                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          14674628                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         83588990                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1196964                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3075783                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           335322211                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          236989982                       # The number of ROB writes
system.switch_cpus1.timesIdled                4334733                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               17719130                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           84947137                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             95645960                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     84947137                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.856106                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.856106                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.350127                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.350127                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       502000977                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      138928350                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      124859867                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         15704                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  50                       # Number of system calls
system.switch_cpus2.numCycles               242618048                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        19830622                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     16262507                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1946256                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8308649                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         7754559                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2036638                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        87828                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    189401780                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             112670978                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           19830622                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      9791197                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             24792488                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5510783                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5712559                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         11667282                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1930520                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    223441245                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.616574                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.967938                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       198648757     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2688313      1.20%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3114626      1.39%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         1711486      0.77%     92.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1963537      0.88%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1087808      0.49%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          736526      0.33%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1917748      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        11572444      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    223441245                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081736                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.464397                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       187871314                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7272076                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         24584726                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       196891                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3516236                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3218199                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        18183                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     137546139                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        89896                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3516236                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       188171882                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        2727098                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3704271                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         24493329                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       828427                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     137461231                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          190                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        212517                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       385339                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    191065189                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    640009803                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    640009803                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    163304975                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        27760214                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36262                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        20332                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2212298                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     13125788                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7149172                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       188371                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1585170                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         137264380                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36343                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        129795862                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       181634                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     17031900                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     39249366                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         4265                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    223441245                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.580895                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.270236                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    168741550     75.52%     75.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22007754      9.85%     85.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11828745      5.29%     90.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8175216      3.66%     94.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7147835      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3653652      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       888267      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       570040      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       428186      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    223441245                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          34943     12.47%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        119316     42.59%     55.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       125916     44.94%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    108651048     83.71%     83.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2027256      1.56%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15904      0.01%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12002650      9.25%     94.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7099004      5.47%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     129795862                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.534980                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             280175                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002159                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    483494778                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    154333858                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    127639375                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     130076037                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       327757                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2304924                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          761                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1236                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       147895                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         7949                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            5                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3516236                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        2251112                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       142778                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    137300849                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        50521                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     13125788                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7149172                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        20326                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        101093                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1236                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1130314                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1089894                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2220208                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    127877500                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     11272176                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1918362                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  126                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            18369514                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        17898946                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7097338                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.527073                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             127641479                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            127639375                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         75864235                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        198671831                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.526092                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.381857                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     95897297                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    117654402                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     19647813                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32078                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1957390                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    219925009                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.534975                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.354025                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    171863947     78.15%     78.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     22285652     10.13%     88.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9337991      4.25%     92.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5616437      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3884031      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2512785      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1300812      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1048296      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2075058      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    219925009                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     95897297                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     117654402                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17822141                       # Number of memory references committed
system.switch_cpus2.commit.loads             10820864                       # Number of loads committed
system.switch_cpus2.commit.membars              16004                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16838316                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        106070240                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2393695                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2075058                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           355151516                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          278120733                       # The number of ROB writes
system.switch_cpus2.timesIdled                2901572                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               19176803                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           95897297                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            117654402                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     95897297                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.529978                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.529978                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.395260                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.395260                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       576870804                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      177162586                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      128375033                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32048                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  50                       # Number of system calls
system.switch_cpus3.numCycles               242618048                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        19813464                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     16247364                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1945620                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      8322321                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         7755342                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2036605                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        87768                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    189454016                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             112593853                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           19813464                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      9791947                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             24784130                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5498501                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5711122                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         11668910                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1930700                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    223471844                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.616082                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.967048                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       198687714     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2687957      1.20%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         3116631      1.39%     91.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         1712287      0.77%     92.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1968530      0.88%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1086866      0.49%     93.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          735400      0.33%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1913724      0.86%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        11562735      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    223471844                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081665                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.464079                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       187919151                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      7274734                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         24580484                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       193062                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3504411                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3216017                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        18167                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     137456138                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        90231                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3504411                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       188215646                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        2618835                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3823450                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24489107                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       820393                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     137374210                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          213                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        208903                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       384134                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    190948687                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    639635723                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    639635723                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    163325656                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        27622999                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        36419                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        20471                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2192726                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13117262                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7148948                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       189492                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1580432                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         137179648                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        36493                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        129761688                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       177973                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     16935901                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     39007307                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         4411                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    223471844                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.580662                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.269934                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    168777869     75.53%     75.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22011590      9.85%     85.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11825993      5.29%     90.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8173914      3.66%     94.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7145824      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3653553      1.63%     99.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       884638      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       570223      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       428240      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    223471844                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          34497     12.34%     12.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        118986     42.56%     54.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       126100     45.10%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    108619330     83.71%     83.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2027752      1.56%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        15906      0.01%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12000783      9.25%     94.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7097917      5.47%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     129761688                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.534839                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             279583                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002155                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    483452776                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    154153259                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    127613292                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     130041271                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       328691                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2295026                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          803                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         1221                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       146783                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads         7953                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3504411                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        2144943                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       140178                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    137216257                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        49825                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13117262                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7148948                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        20472                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         99698                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         1221                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1132642                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1087066                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2219708                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    127848666                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11272352                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1913022                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  116                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            18368705                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        17895630                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7096353                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.526954                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             127615286                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            127613292                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         75847395                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        198604404                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.525984                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381902                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     95909460                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    117669314                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     19548048                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32082                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1956979                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    219967433                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.534940                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.353954                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    171899595     78.15%     78.15% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     22288931     10.13%     88.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9339034      4.25%     92.53% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5616208      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3886074      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2513678      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1301221      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1047857      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2074835      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    219967433                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     95909460                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     117669314                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              17824395                       # Number of memory references committed
system.switch_cpus3.commit.loads             10822234                       # Number of loads committed
system.switch_cpus3.commit.membars              16006                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          16840443                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        106083691                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2393998                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2074835                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           355109310                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          277939232                       # The number of ROB writes
system.switch_cpus3.timesIdled                2902310                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               19146204                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           95909460                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            117669314                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     95909460                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.529657                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.529657                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.395310                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.395310                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       576761669                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      177124228                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      128299480                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32052                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus4.numCycles               242618048                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        20088829                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     16436609                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      1960361                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      8245565                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         7897626                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         2074770                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        89379                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    193389807                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             112365259                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           20088829                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      9972396                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             23445032                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5357713                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       4132562                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         11830724                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1962470                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    224339232                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.615008                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.958117                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       200894200     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         1091588      0.49%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1731779      0.77%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         2349661      1.05%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         2417736      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         2048040      0.91%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6         1144906      0.51%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         1704845      0.76%     95.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        10956477      4.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    224339232                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.082800                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.463136                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       191424862                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      6114193                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         23403303                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        25412                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3371461                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3307550                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          371                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     137866531                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1946                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3371461                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       191948323                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        1296025                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      3615869                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         22911940                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles      1195611                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     137820561                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          143                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        162938                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       521476                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    192319994                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    641159754                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    641159754                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    166727635                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        25592359                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        34060                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        17672                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          3574754                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     12888853                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      6992124                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        82466                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1659259                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         137659493                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        34175                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        130722646                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        17896                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     15224317                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     36465464                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         1121                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    224339232                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.582701                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.273555                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    169026871     75.34%     75.34% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     22745991     10.14%     85.48% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     11513850      5.13%     90.62% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      8695551      3.88%     94.49% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      6832412      3.05%     97.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      2761609      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      1736550      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       905875      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       120523      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    224339232                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          24644     11.35%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         79575     36.65%     48.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       112891     52.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    109942779     84.10%     84.10% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      1953483      1.49%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        16387      0.01%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     11839716      9.06%     94.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      6970281      5.33%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     130722646                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.538800                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             217110                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001661                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    486019530                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    152918523                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    128767244                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     130939756                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       266727                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2057465                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          124                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          541                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       101484                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3371461                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        1025025                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       116355                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    137693807                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        32033                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     12888853                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      6992124                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        17673                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         98514                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            6                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          541                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1139029                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1103623                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2242652                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    128923665                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     11141991                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1798981                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                  139                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            18111998                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        18318668                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           6970007                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.531385                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             128767469                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            128767244                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         73913886                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        199165591                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.530741                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.371118                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     97191279                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    119592956                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     18100879                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        33054                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      1985147                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    220967771                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.541224                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.390188                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    171913177     77.80%     77.80% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     24313439     11.00%     88.80% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9182057      4.16%     92.96% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      4380597      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      3691401      1.67%     96.61% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      2116593      0.96%     97.57% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1851161      0.84%     98.41% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       836691      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2682655      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    220967771                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     97191279                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     119592956                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              17722028                       # Number of memory references committed
system.switch_cpus4.commit.loads             10831388                       # Number of loads committed
system.switch_cpus4.commit.membars              16490                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          17245417                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        107751900                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2462688                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2682655                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           355978275                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          278759192                       # The number of ROB writes
system.switch_cpus4.timesIdled                2928791                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               18278816                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           97191279                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            119592956                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     97191279                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.496294                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.496294                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.400594                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.400594                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       580250008                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      179370910                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      127817727                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         33024                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  24                       # Number of system calls
system.switch_cpus5.numCycles               242618048                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        18504710                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     16513217                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      1471882                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups     12221475                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits        12054603                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         1111110                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        44327                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    195366161                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             105084910                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           18504710                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     13165713                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             23415914                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        4831939                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       2757353                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         11818096                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1444884                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    224891209                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.523617                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.766574                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       201475295     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         3564730      1.59%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1802439      0.80%     91.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         3522509      1.57%     93.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1132585      0.50%     94.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         3261650      1.45%     95.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          516012      0.23%     95.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          842849      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         8773140      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    224891209                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.076271                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.433129                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       193006542                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      5161797                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         23369759                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        18649                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3334458                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      1757408                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred        17323                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     117570912                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts        32824                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3334458                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       193271445                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        3089424                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      1268527                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         23129251                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       798100                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     117409695                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          147                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         90794                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       637589                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands    153885817                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    532123959                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    532123959                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    124802642                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        29083149                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        15753                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         7962                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          1732767                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     21139256                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      3446624                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        21186                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       785600                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         116797428                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        15809                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        109366785                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        71179                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     21062662                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     43147341                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           97                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    224891209                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.486310                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.098992                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    176931651     78.67%     78.67% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     15139146      6.73%     85.41% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     15994857      7.11%     92.52% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      9334047      4.15%     96.67% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      4798223      2.13%     98.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      1206599      0.54%     99.34% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      1425165      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        33261      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        28260      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    224891209                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         183851     57.50%     57.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         73878     23.11%     80.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        61997     19.39%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     85782072     78.44%     78.44% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       858045      0.78%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         7792      0.01%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     19301418     17.65%     96.88% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      3417458      3.12%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     109366785                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.450778                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             319726                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002923                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    444015684                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    137876185                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    106593523                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     109686511                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        86067                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      4286611                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          115                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          295                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        85132                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3334458                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        2050989                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        99344                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    116813312                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         4690                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     21139256                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      3446624                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         7961                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         38831                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents         1763                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          295                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       991564                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       570039                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      1561603                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    107975693                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     19025390                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      1391092                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   75                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            22442674                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        16412000                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           3417284                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.445044                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             106617117                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            106593523                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         64493300                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        140576191                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.439347                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.458778                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     84906920                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     95602992                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     21214474                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        15712                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      1462609                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    221556751                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.431506                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.302390                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    185952939     83.93%     83.93% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     13991209      6.31%     90.25% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      8988214      4.06%     94.30% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      2828349      1.28%     95.58% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      4694243      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       915581      0.41%     98.11% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       581027      0.26%     98.37% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       532243      0.24%     98.61% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      3072946      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    221556751                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     84906920                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      95602992                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              20214130                       # Number of memory references committed
system.switch_cpus5.commit.loads             16852638                       # Number of loads committed
system.switch_cpus5.commit.membars               7840                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          14667822                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         83552158                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      1196658                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      3072946                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           335300959                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          236972034                       # The number of ROB writes
system.switch_cpus5.timesIdled                4334631                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               17726839                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           84906920                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             95602992                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     84906920                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.857459                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.857459                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.349961                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.349961                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       501862031                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      138899805                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      124835147                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         15696                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  50                       # Number of system calls
system.switch_cpus6.numCycles               242618048                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        19824302                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     16258983                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      1945235                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      8317914                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         7757563                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2037658                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        87768                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    189431732                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             112635082                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           19824302                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      9795221                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             24790038                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5503010                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       5706267                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         11667350                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1929958                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    223455621                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.616346                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.967484                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       198665583     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         2686890      1.20%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         3118497      1.40%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         1712743      0.77%     92.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1964561      0.88%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1087466      0.49%     93.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          737674      0.33%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         1915357      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        11566850      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    223455621                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081710                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.464249                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       187897039                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      7270006                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         24583081                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles       196070                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3509423                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3215254                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred        18162                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     137504064                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts        89840                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3509423                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       188196606                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        2686003                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      3744592                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         24491907                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       827088                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     137420263                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          191                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        212183                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       385147                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    191020832                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    639829723                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    639829723                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    163339308                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        27681493                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        36298                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        20343                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          2209890                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     13122496                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      7147927                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       187789                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1579818                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         137223903                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        36382                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        129788303                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       179806                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     16972832                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     39095181                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         4296                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    223455621                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.580824                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.270096                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    168750117     75.52%     75.52% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     22017664      9.85%     85.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     11828198      5.29%     90.66% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      8175217      3.66%     94.32% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      7145712      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      3653000      1.63%     99.16% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       887494      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       569972      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       428247      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    223455621                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          34815     12.43%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        119067     42.52%     54.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       126165     45.05%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    108643117     83.71%     83.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      2027367      1.56%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        15907      0.01%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     12004815      9.25%     94.53% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      7097097      5.47%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     129788303                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.534949                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             280047                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002158                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    483492079                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    154234327                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    127632947                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     130068350                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       327313                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2299381                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          765                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         1213                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       145207                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         7952                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked           10                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3509423                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        2208414                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       142188                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    137260408                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        49414                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     13122496                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      7147927                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        20361                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents        100890                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         1213                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1132895                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1086654                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2219549                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    127870415                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     11275230                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      1917887                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                  123                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            18370733                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        17899240                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           7095503                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.527044                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             127635086                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            127632947                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         75869802                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        198652429                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.526065                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381922                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     95917462                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    117679040                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     19582624                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        32086                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      1956481                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    219946198                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.535036                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.354059                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    171872932     78.14%     78.14% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     22291430     10.13%     88.28% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      9342070      4.25%     92.53% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      5617172      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      3885271      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      2512711      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1300410      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7      1048761      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2075441      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    219946198                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     95917462                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     117679040                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              17825831                       # Number of memory references committed
system.switch_cpus6.commit.loads             10823111                       # Number of loads committed
system.switch_cpus6.commit.membars              16008                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          16841815                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        106092456                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2394185                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2075441                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           355131771                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          278032834                       # The number of ROB writes
system.switch_cpus6.timesIdled                2901048                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               19162427                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           95917462                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            117679040                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     95917462                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.529446                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.529446                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.395343                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.395343                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       576851520                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      177159574                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      128340589                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         32056                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  49                       # Number of system calls
system.switch_cpus7.numCycles               242618048                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        19765875                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     16162955                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      1928802                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      8391879                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         7824190                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2034664                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        85906                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    191947075                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             112094438                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           19765875                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      9858854                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             23508320                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5579316                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       3248798                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.CacheLines         11799272                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      1944854                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    222312218                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.616190                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.967124                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       198803898     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1277762      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         2017100      0.91%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         3196636      1.44%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         1337177      0.60%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         1502254      0.68%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         1580783      0.71%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1032925      0.46%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        11563683      5.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    222312218                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081469                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.462020                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       190238486                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      4971258                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         23435548                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        59379                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3607545                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3242707                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          459                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     136904025                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         2945                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3607545                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       190515782                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        1598995                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      2577523                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         23220727                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       791644                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     136828158                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents        17382                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        237143                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       297599                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents        23248                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands    189948736                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    636508979                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    636508979                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    162406886                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        27541850                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        34823                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        19115                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          2428588                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     13046980                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      7012280                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads       212732                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1589202                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         136644680                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        34917                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        129412717                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued       158728                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     17190517                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     38131268                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         3244                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    222312218                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.582121                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.273672                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    167733821     75.45%     75.45% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     21908043      9.85%     85.30% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     11985734      5.39%     90.70% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      8162846      3.67%     94.37% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      7630258      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2207213      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1702056      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       582741      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       399506      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    222312218                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          30182     12.47%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         93609     38.69%     51.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       118178     48.84%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    108408485     83.77%     83.77% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      2043856      1.58%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        15703      0.01%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     11965127      9.25%     94.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      6979546      5.39%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     129412717                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.533401                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             241969                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001870                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    481538349                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    153871544                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    127347146                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     129654686                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       392119                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2327912                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          280                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation         1453                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       198049                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads         8055                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3607545                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        1102712                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       117766                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    136679725                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        53821                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     13046980                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      7012280                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        19097                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         87165                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           31                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents         1453                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1129276                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1097897                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2227173                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    127584723                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     11256099                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1827994                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  128                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            18234114                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        17956814                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           6978015                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.525867                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             127348084                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            127347146                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         74454741                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        194492496                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.524887                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.382815                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     95397384                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    116932902                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     19746994                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        31673                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      1969879                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    218704673                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.534661                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.388140                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    171226992     78.29%     78.29% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     22990133     10.51%     88.80% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      8956409      4.10%     92.90% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      4823726      2.21%     95.10% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      3614475      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      2015956      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1241658      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7      1111447      0.51%     98.75% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2723877      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    218704673                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     95397384                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     116932902                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              17533299                       # Number of memory references committed
system.switch_cpus7.commit.loads             10719068                       # Number of loads committed
system.switch_cpus7.commit.membars              15802                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          16785184                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        105365332                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2375481                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2723877                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           352660055                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          276967544                       # The number of ROB writes
system.switch_cpus7.timesIdled                3089158                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               20305830                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           95397384                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            116932902                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     95397384                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.543236                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.543236                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.393200                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.393200                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       575370626                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      176520714                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      127693689                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         31644                       # number of misc regfile writes
system.l2.replacements                         105873                       # number of replacements
system.l2.tagsinuse                      32764.201733                       # Cycle average of tags in use
system.l2.total_refs                          1758230                       # Total number of references to valid blocks.
system.l2.sampled_refs                         138635                       # Sample count of references to valid blocks.
system.l2.avg_refs                          12.682439                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           267.081785                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      8.532501                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1661.562300                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      7.799829                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3060.058593                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      8.695330                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2948.734128                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      8.195820                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   2942.947640                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     10.903700                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   2138.234603                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst      8.931546                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   3012.852001                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst      7.742063                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   2932.855684                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst      8.966409                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   3744.056453                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            830.738648                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1332.883846                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           1323.687723                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1315.709045                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data            993.967578                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           1332.557950                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           1309.661752                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           1546.844807                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.008151                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000260                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.050707                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000238                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.093386                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000265                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.089988                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000250                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.089812                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000333                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.065254                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000273                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.091945                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000236                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.089504                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000274                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.114260                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.025352                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.040676                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.040396                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.040152                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.030333                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.040666                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.039968                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.047206                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999884                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        27624                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        38953                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        40231                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        40078                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data        29991                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data        38969                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data        40288                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data        49743                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  305887                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           106776                       # number of Writeback hits
system.l2.Writeback_hits::total                106776                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data          207                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           71                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data          150                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          150                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data          148                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           69                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data          150                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data          127                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1072                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        27831                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        39024                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        40381                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        40228                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data        30139                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data        39038                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data        40438                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data        49870                       # number of demand (read+write) hits
system.l2.demand_hits::total                   306959                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        27831                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        39024                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        40381                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        40228                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data        30139                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data        39038                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data        40438                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data        49870                       # number of overall hits
system.l2.overall_hits::total                  306959                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         7520                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           33                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        14203                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        13423                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        13431                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data         9660                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data        14154                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data        13449                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data        19703                       # number of ReadReq misses
system.l2.ReadReq_misses::total                105839                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data            6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  18                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         7520                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        14203                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        13429                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        13437                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         9660                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data        14154                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data        13455                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data        19703                       # number of demand (read+write) misses
system.l2.demand_misses::total                 105857                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         7520                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           33                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        14203                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        13429                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        13437                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         9660                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data        14154                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data        13455                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data        19703                       # number of overall misses
system.l2.overall_misses::total                105857                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5654674                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1238943527                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      4952542                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2314018887                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5501716                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   2219170079                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5302652                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   2222124662                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      6324804                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data   1578066727                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5421092                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data   2307432825                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5329617                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data   2222044170                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5848313                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data   3233419147                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     17379555434                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data       948391                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       957417                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus6.data       917653                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       2823461                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5654674                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1238943527                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      4952542                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2314018887                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5501716                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   2220118470                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5302652                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   2223082079                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      6324804                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data   1578066727                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5421092                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data   2307432825                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5329617                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data   2222961823                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5848313                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data   3233419147                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17382378895                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5654674                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1238943527                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      4952542                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2314018887                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5501716                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   2220118470                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5302652                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   2223082079                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      6324804                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data   1578066727                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5421092                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data   2307432825                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5329617                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data   2222961823                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5848313                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data   3233419147                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17382378895                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        35144                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           34                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        53156                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        53654                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        53509                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data        39651                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data        53123                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data        53737                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data        69446                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              411726                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       106776                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            106776                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data          207                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           71                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data          156                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          156                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data          148                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           69                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data          156                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data          127                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1090                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        35351                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           34                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        53227                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        53810                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        53665                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        39799                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        53192                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        53893                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data        69573                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               412816                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        35351                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           34                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        53227                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        53810                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        53665                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        39799                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        53192                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        53893                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data        69573                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              412816                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.950000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.213977                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.970588                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.267195                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.973684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.250177                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.251005                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.955556                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.243626                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.266438                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.250274                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.283717                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.257062                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.038462                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.038462                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.038462                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.016514                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.950000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.212724                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.970588                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.266838                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.249563                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.250387                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.955556                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.242720                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.266093                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.249661                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.283199                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.256427                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.950000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.212724                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.970588                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.266838                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.249563                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.250387                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.955556                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.242720                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.266093                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.249661                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.283199                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.256427                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 148807.210526                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 164753.128590                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 150077.030303                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 162924.655847                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 148695.027027                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 165325.938985                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 151504.342857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 165447.447100                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 147088.465116                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 163360.944824                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 154888.342857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 163023.373251                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 148044.916667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 165220.028998                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 149956.743590                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 164107.960564                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 164207.479606                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 158065.166667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 159569.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus6.data 152942.166667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 156858.944444                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 148807.210526                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 164753.128590                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 150077.030303                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 162924.655847                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 148695.027027                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 165322.694914                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 151504.342857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 165444.822431                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 147088.465116                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 163360.944824                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 154888.342857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 163023.373251                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 148044.916667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 165214.553920                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 149956.743590                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 164107.960564                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 164206.230056                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 148807.210526                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 164753.128590                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 150077.030303                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 162924.655847                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 148695.027027                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 165322.694914                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 151504.342857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 165444.822431                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 147088.465116                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 163360.944824                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 154888.342857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 163023.373251                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 148044.916667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 165214.553920                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 149956.743590                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 164107.960564                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 164206.230056                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                40918                       # number of writebacks
system.l2.writebacks::total                     40918                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         7520                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           33                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        14203                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        13423                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        13431                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data         9660                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data        14154                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data        13449                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data        19703                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           105839                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            6                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            6                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus6.data            6                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             18                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         7520                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        14203                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        13429                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        13437                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data         9660                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data        14154                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data        13455                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data        19703                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            105857                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         7520                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        14203                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        13429                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        13437                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data         9660                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data        14154                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data        13455                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data        19703                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           105857                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3439861                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    800943337                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3032262                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1486434721                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3345153                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1437227426                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3266454                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   1439735109                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3823830                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data   1015445616                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3381921                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data   1482587500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3233271                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data   1438619699                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3576377                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data   2085756169                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  11213848706                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       599456                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       607846                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus6.data       567339                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1774641                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3439861                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    800943337                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3032262                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1486434721                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3345153                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1437826882                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3266454                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   1440342955                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3823830                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data   1015445616                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3381921                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data   1482587500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3233271                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data   1439187038                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3576377                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data   2085756169                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11215623347                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3439861                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    800943337                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3032262                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1486434721                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3345153                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1437826882                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3266454                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   1440342955                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3823830                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data   1015445616                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3381921                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data   1482587500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3233271                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data   1439187038                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3576377                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data   2085756169                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11215623347                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.950000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.213977                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.267195                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.250177                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.251005                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.955556                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.243626                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.266438                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.250274                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.283717                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.257062                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.038462                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.038462                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.038462                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.016514                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.950000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.212724                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.970588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.266838                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.249563                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.250387                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.955556                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.242720                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.266093                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.249661                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.283199                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.256427                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.950000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.212724                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.970588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.266838                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.249563                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.250387                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.955556                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.242720                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.266093                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.249661                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.283199                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.256427                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 90522.657895                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 106508.422473                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 91886.727273                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 104656.390974                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 90409.540541                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 107071.997765                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 93327.257143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 107194.930310                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 88926.279070                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 105118.593789                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 96626.314286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 104746.891338                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 89813.083333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 106968.525467                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 91701.974359                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 105859.826879                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 105951.952551                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 99909.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 101307.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data 94556.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 98591.166667                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 90522.657895                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 106508.422473                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 91886.727273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 104656.390974                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 90409.540541                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 107068.797528                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 93327.257143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 107192.301481                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 88926.279070                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 105118.593789                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 96626.314286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 104746.891338                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 89813.083333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 106962.990561                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 91701.974359                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 105859.826879                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105950.700917                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 90522.657895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 106508.422473                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 91886.727273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 104656.390974                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 90409.540541                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 107068.797528                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 93327.257143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 107192.301481                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 88926.279070                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 105118.593789                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 96626.314286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 104746.891338                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 89813.083333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 106962.990561                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 91701.974359                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 105859.826879                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105950.700917                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               494.335752                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011921866                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2044286.597980                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    39.335752                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          455                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.063038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.729167                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.792205                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11913766                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11913766                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11913766                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11913766                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11913766                       # number of overall hits
system.cpu0.icache.overall_hits::total       11913766                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           54                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           54                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           54                       # number of overall misses
system.cpu0.icache.overall_misses::total           54                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      8212844                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      8212844                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      8212844                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      8212844                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      8212844                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      8212844                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11913820                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11913820                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11913820                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11913820                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11913820                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11913820                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 152089.703704                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 152089.703704                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 152089.703704                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 152089.703704                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 152089.703704                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 152089.703704                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           14                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           14                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           40                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           40                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           40                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6212720                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6212720                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6212720                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6212720                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6212720                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6212720                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       155318                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total       155318                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst       155318                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total       155318                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst       155318                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total       155318                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 35351                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               163374067                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 35607                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4588.257000                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.476339                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.523661                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.912017                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.087983                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9509700                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9509700                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7062511                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7062511                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        18280                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        18280                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17181                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17181                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16572211                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16572211                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16572211                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16572211                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        90663                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        90663                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2108                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2108                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        92771                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         92771                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        92771                       # number of overall misses
system.cpu0.dcache.overall_misses::total        92771                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   8957610923                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8957610923                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    136473347                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    136473347                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   9094084270                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   9094084270                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   9094084270                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   9094084270                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9600363                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9600363                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7064619                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7064619                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        18280                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18280                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17181                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17181                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16664982                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16664982                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16664982                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16664982                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009444                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009444                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000298                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000298                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005567                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005567                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005567                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005567                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 98801.174934                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 98801.174934                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 64740.676945                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 64740.676945                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 98027.231247                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 98027.231247                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 98027.231247                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 98027.231247                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        53939                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 17979.666667                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7797                       # number of writebacks
system.cpu0.dcache.writebacks::total             7797                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        55519                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        55519                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         1901                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         1901                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        57420                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        57420                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        57420                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        57420                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        35144                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        35144                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          207                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          207                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        35351                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        35351                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        35351                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        35351                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3127258353                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3127258353                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     15180183                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     15180183                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3142438536                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3142438536                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3142438536                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3142438536                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003661                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003661                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002121                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002121                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002121                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002121                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 88984.132512                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 88984.132512                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 73334.217391                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 73334.217391                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 88892.493451                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 88892.493451                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 88892.493451                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 88892.493451                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     1                       # number of replacements
system.cpu1.icache.tagsinuse               558.163728                       # Cycle average of tags in use
system.cpu1.icache.total_refs               928544474                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   561                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1655159.490196                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    32.145891                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   526.017837                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.051516                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.842977                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.894493                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11817029                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11817029                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11817029                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11817029                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11817029                       # number of overall hits
system.cpu1.icache.overall_hits::total       11817029                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           44                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           44                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           44                       # number of overall misses
system.cpu1.icache.overall_misses::total           44                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      6604703                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6604703                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      6604703                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6604703                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      6604703                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6604703                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11817073                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11817073                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11817073                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11817073                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11817073                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11817073                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 150106.886364                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 150106.886364                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 150106.886364                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 150106.886364                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 150106.886364                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 150106.886364                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           34                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           34                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           34                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5431887                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5431887                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5431887                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5431887                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5431887                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5431887                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 159761.382353                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 159761.382353                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 159761.382353                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 159761.382353                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 159761.382353                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 159761.382353                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 53227                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               223426039                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 53483                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4177.515080                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   201.711786                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    54.288214                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.787937                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.212063                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     17385811                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       17385811                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      3346127                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3346127                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         7902                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         7902                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         7852                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         7852                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     20731938                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        20731938                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     20731938                       # number of overall hits
system.cpu1.dcache.overall_hits::total       20731938                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       180037                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       180037                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          352                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          352                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       180389                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        180389                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       180389                       # number of overall misses
system.cpu1.dcache.overall_misses::total       180389                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  19067562521                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  19067562521                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     30497604                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     30497604                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  19098060125                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  19098060125                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  19098060125                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  19098060125                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     17565848                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     17565848                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      3346479                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3346479                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         7902                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         7902                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         7852                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7852                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     20912327                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20912327                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     20912327                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20912327                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010249                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010249                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000105                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000105                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008626                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008626                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008626                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008626                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 105909.132684                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 105909.132684                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 86640.920455                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 86640.920455                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 105871.533880                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 105871.533880                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 105871.533880                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 105871.533880                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         6733                       # number of writebacks
system.cpu1.dcache.writebacks::total             6733                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       126881                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       126881                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          281                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          281                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       127162                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       127162                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       127162                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       127162                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        53156                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        53156                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           71                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           71                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        53227                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        53227                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        53227                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        53227                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5026604716                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5026604716                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      4651067                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      4651067                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5031255783                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5031255783                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5031255783                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5031255783                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003026                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003026                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002545                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002545                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002545                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002545                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 94563.261269                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94563.261269                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 65507.985915                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65507.985915                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 94524.504161                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94524.504161                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 94524.504161                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94524.504161                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               518.862691                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1009886983                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1942090.351923                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    36.862691                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          482                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.059075                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.772436                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.831511                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11667238                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11667238                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11667238                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11667238                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11667238                       # number of overall hits
system.cpu2.icache.overall_hits::total       11667238                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           44                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           44                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           44                       # number of overall misses
system.cpu2.icache.overall_misses::total           44                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      6959181                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      6959181                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      6959181                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      6959181                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      6959181                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      6959181                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11667282                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11667282                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11667282                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11667282                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11667282                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11667282                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 158163.204545                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 158163.204545                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 158163.204545                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 158163.204545                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 158163.204545                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 158163.204545                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            6                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            6                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           38                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           38                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           38                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6124083                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6124083                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6124083                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6124083                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6124083                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6124083                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 161160.078947                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 161160.078947                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 161160.078947                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 161160.078947                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 161160.078947                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 161160.078947                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 53810                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               171729559                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 54066                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3176.294880                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.643313                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.356687                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.912669                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.087331                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8226573                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8226573                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6963243                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6963243                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17341                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17341                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16024                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16024                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     15189816                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15189816                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     15189816                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15189816                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       184702                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       184702                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         3718                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         3718                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       188420                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        188420                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       188420                       # number of overall misses
system.cpu2.dcache.overall_misses::total       188420                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  22172549800                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  22172549800                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    469837301                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    469837301                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  22642387101                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  22642387101                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  22642387101                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  22642387101                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8411275                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8411275                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6966961                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6966961                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17341                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17341                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16024                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16024                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     15378236                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15378236                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     15378236                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15378236                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.021959                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021959                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000534                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000534                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.012252                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.012252                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.012252                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.012252                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 120044.990309                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 120044.990309                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 126368.289672                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 126368.289672                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 120169.764892                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 120169.764892                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 120169.764892                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 120169.764892                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        60637                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets        60637                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        21381                       # number of writebacks
system.cpu2.dcache.writebacks::total            21381                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       131048                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       131048                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         3562                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         3562                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       134610                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       134610                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       134610                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       134610                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        53654                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        53654                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          156                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          156                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        53810                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        53810                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        53810                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        53810                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   5017266599                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5017266599                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     10913250                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     10913250                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   5028179849                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5028179849                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   5028179849                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5028179849                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006379                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006379                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003499                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003499                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003499                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003499                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 93511.510773                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 93511.510773                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 69956.730769                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 69956.730769                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 93443.223360                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 93443.223360                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 93443.223360                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 93443.223360                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               516.521342                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1009888612                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1949591.915058                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    34.521342                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.055323                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.827759                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     11668867                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11668867                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     11668867                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11668867                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     11668867                       # number of overall hits
system.cpu3.icache.overall_hits::total       11668867                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           43                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           43                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            43                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           43                       # number of overall misses
system.cpu3.icache.overall_misses::total           43                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      6873369                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      6873369                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      6873369                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      6873369                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      6873369                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      6873369                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     11668910                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11668910                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     11668910                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11668910                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     11668910                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11668910                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 159845.790698                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 159845.790698                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 159845.790698                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 159845.790698                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 159845.790698                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 159845.790698                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            7                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            7                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           36                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           36                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           36                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      5889786                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5889786                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      5889786                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5889786                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      5889786                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5889786                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 163605.166667                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 163605.166667                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 163605.166667                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 163605.166667                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 163605.166667                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 163605.166667                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 53665                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               171730157                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 53921                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3184.847406                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.653415                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.346585                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912709                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087291                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8226339                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8226339                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6964106                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6964106                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17308                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17308                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16026                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16026                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15190445                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15190445                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15190445                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15190445                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       183924                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       183924                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3735                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3735                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       187659                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        187659                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       187659                       # number of overall misses
system.cpu3.dcache.overall_misses::total       187659                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  22071647346                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  22071647346                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    475853630                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    475853630                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  22547500976                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  22547500976                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  22547500976                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  22547500976                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      8410263                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8410263                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6967841                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6967841                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17308                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17308                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16026                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16026                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     15378104                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     15378104                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     15378104                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     15378104                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021869                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021869                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000536                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000536                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.012203                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012203                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.012203                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012203                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 120004.172082                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 120004.172082                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 127403.917001                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 127403.917001                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 120151.450109                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 120151.450109                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 120151.450109                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 120151.450109                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        21075                       # number of writebacks
system.cpu3.dcache.writebacks::total            21075                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       130415                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       130415                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3579                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3579                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       133994                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       133994                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       133994                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       133994                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        53509                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        53509                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          156                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          156                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        53665                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        53665                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        53665                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        53665                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   5012142781                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5012142781                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     10849355                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     10849355                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   5022992136                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5022992136                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   5022992136                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5022992136                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006362                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006362                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003490                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003490                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003490                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003490                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 93669.154367                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 93669.154367                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 69547.147436                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 69547.147436                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 93599.033560                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 93599.033560                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 93599.033560                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 93599.033560                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               518.924215                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1008743137                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1939890.648077                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    43.924215                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.070391                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.831609                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     11830666                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       11830666                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     11830666                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        11830666                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     11830666                       # number of overall hits
system.cpu4.icache.overall_hits::total       11830666                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           58                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           58                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           58                       # number of overall misses
system.cpu4.icache.overall_misses::total           58                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      8537829                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      8537829                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      8537829                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      8537829                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      8537829                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      8537829                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     11830724                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     11830724                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     11830724                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     11830724                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     11830724                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     11830724                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 147203.948276                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 147203.948276                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 147203.948276                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 147203.948276                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 147203.948276                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 147203.948276                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           13                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           13                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           13                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           45                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           45                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           45                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      6921213                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      6921213                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      6921213                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      6921213                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      6921213                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      6921213                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 153804.733333                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 153804.733333                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 153804.733333                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 153804.733333                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 153804.733333                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 153804.733333                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 39799                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               165663843                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 40055                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               4135.909200                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   233.549869                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    22.450131                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.912304                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.087696                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      8146150                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        8146150                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      6858039                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       6858039                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        17544                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        17544                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        16512                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        16512                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     15004189                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        15004189                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     15004189                       # number of overall hits
system.cpu4.dcache.overall_hits::total       15004189                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       127450                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       127450                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          872                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          872                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       128322                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        128322                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       128322                       # number of overall misses
system.cpu4.dcache.overall_misses::total       128322                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  14482292433                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  14482292433                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     73646958                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     73646958                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  14555939391                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  14555939391                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  14555939391                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  14555939391                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      8273600                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      8273600                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      6858911                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      6858911                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        17544                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        17544                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        16512                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        16512                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     15132511                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     15132511                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     15132511                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     15132511                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.015404                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.015404                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000127                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000127                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008480                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008480                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008480                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008480                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 113631.168560                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 113631.168560                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 84457.520642                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 84457.520642                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 113432.921798                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 113432.921798                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 113432.921798                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 113432.921798                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         8426                       # number of writebacks
system.cpu4.dcache.writebacks::total             8426                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        87799                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        87799                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          724                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          724                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        88523                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        88523                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        88523                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        88523                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        39651                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        39651                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          148                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          148                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        39799                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        39799                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        39799                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        39799                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   3648272723                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   3648272723                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      9585810                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      9585810                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   3657858533                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   3657858533                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   3657858533                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   3657858533                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.004792                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.004792                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002630                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002630                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002630                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002630                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 92009.601851                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 92009.601851                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 64768.986486                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 64768.986486                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 91908.302545                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 91908.302545                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 91908.302545                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 91908.302545                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     2                       # number of replacements
system.cpu5.icache.tagsinuse               559.732728                       # Cycle average of tags in use
system.cpu5.icache.total_refs               928545497                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1649281.522202                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    34.613656                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   525.119073                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.055471                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.841537                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.897008                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     11818052                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       11818052                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     11818052                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        11818052                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     11818052                       # number of overall hits
system.cpu5.icache.overall_hits::total       11818052                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           44                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           44                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           44                       # number of overall misses
system.cpu5.icache.overall_misses::total           44                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      7045397                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      7045397                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      7045397                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      7045397                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      7045397                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      7045397                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     11818096                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     11818096                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     11818096                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     11818096                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     11818096                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     11818096                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 160122.659091                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 160122.659091                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 160122.659091                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 160122.659091                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 160122.659091                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 160122.659091                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            8                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            8                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            8                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           36                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           36                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           36                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      5915788                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      5915788                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      5915788                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      5915788                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      5915788                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      5915788                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 164327.444444                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 164327.444444                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 164327.444444                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 164327.444444                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 164327.444444                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 164327.444444                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 53192                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               223417969                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 53448                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               4180.099704                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   202.795610                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    53.204390                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.792170                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.207830                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     17378588                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       17378588                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      3345289                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       3345289                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         7897                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         7897                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         7848                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         7848                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     20723877                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        20723877                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     20723877                       # number of overall hits
system.cpu5.dcache.overall_hits::total       20723877                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       179795                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       179795                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          336                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          336                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       180131                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        180131                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       180131                       # number of overall misses
system.cpu5.dcache.overall_misses::total       180131                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  19042939537                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  19042939537                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     29612271                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     29612271                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  19072551808                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  19072551808                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  19072551808                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  19072551808                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     17558383                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     17558383                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      3345625                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      3345625                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         7897                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         7897                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         7848                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         7848                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     20904008                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     20904008                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     20904008                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     20904008                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.010240                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.010240                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000100                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000100                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008617                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008617                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008617                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008617                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 105914.733652                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 105914.733652                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 88131.758929                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 88131.758929                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 105881.562907                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 105881.562907                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 105881.562907                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 105881.562907                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         6920                       # number of writebacks
system.cpu5.dcache.writebacks::total             6920                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       126672                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       126672                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          267                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          267                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       126939                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       126939                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       126939                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       126939                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        53123                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        53123                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           69                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           69                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        53192                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        53192                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        53192                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        53192                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   5021779260                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   5021779260                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      4625099                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      4625099                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   5026404359                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   5026404359                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   5026404359                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   5026404359                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003026                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003026                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002545                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002545                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002545                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002545                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 94531.168420                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 94531.168420                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 67030.420290                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 67030.420290                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 94495.494792                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 94495.494792                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 94495.494792                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 94495.494792                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               517.687804                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1009887051                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1945832.468208                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    35.687804                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          482                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.057192                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.772436                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.829628                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     11667306                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       11667306                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     11667306                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        11667306                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     11667306                       # number of overall hits
system.cpu6.icache.overall_hits::total       11667306                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           44                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           44                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           44                       # number of overall misses
system.cpu6.icache.overall_misses::total           44                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      6836832                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      6836832                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      6836832                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      6836832                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      6836832                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      6836832                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     11667350                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     11667350                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     11667350                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     11667350                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     11667350                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     11667350                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 155382.545455                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 155382.545455                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 155382.545455                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 155382.545455                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 155382.545455                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 155382.545455                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            7                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            7                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            7                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           37                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           37                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           37                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      5893346                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      5893346                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      5893346                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      5893346                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      5893346                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      5893346                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 159279.621622                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 159279.621622                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 159279.621622                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 159279.621622                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 159279.621622                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 159279.621622                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 53893                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               171734000                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 54149                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               3171.508246                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   233.596424                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    22.403576                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.912486                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.087514                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      8229593                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        8229593                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      6964670                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       6964670                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        17331                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        17331                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        16028                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        16028                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     15194263                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        15194263                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     15194263                       # number of overall hits
system.cpu6.dcache.overall_hits::total       15194263                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       184673                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       184673                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         3727                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         3727                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       188400                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        188400                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       188400                       # number of overall misses
system.cpu6.dcache.overall_misses::total       188400                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  22143169116                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  22143169116                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data    465124753                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    465124753                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  22608293869                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  22608293869                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  22608293869                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  22608293869                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      8414266                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      8414266                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      6968397                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      6968397                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        17331                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        17331                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        16028                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        16028                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     15382663                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     15382663                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     15382663                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     15382663                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021948                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021948                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000535                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000535                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.012248                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.012248                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.012248                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.012248                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 119904.745772                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 119904.745772                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 124798.699490                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 124798.699490                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 120001.559814                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 120001.559814                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 120001.559814                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 120001.559814                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets       115803                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets       115803                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        21609                       # number of writebacks
system.cpu6.dcache.writebacks::total            21609                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       130936                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       130936                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data         3571                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total         3571                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       134507                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       134507                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       134507                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       134507                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        53737                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        53737                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          156                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          156                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        53893                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        53893                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        53893                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        53893                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   5024733333                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   5024733333                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     10926501                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     10926501                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   5035659834                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   5035659834                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   5035659834                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   5035659834                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.006386                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.006386                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003503                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003503                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003503                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003503                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 93506.026258                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 93506.026258                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 70041.673077                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 70041.673077                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 93438.105765                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 93438.105765                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 93438.105765                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 93438.105765                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               528.320136                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1014466905                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   530                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1914088.500000                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    38.320136                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          490                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.061410                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.785256                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.846667                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     11799224                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       11799224                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     11799224                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        11799224                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     11799224                       # number of overall hits
system.cpu7.icache.overall_hits::total       11799224                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           48                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           48                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           48                       # number of overall misses
system.cpu7.icache.overall_misses::total           48                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      7448131                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      7448131                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      7448131                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      7448131                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      7448131                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      7448131                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     11799272                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     11799272                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     11799272                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     11799272                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     11799272                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     11799272                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 155169.395833                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 155169.395833                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 155169.395833                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 155169.395833                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 155169.395833                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 155169.395833                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            8                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            8                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            8                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           40                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           40                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           40                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6325870                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6325870                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6325870                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6325870                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6325870                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6325870                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 158146.750000                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 158146.750000                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 158146.750000                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 158146.750000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 158146.750000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 158146.750000                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 69573                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               180386020                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 69829                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               2583.253663                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   234.117894                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    21.882106                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.914523                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.085477                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      8184377                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        8184377                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      6781498                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       6781498                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        18915                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        18915                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        15822                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        15822                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     14965875                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        14965875                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     14965875                       # number of overall hits
system.cpu7.dcache.overall_hits::total       14965875                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       177035                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       177035                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          767                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          767                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       177802                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        177802                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       177802                       # number of overall misses
system.cpu7.dcache.overall_misses::total       177802                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  19764538765                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  19764538765                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     64805729                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     64805729                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  19829344494                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  19829344494                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  19829344494                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  19829344494                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      8361412                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      8361412                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      6782265                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      6782265                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        18915                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        18915                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        15822                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        15822                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     15143677                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     15143677                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     15143677                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     15143677                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021173                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021173                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000113                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000113                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.011741                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.011741                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.011741                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.011741                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 111641.984721                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 111641.984721                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 84492.475880                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 84492.475880                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 111524.867516                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 111524.867516                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 111524.867516                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 111524.867516                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        12835                       # number of writebacks
system.cpu7.dcache.writebacks::total            12835                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       107589                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       107589                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          640                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          640                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       108229                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       108229                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       108229                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       108229                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        69446                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        69446                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          127                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          127                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        69573                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        69573                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        69573                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        69573                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   6713227494                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   6713227494                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      8334240                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      8334240                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   6721561734                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   6721561734                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   6721561734                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   6721561734                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.008306                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.008306                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.004594                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.004594                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.004594                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.004594                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 96668.310543                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 96668.310543                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 65623.937008                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 65623.937008                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 96611.641499                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 96611.641499                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 96611.641499                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 96611.641499                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
