// Seed: 1547709029
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    module_0,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_10;
endmodule
module module_1 #(
    parameter id_1 = 32'd47,
    parameter id_5 = 32'd48
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    _id_5
);
  inout wire _id_5;
  output wire id_4;
  output wire id_3;
  output tri1 id_2;
  input wire _id_1;
  assign id_2 = id_1 == id_5;
  wire id_6;
  ;
  wire [(  id_1  ) : id_5  * 'd0] id_7 = id_5;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_7,
      id_6,
      id_6,
      id_3,
      id_6,
      id_7,
      id_6
  );
endmodule
