{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632947866946 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632947866951 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 29 16:37:46 2021 " "Processing started: Wed Sep 29 16:37:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632947866951 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632947866951 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Akram_Register_N_VHDL -c Akram_Register_N_VHDL " "Command: quartus_map --read_settings_files=on --write_settings_files=off Akram_Register_N_VHDL -c Akram_Register_N_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632947866951 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1632947868146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "akram_register_n_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file akram_register_n_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Akram_Register_N_VHDL-arch " "Found design unit 1: Akram_Register_N_VHDL-arch" {  } { { "Akram_Register_N_VHDL.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4B/Akram_Register_N_VHDL.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632947880827 ""} { "Info" "ISGN_ENTITY_NAME" "1 Akram_Register_N_VHDL " "Found entity 1: Akram_Register_N_VHDL" {  } { { "Akram_Register_N_VHDL.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4B/Akram_Register_N_VHDL.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632947880827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632947880827 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Akram_Register_N_VHDL " "Elaborating entity \"Akram_Register_N_VHDL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1632947880862 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wren Akram_Register_N_VHDL.vhd(24) " "VHDL Process Statement warning at Akram_Register_N_VHDL.vhd(24): signal \"wren\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Akram_Register_N_VHDL.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4B/Akram_Register_N_VHDL.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1632947880868 "|Akram_Register_N_VHDL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q Akram_Register_N_VHDL.vhd(29) " "VHDL Process Statement warning at Akram_Register_N_VHDL.vhd(29): inferring latch(es) for signal or variable \"q\", which holds its previous value in one or more paths through the process" {  } { { "Akram_Register_N_VHDL.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4B/Akram_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1632947880868 "|Akram_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] Akram_Register_N_VHDL.vhd(29) " "Inferred latch for \"q\[0\]\" at Akram_Register_N_VHDL.vhd(29)" {  } { { "Akram_Register_N_VHDL.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4B/Akram_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632947880870 "|Akram_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] Akram_Register_N_VHDL.vhd(29) " "Inferred latch for \"q\[1\]\" at Akram_Register_N_VHDL.vhd(29)" {  } { { "Akram_Register_N_VHDL.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4B/Akram_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632947880870 "|Akram_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] Akram_Register_N_VHDL.vhd(29) " "Inferred latch for \"q\[2\]\" at Akram_Register_N_VHDL.vhd(29)" {  } { { "Akram_Register_N_VHDL.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4B/Akram_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632947880870 "|Akram_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] Akram_Register_N_VHDL.vhd(29) " "Inferred latch for \"q\[3\]\" at Akram_Register_N_VHDL.vhd(29)" {  } { { "Akram_Register_N_VHDL.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4B/Akram_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632947880870 "|Akram_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] Akram_Register_N_VHDL.vhd(29) " "Inferred latch for \"q\[4\]\" at Akram_Register_N_VHDL.vhd(29)" {  } { { "Akram_Register_N_VHDL.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4B/Akram_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632947880870 "|Akram_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] Akram_Register_N_VHDL.vhd(29) " "Inferred latch for \"q\[5\]\" at Akram_Register_N_VHDL.vhd(29)" {  } { { "Akram_Register_N_VHDL.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4B/Akram_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632947880870 "|Akram_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] Akram_Register_N_VHDL.vhd(29) " "Inferred latch for \"q\[6\]\" at Akram_Register_N_VHDL.vhd(29)" {  } { { "Akram_Register_N_VHDL.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4B/Akram_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632947880870 "|Akram_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] Akram_Register_N_VHDL.vhd(29) " "Inferred latch for \"q\[7\]\" at Akram_Register_N_VHDL.vhd(29)" {  } { { "Akram_Register_N_VHDL.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4B/Akram_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632947880870 "|Akram_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\] Akram_Register_N_VHDL.vhd(29) " "Inferred latch for \"q\[8\]\" at Akram_Register_N_VHDL.vhd(29)" {  } { { "Akram_Register_N_VHDL.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4B/Akram_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632947880870 "|Akram_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\] Akram_Register_N_VHDL.vhd(29) " "Inferred latch for \"q\[9\]\" at Akram_Register_N_VHDL.vhd(29)" {  } { { "Akram_Register_N_VHDL.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4B/Akram_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632947880870 "|Akram_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\] Akram_Register_N_VHDL.vhd(29) " "Inferred latch for \"q\[10\]\" at Akram_Register_N_VHDL.vhd(29)" {  } { { "Akram_Register_N_VHDL.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4B/Akram_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632947880870 "|Akram_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\] Akram_Register_N_VHDL.vhd(29) " "Inferred latch for \"q\[11\]\" at Akram_Register_N_VHDL.vhd(29)" {  } { { "Akram_Register_N_VHDL.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4B/Akram_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632947880870 "|Akram_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\] Akram_Register_N_VHDL.vhd(29) " "Inferred latch for \"q\[12\]\" at Akram_Register_N_VHDL.vhd(29)" {  } { { "Akram_Register_N_VHDL.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4B/Akram_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632947880870 "|Akram_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\] Akram_Register_N_VHDL.vhd(29) " "Inferred latch for \"q\[13\]\" at Akram_Register_N_VHDL.vhd(29)" {  } { { "Akram_Register_N_VHDL.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4B/Akram_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632947880870 "|Akram_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\] Akram_Register_N_VHDL.vhd(29) " "Inferred latch for \"q\[14\]\" at Akram_Register_N_VHDL.vhd(29)" {  } { { "Akram_Register_N_VHDL.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4B/Akram_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632947880871 "|Akram_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\] Akram_Register_N_VHDL.vhd(29) " "Inferred latch for \"q\[15\]\" at Akram_Register_N_VHDL.vhd(29)" {  } { { "Akram_Register_N_VHDL.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4B/Akram_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632947880871 "|Akram_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[16\] Akram_Register_N_VHDL.vhd(29) " "Inferred latch for \"q\[16\]\" at Akram_Register_N_VHDL.vhd(29)" {  } { { "Akram_Register_N_VHDL.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4B/Akram_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632947880871 "|Akram_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[17\] Akram_Register_N_VHDL.vhd(29) " "Inferred latch for \"q\[17\]\" at Akram_Register_N_VHDL.vhd(29)" {  } { { "Akram_Register_N_VHDL.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4B/Akram_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632947880871 "|Akram_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[18\] Akram_Register_N_VHDL.vhd(29) " "Inferred latch for \"q\[18\]\" at Akram_Register_N_VHDL.vhd(29)" {  } { { "Akram_Register_N_VHDL.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4B/Akram_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632947880871 "|Akram_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[19\] Akram_Register_N_VHDL.vhd(29) " "Inferred latch for \"q\[19\]\" at Akram_Register_N_VHDL.vhd(29)" {  } { { "Akram_Register_N_VHDL.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4B/Akram_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632947880871 "|Akram_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[20\] Akram_Register_N_VHDL.vhd(29) " "Inferred latch for \"q\[20\]\" at Akram_Register_N_VHDL.vhd(29)" {  } { { "Akram_Register_N_VHDL.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4B/Akram_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632947880871 "|Akram_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[21\] Akram_Register_N_VHDL.vhd(29) " "Inferred latch for \"q\[21\]\" at Akram_Register_N_VHDL.vhd(29)" {  } { { "Akram_Register_N_VHDL.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4B/Akram_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632947880871 "|Akram_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[22\] Akram_Register_N_VHDL.vhd(29) " "Inferred latch for \"q\[22\]\" at Akram_Register_N_VHDL.vhd(29)" {  } { { "Akram_Register_N_VHDL.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4B/Akram_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632947880871 "|Akram_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[23\] Akram_Register_N_VHDL.vhd(29) " "Inferred latch for \"q\[23\]\" at Akram_Register_N_VHDL.vhd(29)" {  } { { "Akram_Register_N_VHDL.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4B/Akram_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632947880871 "|Akram_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[24\] Akram_Register_N_VHDL.vhd(29) " "Inferred latch for \"q\[24\]\" at Akram_Register_N_VHDL.vhd(29)" {  } { { "Akram_Register_N_VHDL.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4B/Akram_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632947880871 "|Akram_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[25\] Akram_Register_N_VHDL.vhd(29) " "Inferred latch for \"q\[25\]\" at Akram_Register_N_VHDL.vhd(29)" {  } { { "Akram_Register_N_VHDL.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4B/Akram_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632947880871 "|Akram_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[26\] Akram_Register_N_VHDL.vhd(29) " "Inferred latch for \"q\[26\]\" at Akram_Register_N_VHDL.vhd(29)" {  } { { "Akram_Register_N_VHDL.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4B/Akram_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632947880871 "|Akram_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[27\] Akram_Register_N_VHDL.vhd(29) " "Inferred latch for \"q\[27\]\" at Akram_Register_N_VHDL.vhd(29)" {  } { { "Akram_Register_N_VHDL.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4B/Akram_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632947880871 "|Akram_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[28\] Akram_Register_N_VHDL.vhd(29) " "Inferred latch for \"q\[28\]\" at Akram_Register_N_VHDL.vhd(29)" {  } { { "Akram_Register_N_VHDL.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4B/Akram_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632947880872 "|Akram_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[29\] Akram_Register_N_VHDL.vhd(29) " "Inferred latch for \"q\[29\]\" at Akram_Register_N_VHDL.vhd(29)" {  } { { "Akram_Register_N_VHDL.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4B/Akram_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632947880872 "|Akram_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[30\] Akram_Register_N_VHDL.vhd(29) " "Inferred latch for \"q\[30\]\" at Akram_Register_N_VHDL.vhd(29)" {  } { { "Akram_Register_N_VHDL.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4B/Akram_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632947880872 "|Akram_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[31\] Akram_Register_N_VHDL.vhd(29) " "Inferred latch for \"q\[31\]\" at Akram_Register_N_VHDL.vhd(29)" {  } { { "Akram_Register_N_VHDL.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4B/Akram_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632947880872 "|Akram_Register_N_VHDL"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "q\[0\]_213 " "Latch q\[0\]_213 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rden " "Ports D and ENA on the latch are fed by the same signal rden" {  } { { "Akram_Register_N_VHDL.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4B/Akram_Register_N_VHDL.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1632947881354 ""}  } { { "Akram_Register_N_VHDL.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4B/Akram_Register_N_VHDL.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1632947881354 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1632947881425 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1632947881725 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632947881725 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "135 " "Implemented 135 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1632947881825 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1632947881825 ""} { "Info" "ICUT_CUT_TM_LCELLS" "67 " "Implemented 67 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1632947881825 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1632947881825 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5054 " "Peak virtual memory: 5054 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632947881838 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 29 16:38:01 2021 " "Processing ended: Wed Sep 29 16:38:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632947881838 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632947881838 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632947881838 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1632947881838 ""}
