WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500047 heartbeat IPC: 3.99993 cumulative IPC: 3.99993 (Simulation time: 0 hr 2 min 11 sec) 
Warmup finished CPU 0 instructions: 10000003 cycles: 2500048 cumulative IPC: 3.99993 (Simulation time: 0 hr 2 min 11 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 2500048 (Simulation time: 0 hr 2 min 11 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 16833710 heartbeat IPC: 0.697659 cumulative IPC: 0.697659 (Simulation time: 0 hr 10 min 16 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 31045205 heartbeat IPC: 0.703656 cumulative IPC: 0.700645 (Simulation time: 0 hr 17 min 5 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 44929281 heartbeat IPC: 0.72025 cumulative IPC: 0.70706 (Simulation time: 0 hr 20 min 49 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 57909349 heartbeat IPC: 0.770413 cumulative IPC: 0.721901 (Simulation time: 0 hr 22 min 54 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 73788624 heartbeat IPC: 0.629752 cumulative IPC: 0.701375 (Simulation time: 0 hr 25 min 10 sec) 
Simulation finished CPU 0 instructions: 50000000 cycles: 71288577 cumulative IPC: 0.701375 (Simulation time: 0 hr 25 min 10 sec) 

Simulation complete CPU 0 instructions: 50000000 cycles: 71288577 (Simulation time: 0 hr 25 min 10 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/kostr2010/cod/microarch-course/traces/603.bwaves_s-2931B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.701375 instructions: 50000000 cycles: 71288577
CPU 0 Branch Prediction Accuracy: 80.6209% MPKI: 1.63561 Average ROB Occupancy at Mispredict: 335.477
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 1.63561
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:    1048337  HIT:     366567  MISS:     681770
LLC LOAD         ACCESS:     452116  HIT:      68342  MISS:     383774
LLC RFO          ACCESS:     297696  HIT:          0  MISS:     297696
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:     298222  HIT:     298222  MISS:          0
LLC TRANSLATION  ACCESS:        303  HIT:          3  MISS:        300
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 520.567 cycles
cpu0_DTLB TOTAL       ACCESS:   13874537  HIT:   13797823  MISS:      76714
cpu0_DTLB LOAD         ACCESS:   13874537  HIT:   13797823  MISS:      76714
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 38.4083 cycles
cpu0_ITLB TOTAL       ACCESS:          8  HIT:          8  MISS:          0
cpu0_ITLB LOAD         ACCESS:          8  HIT:          8  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   16949491  HIT:   14545735  MISS:    2403756
cpu0_L1D LOAD         ACCESS:    7776571  HIT:    6510133  MISS:    1266438
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    9162249  HIT:    8035581  MISS:    1126668
cpu0_L1D TRANSLATION  ACCESS:      10671  HIT:         21  MISS:      10650
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 158.016 cycles
cpu0_L1I TOTAL       ACCESS:         10  HIT:          2  MISS:          8
cpu0_L1I LOAD         ACCESS:         10  HIT:          2  MISS:          8
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 208.25 cycles
cpu0_L2C TOTAL       ACCESS:    1162817  HIT:     412699  MISS:     750118
cpu0_L2C LOAD         ACCESS:     518503  HIT:      66384  MISS:     452119
cpu0_L2C RFO          ACCESS:     315039  HIT:      17343  MISS:     297696
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     318625  HIT:     318625  MISS:          0
cpu0_L2C TRANSLATION  ACCESS:      10650  HIT:      10347  MISS:        303
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 494.045 cycles
cpu0_STLB TOTAL       ACCESS:      54149  HIT:      43505  MISS:      10644
cpu0_STLB LOAD         ACCESS:      54149  HIT:      43505  MISS:      10644
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 235.09 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:     471930
  ROW_BUFFER_MISS:     209835
 AVG DBUS CONGESTED CYCLE:    3.97316
 WQ ROW_BUFFER_HIT:     153009
  ROW_BUFFER_MISS:     144648  FULL:          0

