// Seed: 3774377190
module module_0 (
    input wand id_0
    , id_4,
    input supply1 id_1,
    output wire id_2
);
  initial begin
    if (1'b0 | id_0 - 1) id_4 = 1;
  end
endmodule
module module_1 (
    input wire id_0,
    input tri id_1,
    input wire id_2,
    input tri0 id_3,
    output tri id_4,
    input wor id_5,
    output tri1 id_6,
    output tri0 id_7,
    input tri id_8,
    input tri0 id_9,
    output supply0 id_10,
    output wire id_11
);
  wire id_13;
  module_0(
      id_0, id_5, id_6
  );
endmodule
