// Seed: 698656490
module module_0 (
    output wire id_0,
    input  tri0 id_1,
    input  wor  id_2,
    input  wire id_3,
    input  wire id_4,
    output wire id_5,
    output tri0 id_6
);
  wire id_8;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    inout logic id_2,
    input supply1 id_3,
    output uwire id_4,
    input tri id_5,
    input tri0 id_6,
    output tri1 id_7,
    input tri0 id_8,
    output wire id_9,
    output tri0 id_10,
    input wire id_11,
    output wor id_12
);
  initial begin : LABEL_0
    #1 id_2 <= 1;
  end
  wire id_14;
  module_0 modCall_1 (
      id_7,
      id_8,
      id_6,
      id_11,
      id_5,
      id_9,
      id_4
  );
  assign modCall_1.type_10 = 0;
endmodule
