## Design and Implementation of Built-In Self-Test (BIST) for VLSI Circuits

This repository contains the design and implementation of a Built-In Self-Test (BIST) system for VLSI circuits. The project is structured to guide you through the development process, from understanding the problem to analyzing the final BIST controller design.

### Project Overview

BIST is a crucial technique in VLSI design, allowing circuits to test themselves for faults without external testing hardware. This project explores the creation of a complete BIST solution, including the test pattern generation, output response analysis, and BIST controller design.

### Table of Contents

1. **Introduction**: Overview of the project and its objectives.
2. **Problem Statement and Specifications**: Detailed explanation of the challenges and requirements.
3. **Circuit Under Test**: Includes Verilog code, testbench, and simulation results for the circuit.
4. **Test Pattern Generator**: Design and implementation details, including Verilog code, testbench, and simulation results.
5. **Output Response Analyzer**: Analysis and results of the output response, with accompanying Verilog code and testbench.
6. **BIST Controller Design**: Comprehensive analysis of the BIST controller, including Verilog code, testbench, and performance analysis.
7. **Conclusion**: Summary of findings and future work.

### Tools and Technologies

- **Languages**: Verilog
- **Simulation Tools**: ModelSim, Vivado
- **Synthesis Tools**: Synopsys Design Compiler
- **Version Control**: Git


