# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Part3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/USER1/Digital\ Logic/BasicSequentialLogic/Part3 {C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part3/Part3.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:28:56 on Nov 06,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part3" C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part3/Part3.v 
# -- Compiling module d_flip_flop
# -- Compiling module d_latch
# -- Compiling module Part3
# 
# Top level modules:
# 	d_flip_flop
# 	Part3
# End time: 14:28:56 on Nov 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/USER1/Digital\ Logic/BasicSequentialLogic/Part3 {C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part3/flip_flop_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:28:56 on Nov 06,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part3" C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part3/flip_flop_tb.v 
# -- Compiling module flip_flop_tb
# 
# Top level modules:
# 	flip_flop_tb
# End time: 14:28:56 on Nov 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  flip_flop_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" flip_flop_tb 
# Start time: 14:28:57 on Nov 06,2018
# Loading work.flip_flop_tb
# Loading work.d_flip_flop
# ** Error: (vsim-3037) C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part3/Part3.v(15): Missing instance name in instantiation of 'd_latch'.
#    Time: 0 ps  Iteration: 0  Instance: /flip_flop_tb/ff1 File: C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part3/Part3.v
# ** Error: (vsim-3037) C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part3/Part3.v(16): Missing instance name in instantiation of 'd_latch'.
#    Time: 0 ps  Iteration: 0  Instance: /flip_flop_tb/ff1 File: C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part3/Part3.v
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Part3_run_msim_rtl_verilog.do PAUSED at line 12
# End time: 14:33:11 on Nov 06,2018, Elapsed time: 0:04:14
# Errors: 2, Warnings: 0
