#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Apr 13 23:59:49 2022
# Process ID: 307926
# Current directory: /home/juan/Documents/FPGA/Aguilera_Mardones_T4_3_2_IPD432
# Command line: vivado
# Log file: /home/juan/Documents/FPGA/Aguilera_Mardones_T4_3_2_IPD432/vivado.log
# Journal file: /home/juan/Documents/FPGA/Aguilera_Mardones_T4_3_2_IPD432/vivado.jou
# Running On: JuanHp, OS: Linux, CPU Frequency: 2600.000 MHz, CPU Physical cores: 6, Host memory: 12308 MB
#-----------------------------------------------------------
start_gui
create_project project_1 /home/juan/Documents/FPGA/TestP3_2_2/vivado/project_1 -part xc7z010clg400-1
set_property board_part digilentinc.com:zybo:part0:1.0 [current_project]
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1}] [get_bd_cells processing_system7_0]
set_property -dict [list CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ {60} CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100}] [get_bd_cells processing_system7_0]
set_property  ip_repo_paths  /home/juan/Documents/FPGA/TestP3_2_2/eucTest1024 [current_project]
update_ip_catalog
create_bd_cell -type ip -vlnv xilinx.com:hls:eucHW:1.0 eucHW_0
connect_bd_net [get_bd_pins eucHW_0/interrupt] [get_bd_pins processing_system7_0/IRQ_F2P]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/eucHW_0/s_axi_control} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins eucHW_0/s_axi_control]
save_bd_design
validate_bd_design
validate_bd_design -force
make_wrapper -files [get_files /home/juan/Documents/FPGA/TestP3_2_2/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /home/juan/Documents/FPGA/TestP3_2_2/vivado/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file /home/juan/Documents/FPGA/TestP3_2_2/vitis/design_1_wrapper.xsa
